Fitter report for scwpa
Mon Jan 04 11:21:01 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Jan 04 11:21:00 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; scwpa                                       ;
; Top-level Entity Name           ; scWpa                                       ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 8,774 / 32,070 ( 27 % )                     ;
; Total registers                 ; 8757                                        ;
; Total pins                      ; 110 / 457 ( 24 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                       ;
; Total RAM Blocks                ; 0 / 397 ( 0 % )                             ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+---------------------+-------------------------------+
; Pin Name            ; Reason                        ;
+---------------------+-------------------------------+
; hps_ddr3_addr[0]    ; Missing slew rate             ;
; hps_ddr3_addr[1]    ; Missing slew rate             ;
; hps_ddr3_addr[2]    ; Missing slew rate             ;
; hps_ddr3_addr[3]    ; Missing slew rate             ;
; hps_ddr3_addr[4]    ; Missing slew rate             ;
; hps_ddr3_addr[5]    ; Missing slew rate             ;
; hps_ddr3_addr[6]    ; Missing slew rate             ;
; hps_ddr3_addr[7]    ; Missing slew rate             ;
; hps_ddr3_addr[8]    ; Missing slew rate             ;
; hps_ddr3_addr[9]    ; Missing slew rate             ;
; hps_ddr3_addr[10]   ; Missing slew rate             ;
; hps_ddr3_addr[11]   ; Missing slew rate             ;
; hps_ddr3_addr[12]   ; Missing slew rate             ;
; hps_ddr3_addr[13]   ; Missing slew rate             ;
; hps_ddr3_addr[14]   ; Missing slew rate             ;
; hps_ddr3_ba[0]      ; Missing slew rate             ;
; hps_ddr3_ba[1]      ; Missing slew rate             ;
; hps_ddr3_ba[2]      ; Missing slew rate             ;
; hps_ddr3_cas_n      ; Missing slew rate             ;
; hps_ddr3_cke        ; Missing slew rate             ;
; hps_ddr3_cs_n       ; Missing slew rate             ;
; hps_ddr3_odt        ; Missing slew rate             ;
; hps_ddr3_ras_n      ; Missing slew rate             ;
; hps_ddr3_reset_n    ; Missing slew rate             ;
; hps_ddr3_we_n       ; Missing slew rate             ;
; hps_enet_gtx_clk    ; Incomplete set of assignments ;
; hps_enet_mdc        ; Incomplete set of assignments ;
; hps_enet_tx_data[0] ; Incomplete set of assignments ;
; hps_enet_tx_data[1] ; Incomplete set of assignments ;
; hps_enet_tx_data[2] ; Incomplete set of assignments ;
; hps_enet_tx_data[3] ; Incomplete set of assignments ;
; hps_enet_tx_en      ; Incomplete set of assignments ;
; hps_sd_clk          ; Incomplete set of assignments ;
; hps_uart_tx         ; Incomplete set of assignments ;
; hps_usb_stp         ; Incomplete set of assignments ;
; hps_conv_usb_n      ; Incomplete set of assignments ;
; hps_enet_int_n      ; Incomplete set of assignments ;
; hps_key             ; Incomplete set of assignments ;
; hps_enet_mdio       ; Incomplete set of assignments ;
; hps_sd_cmd          ; Incomplete set of assignments ;
; hps_sd_data[0]      ; Incomplete set of assignments ;
; hps_sd_data[1]      ; Incomplete set of assignments ;
; hps_sd_data[2]      ; Incomplete set of assignments ;
; hps_sd_data[3]      ; Incomplete set of assignments ;
; hps_usb_data[0]     ; Incomplete set of assignments ;
; hps_usb_data[1]     ; Incomplete set of assignments ;
; hps_usb_data[2]     ; Incomplete set of assignments ;
; hps_usb_data[3]     ; Incomplete set of assignments ;
; hps_usb_data[4]     ; Incomplete set of assignments ;
; hps_usb_data[5]     ; Incomplete set of assignments ;
; hps_usb_data[6]     ; Incomplete set of assignments ;
; hps_usb_data[7]     ; Incomplete set of assignments ;
; hps_enet_rx_data[0] ; Incomplete set of assignments ;
; hps_enet_rx_data[1] ; Incomplete set of assignments ;
; hps_enet_rx_data[2] ; Incomplete set of assignments ;
; hps_enet_rx_data[3] ; Incomplete set of assignments ;
; hps_enet_rx_clk     ; Incomplete set of assignments ;
; hps_enet_rx_dv      ; Incomplete set of assignments ;
; hps_uart_rx         ; Incomplete set of assignments ;
; hps_usb_clkout      ; Incomplete set of assignments ;
; hps_usb_dir         ; Incomplete set of assignments ;
; hps_usb_nxt         ; Incomplete set of assignments ;
; hps_ddr3_addr[0]    ; Missing location assignment   ;
; hps_ddr3_addr[1]    ; Missing location assignment   ;
; hps_ddr3_addr[2]    ; Missing location assignment   ;
; hps_ddr3_addr[3]    ; Missing location assignment   ;
; hps_ddr3_addr[4]    ; Missing location assignment   ;
; hps_ddr3_addr[5]    ; Missing location assignment   ;
; hps_ddr3_addr[6]    ; Missing location assignment   ;
; hps_ddr3_addr[7]    ; Missing location assignment   ;
; hps_ddr3_addr[8]    ; Missing location assignment   ;
; hps_ddr3_addr[9]    ; Missing location assignment   ;
; hps_ddr3_addr[10]   ; Missing location assignment   ;
; hps_ddr3_addr[11]   ; Missing location assignment   ;
; hps_ddr3_addr[12]   ; Missing location assignment   ;
; hps_ddr3_addr[13]   ; Missing location assignment   ;
; hps_ddr3_addr[14]   ; Missing location assignment   ;
; hps_ddr3_ba[0]      ; Missing location assignment   ;
; hps_ddr3_ba[1]      ; Missing location assignment   ;
; hps_ddr3_ba[2]      ; Missing location assignment   ;
; hps_ddr3_cas_n      ; Missing location assignment   ;
; hps_ddr3_cke        ; Missing location assignment   ;
; hps_ddr3_ck_n       ; Missing location assignment   ;
; hps_ddr3_ck_p       ; Missing location assignment   ;
; hps_ddr3_cs_n       ; Missing location assignment   ;
; hps_ddr3_dm[0]      ; Missing location assignment   ;
; hps_ddr3_dm[1]      ; Missing location assignment   ;
; hps_ddr3_dm[2]      ; Missing location assignment   ;
; hps_ddr3_dm[3]      ; Missing location assignment   ;
; hps_ddr3_odt        ; Missing location assignment   ;
; hps_ddr3_ras_n      ; Missing location assignment   ;
; hps_ddr3_reset_n    ; Missing location assignment   ;
; hps_ddr3_we_n       ; Missing location assignment   ;
; hps_conv_usb_n      ; Missing location assignment   ;
; hps_enet_int_n      ; Missing location assignment   ;
; hps_key             ; Missing location assignment   ;
; hps_ddr3_dq[0]      ; Missing location assignment   ;
; hps_ddr3_dq[1]      ; Missing location assignment   ;
; hps_ddr3_dq[2]      ; Missing location assignment   ;
; hps_ddr3_dq[3]      ; Missing location assignment   ;
; hps_ddr3_dq[4]      ; Missing location assignment   ;
; hps_ddr3_dq[5]      ; Missing location assignment   ;
; hps_ddr3_dq[6]      ; Missing location assignment   ;
; hps_ddr3_dq[7]      ; Missing location assignment   ;
; hps_ddr3_dq[8]      ; Missing location assignment   ;
; hps_ddr3_dq[9]      ; Missing location assignment   ;
; hps_ddr3_dq[10]     ; Missing location assignment   ;
; hps_ddr3_dq[11]     ; Missing location assignment   ;
; hps_ddr3_dq[12]     ; Missing location assignment   ;
; hps_ddr3_dq[13]     ; Missing location assignment   ;
; hps_ddr3_dq[14]     ; Missing location assignment   ;
; hps_ddr3_dq[15]     ; Missing location assignment   ;
; hps_ddr3_dq[16]     ; Missing location assignment   ;
; hps_ddr3_dq[17]     ; Missing location assignment   ;
; hps_ddr3_dq[18]     ; Missing location assignment   ;
; hps_ddr3_dq[19]     ; Missing location assignment   ;
; hps_ddr3_dq[20]     ; Missing location assignment   ;
; hps_ddr3_dq[21]     ; Missing location assignment   ;
; hps_ddr3_dq[22]     ; Missing location assignment   ;
; hps_ddr3_dq[23]     ; Missing location assignment   ;
; hps_ddr3_dq[24]     ; Missing location assignment   ;
; hps_ddr3_dq[25]     ; Missing location assignment   ;
; hps_ddr3_dq[26]     ; Missing location assignment   ;
; hps_ddr3_dq[27]     ; Missing location assignment   ;
; hps_ddr3_dq[28]     ; Missing location assignment   ;
; hps_ddr3_dq[29]     ; Missing location assignment   ;
; hps_ddr3_dq[30]     ; Missing location assignment   ;
; hps_ddr3_dq[31]     ; Missing location assignment   ;
; hps_ddr3_dqs_n[0]   ; Missing location assignment   ;
; hps_ddr3_dqs_n[1]   ; Missing location assignment   ;
; hps_ddr3_dqs_n[2]   ; Missing location assignment   ;
; hps_ddr3_dqs_n[3]   ; Missing location assignment   ;
; hps_ddr3_dqs_p[0]   ; Missing location assignment   ;
; hps_ddr3_dqs_p[1]   ; Missing location assignment   ;
; hps_ddr3_dqs_p[2]   ; Missing location assignment   ;
; hps_ddr3_dqs_p[3]   ; Missing location assignment   ;
; hps_ddr3_rzq        ; Missing location assignment   ;
+---------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                            ; Action     ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; hps_ddr3_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_n[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_p[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_p[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; hps_ddr3_dqs_p[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; hps_ddr3_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; clock_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                           ; Created    ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged     ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; B[0][0]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[0][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[0][5]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[0][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[0][9]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[0][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[0][10]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[0][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[0][16]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[0][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[0][18]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[0][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[0][21]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[0][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[0][22]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[0][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[1][0]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[1][3]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[1][8]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[1][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; B[1][12]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[1][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[1][14]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[1][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[1][18]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[1][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[1][22]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[1][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[1][29]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[1][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[1][30]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[1][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; B[1][31]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; B[1][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[0][2]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[0][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; C[0][3]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[0][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; C[0][27]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[0][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[0][30]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[0][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; C[1][4]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; C[1][8]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[1][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; C[1][30]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; C[1][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[0][0]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[0][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; D[0][5]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[0][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; D[0][15]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[0][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[0][21]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[0][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[0][22]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[0][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[0][25]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[0][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[0][27]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[0][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[1][0]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; D[1][1]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; D[1][2]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; D[1][3]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; D[1][7]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; D[1][8]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; D[1][11]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[1][14]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[1][17]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[1][18]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[1][21]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[1][23]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[1][27]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[1][29]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; D[1][31]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; D[1][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; E[1][7]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; E[1][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; E[1][31]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; E[1][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; countWords[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; countWords[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; countWords[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; countWords[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; iterationCount[2]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; iterationCount[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; iterationCount[7]                                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; iterationCount[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; pad[0][31]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pad[0][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; pad[3][31]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pad[3][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; pad[4][1]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pad[4][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; pmkCtx_0[0][14]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pmkCtx_0[0][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pmkCtx_0[1][0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pmkCtx_0[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; pmkCtx_0[1][18]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pmkCtx_0[1][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pmkCtx_0[1][30]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pmkCtx_0[1][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pmkCtx_0[2][25]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pmkCtx_0[2][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pmkCtx_0[2][26]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pmkCtx_0[2][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pmkCtx_1[0][24]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pmkCtx_1[0][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pmkCtx_1[0][31]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pmkCtx_1[0][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pmkCtx_1[1][8]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pmkCtx_1[1][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; pmkCtx_1[1][14]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pmkCtx_1[1][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; pmkCtx_1[2][27]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pmkCtx_1[2][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sndCount[0]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sndCount[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; sndCount[3]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sndCount[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datahps_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datahps_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datahps_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datahps_s1_agent_rsp_fifo|mem[0][57]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndfpga_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndfpga_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndfpga_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndfpga_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:datahps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:datahps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:datahps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:datahps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndfpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndfpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndfpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndfpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndhps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndhps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datahps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datahps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndfpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndfpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndfpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndfpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndhps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndhps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datahps_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datahps_s1_translator|av_readdata_pre[20]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sndhps_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sndhps_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; state.prep                                                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; state.prep~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; tempCtx_0[2][22]                                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; tempCtx_0[2][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; wordSignal_0[2][3]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[2][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordSignal_0[3][8]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[3][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordSignal_0[4][1]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[4][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordSignal_0[4][21]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[4][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[4][23]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[4][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[4][27]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[4][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[4][31]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[4][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[16][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[16][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[16][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[16][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[16][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[16][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[16][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[16][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[16][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[16][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[17][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[17][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[17][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[17][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[17][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[17][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[17][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[17][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[17][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[17][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[17][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[17][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[18][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[18][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[18][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[18][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[18][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[18][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[18][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[18][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[18][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[18][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[18][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[18][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[18][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[18][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[19][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[19][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[19][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[19][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[19][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[19][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[19][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[19][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[19][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[19][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[19][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[19][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[20][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[20][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[20][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[20][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[20][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[20][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[20][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[20][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[20][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[20][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[20][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[20][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[20][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[20][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[20][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[20][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[21][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[21][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[21][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[21][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[21][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[21][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[21][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[21][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[21][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[21][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[21][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[21][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[21][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[21][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[21][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[21][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[21][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[21][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[22][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[22][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[22][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[22][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[23][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[23][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[23][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[23][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[23][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[23][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[23][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[23][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[23][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[23][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[23][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[23][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[23][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[23][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[23][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[23][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[23][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[23][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[23][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[23][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[23][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[23][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[24][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[24][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[24][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[24][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[24][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[24][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[24][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[24][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[24][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[24][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[25][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[25][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[25][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[25][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[25][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[25][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[25][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[25][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[25][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[25][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[25][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[25][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[25][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[25][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[25][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[25][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[25][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[25][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[25][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[25][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[25][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[25][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[26][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[26][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[26][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[26][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[26][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[26][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[26][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[26][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[26][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[26][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[26][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[26][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[27][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[27][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[27][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[27][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[27][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[27][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[27][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[27][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[27][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[27][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[28][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[28][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[28][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[28][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[28][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[28][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[28][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[28][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[28][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[28][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[28][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[28][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[29][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[29][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[29][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[29][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[29][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[29][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[29][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[29][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[30][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[30][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[30][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[30][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[30][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[30][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[30][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[30][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[30][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[30][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[30][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[30][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[30][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[30][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[30][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[30][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[30][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[30][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[31][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[31][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[31][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[31][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[31][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[31][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[31][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[31][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[31][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[31][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[31][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[31][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[32][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[32][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[32][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[32][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[32][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[32][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[32][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[32][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[32][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[32][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[33][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[33][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[33][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[33][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[33][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[33][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[33][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[33][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[33][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[33][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[33][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[33][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[33][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[33][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[33][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[33][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[34][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[34][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[34][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[34][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[34][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[34][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[34][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[34][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[34][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[34][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[34][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[34][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[35][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[35][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[35][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[35][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[35][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[35][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[35][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[35][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[35][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[35][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[35][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[35][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[35][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[35][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[36][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[36][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[36][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[36][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[36][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[36][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[36][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[36][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[36][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[36][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[36][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[36][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[36][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[36][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[36][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[36][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[37][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[37][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[37][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[37][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[37][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[37][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[37][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[37][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[37][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[37][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[37][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[37][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[38][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[38][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[38][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[38][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[38][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[38][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[38][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[38][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[38][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[38][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[38][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[38][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[38][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[38][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[39][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[39][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[39][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[39][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[39][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[39][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[39][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[39][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[39][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[39][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[39][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[39][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[39][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[39][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[40][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[40][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[40][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[40][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[40][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[40][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[40][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[40][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[40][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[40][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[40][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[40][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[41][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[41][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[41][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[41][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[41][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[41][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[41][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[41][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[41][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[41][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[42][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[42][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[42][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[42][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[42][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[42][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[42][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[42][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[42][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[42][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[42][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[42][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[42][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[42][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[42][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[42][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[42][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[42][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[42][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[42][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[43][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[43][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[43][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[43][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[43][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[43][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[43][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[43][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[43][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[43][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[43][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[43][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[44][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[44][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[44][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[44][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[44][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[44][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[44][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[44][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[44][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[44][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[44][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[44][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[44][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[44][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[44][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[44][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[44][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[44][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[45][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[45][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[45][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[45][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[45][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[45][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[45][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[45][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[45][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[45][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[45][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[45][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[45][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[45][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[45][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[45][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[45][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[45][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[45][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[45][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[45][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[45][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[46][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[46][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[46][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[46][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[46][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[46][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[46][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[46][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[46][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[46][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[46][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[46][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[46][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[46][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[46][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[46][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[47][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[47][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[47][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[47][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[47][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[47][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[47][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[47][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[47][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[47][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[48][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[48][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[48][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[48][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[48][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[48][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[49][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[49][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[49][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[49][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[49][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[49][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[49][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[49][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[49][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[49][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[49][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[49][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[50][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[50][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[50][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[50][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[50][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[50][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[50][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[50][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[50][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[50][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[50][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[50][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[50][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[50][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[51][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[51][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[51][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[51][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[51][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[51][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[51][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[51][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[51][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[51][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[51][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[51][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[51][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[51][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[51][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[51][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[52][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[52][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[52][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[52][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[52][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[52][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[52][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[52][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[52][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[52][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[52][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[52][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[52][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[52][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[53][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[53][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[53][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[53][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[53][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[53][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[53][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[53][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[53][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[53][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[53][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[53][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[53][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[53][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[54][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[54][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[54][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[54][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[54][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[54][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[54][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[54][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[54][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[54][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[54][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[54][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[54][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[54][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[54][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[54][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[55][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[55][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[55][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[55][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[55][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[55][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[55][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[55][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[55][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[55][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[55][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[55][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[56][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[56][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[56][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[56][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[56][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[56][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[56][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[56][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[57][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[57][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[57][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[57][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[57][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[57][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[57][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[57][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[57][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[57][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[57][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[57][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[58][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[58][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[58][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[58][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[58][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[58][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[58][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[58][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[58][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[58][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[58][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[58][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[59][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[59][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[59][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[59][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[59][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[59][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[59][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[59][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[59][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[59][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[59][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[59][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[59][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[59][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[59][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[59][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[59][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[59][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[59][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[59][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[60][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[60][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[60][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[60][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[60][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[60][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[60][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[60][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[60][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[60][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[60][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[60][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[60][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[60][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[61][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[61][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[61][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[61][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[61][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[61][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[61][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[61][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[61][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[61][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[61][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[61][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[62][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[62][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[62][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[62][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[62][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[62][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[62][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[62][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[62][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[62][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[62][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[62][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[62][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[62][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[64][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[64][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[64][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[64][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[64][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[64][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[65][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[65][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[65][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[65][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[65][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[65][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[65][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[65][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[65][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[65][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[65][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[65][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[65][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[65][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[65][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[65][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[65][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[65][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[66][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[66][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[66][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[66][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[66][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[66][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[66][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[66][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[66][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[66][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[67][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[67][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[67][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[67][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[67][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[67][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[68][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[68][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[68][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[68][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[68][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[68][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[68][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[68][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[69][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[69][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[69][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[69][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[69][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[69][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[69][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[69][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[69][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[69][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[69][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[69][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[69][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[69][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[70][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[70][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[70][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[70][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[70][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[70][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[70][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[70][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[70][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[70][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[70][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[70][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[70][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[70][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[70][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[70][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[71][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[71][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[71][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[71][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[71][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[71][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[71][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[71][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[71][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[71][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[71][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[71][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[71][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[71][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[71][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[71][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[72][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[72][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[72][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[72][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[72][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[72][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[72][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[72][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[72][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[72][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[73][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[73][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[73][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[73][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[73][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[73][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[73][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[73][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[73][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[73][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[74][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[74][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[74][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[74][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[74][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[74][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[74][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[74][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[74][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[74][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[74][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[74][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[74][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[74][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[75][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[75][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[75][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[75][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[75][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[75][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[75][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[75][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[75][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[75][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[75][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[75][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[76][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[76][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[76][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[76][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[76][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[76][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[76][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[76][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[76][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[76][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[76][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[76][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[76][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[76][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[76][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[76][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[76][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[76][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[77][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[77][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[77][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[77][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[77][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[77][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[77][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[77][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[77][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[77][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[77][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[77][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[77][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[77][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[77][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[77][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[77][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[77][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[77][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[77][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[77][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[77][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[78][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[78][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[78][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[78][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[78][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[78][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[78][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[78][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[78][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[78][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[78][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[78][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[78][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[78][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[78][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[78][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[78][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[78][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[79][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[79][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[79][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[79][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_0[79][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[79][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[79][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[79][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[79][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[79][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_0[79][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_0[79][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[1][14]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[1][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[2][24]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[2][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[2][27]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[2][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[3][27]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[3][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[4][3]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[4][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordSignal_1[4][9]                                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[4][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; wordSignal_1[4][19]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[4][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[16][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[16][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[17][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[17][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[17][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[17][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[17][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[17][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[17][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[17][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[18][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[18][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[18][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[18][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[18][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[18][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[18][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[18][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[18][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[18][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[18][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[18][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[19][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[19][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[19][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[19][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[19][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[19][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[19][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[19][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[19][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[19][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[19][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[19][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[20][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[20][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[20][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[20][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[20][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[20][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[20][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[20][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[20][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[20][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[20][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[20][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[20][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[20][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[21][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[21][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[21][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[21][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[21][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[21][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[21][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[21][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[21][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[21][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[21][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[21][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[21][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[21][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[21][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[21][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[21][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[21][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[21][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[21][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[22][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[22][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[22][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[22][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[22][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[22][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[22][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[22][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[22][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[22][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[22][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[22][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[22][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[22][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[22][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[22][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[22][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[22][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[23][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[23][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[23][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[23][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[23][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[23][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[23][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[23][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[23][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[23][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[23][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[23][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[23][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[23][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[23][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[23][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[24][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[24][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[24][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[24][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[24][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[24][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[24][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[24][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[24][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[24][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[24][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[24][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[24][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[24][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[25][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[25][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[25][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[25][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[25][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[25][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[25][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[25][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[25][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[25][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[25][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[25][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[25][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[25][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[26][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[26][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[26][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[26][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[26][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[26][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[26][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[26][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[26][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[26][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[26][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[26][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[26][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[26][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[26][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[26][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[26][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[26][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[26][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[26][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[27][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[27][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[27][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[27][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[27][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[27][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[28][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[28][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[28][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[28][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[28][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[28][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[28][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[28][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[28][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[28][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[28][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[28][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[28][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[28][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[28][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[28][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[29][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[29][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[29][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[29][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[29][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[29][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[29][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[29][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[29][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[29][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[29][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[29][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[29][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[30][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[30][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[30][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[30][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[30][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[30][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[30][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[30][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[30][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[30][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[30][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[30][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[31][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[31][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[31][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[31][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[31][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[31][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[31][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[31][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[31][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[31][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[31][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[31][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[31][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[31][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[32][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[32][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[32][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[32][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[33][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[33][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[33][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[33][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[33][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[33][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[33][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[33][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[33][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[33][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[33][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[33][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[33][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[33][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[33][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[33][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[33][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[33][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[34][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[34][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[34][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[34][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[34][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[34][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[34][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[34][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[35][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[35][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[35][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[35][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[35][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[35][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[35][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[35][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[35][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[35][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[35][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[35][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[35][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[35][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[36][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[36][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[36][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[36][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[36][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[36][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[36][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[36][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[37][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[37][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[37][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[37][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[37][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[37][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[37][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[37][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[37][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[37][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[37][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[37][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[37][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[37][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[38][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[38][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[38][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[38][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[38][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[38][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[38][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[38][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[38][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[38][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[38][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[38][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[38][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[38][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[38][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[38][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[38][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[38][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[38][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[38][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[38][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[38][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[39][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[39][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[39][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[39][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[39][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[39][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[39][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[39][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[39][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[39][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[39][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[39][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[40][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[40][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[40][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[40][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[40][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[40][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[40][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[40][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[40][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[40][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[41][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[41][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[41][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[41][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[41][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[41][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[41][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[41][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[41][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[41][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[41][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[41][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[42][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[42][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[42][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[42][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[42][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[42][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[42][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[42][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[42][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[42][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[42][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[42][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[42][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[42][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[42][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[42][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[42][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[42][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[43][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[43][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[43][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[43][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[43][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[43][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[43][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[43][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[43][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[43][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[43][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[43][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[44][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[44][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[44][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[44][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[44][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[44][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[44][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[44][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[44][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[44][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[44][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[44][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[44][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[44][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[44][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[44][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[45][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[45][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[45][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[45][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[45][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[45][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[45][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[45][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[45][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[45][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[45][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[45][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[45][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[45][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[46][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[46][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[46][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[46][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[46][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[46][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[46][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[46][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[46][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[46][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[46][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[46][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[46][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[46][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[46][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[46][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[47][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[47][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[47][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[47][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[47][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[47][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[47][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[47][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[47][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[47][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[47][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[47][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[48][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[48][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[48][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[48][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[48][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[48][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[48][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[48][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[49][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[49][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[50][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[50][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[50][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[50][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[50][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[50][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[50][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[50][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[50][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[50][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[51][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[51][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[51][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[51][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[51][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[51][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[51][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[51][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[51][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[51][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[51][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[51][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[51][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[51][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[51][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[51][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[51][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[51][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[51][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[51][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[52][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[52][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[52][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[52][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[52][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[52][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[52][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[52][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[53][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[53][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[53][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[53][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[53][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[53][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[53][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[53][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[53][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[53][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[53][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[53][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[53][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[53][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[53][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[53][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[53][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[53][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[54][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[54][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[54][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[54][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[54][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[54][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[54][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[54][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[54][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[54][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[54][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[54][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[54][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[54][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[54][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[54][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[54][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[54][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[55][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[55][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[55][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[55][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[55][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[55][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[55][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[55][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[55][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[55][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[56][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[56][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[56][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[56][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[56][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[56][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[56][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[56][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[56][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[56][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[56][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[56][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[56][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[56][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[57][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[57][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[57][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[57][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[57][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[57][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[57][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[57][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[57][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[57][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[57][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[57][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[57][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[57][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[58][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[58][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[58][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[58][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[58][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[58][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[58][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[58][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[58][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[58][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[58][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[58][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[58][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[58][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[59][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[59][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[59][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[59][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[59][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[59][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[59][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[59][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[59][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[59][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[59][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[59][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[59][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[59][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[59][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[59][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[60][4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[60][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[60][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[60][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[60][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[60][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[60][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[60][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[60][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[60][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[60][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[60][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[60][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[60][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[60][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[60][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[61][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[61][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[61][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[61][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[61][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[61][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[61][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[61][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[61][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[61][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[61][14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[61][14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[61][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[61][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[61][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[61][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[61][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[61][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[61][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[61][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[61][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[61][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[62][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[62][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[62][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[62][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[65][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[65][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[65][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[65][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[65][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[65][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[65][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[65][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[65][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[65][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[65][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[65][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[65][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[65][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[66][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[66][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[66][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[66][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[66][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[66][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[66][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[66][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[66][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[66][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[66][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[66][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[66][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[66][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[67][16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[67][16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[67][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[67][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[67][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[67][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[68][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[68][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[68][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[68][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[68][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[68][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[68][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[68][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[68][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[68][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[69][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[69][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[69][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[69][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[69][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[69][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[69][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[69][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[70][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[70][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[70][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[70][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[70][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[70][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[70][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[70][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[70][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[70][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[70][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[70][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[71][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[71][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[71][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[71][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[71][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[71][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[71][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[71][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[71][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[71][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[71][23]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[71][23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[71][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[71][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[71][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[71][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[72][3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[72][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[72][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[72][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[72][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[72][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[72][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[72][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[73][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[73][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[73][21]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[73][21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[73][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[73][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[73][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[73][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[74][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[74][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[74][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[74][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[74][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[74][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[74][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[74][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[74][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[74][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[74][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[74][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[74][27]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[74][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[74][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[74][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[75][8]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[75][8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[75][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[75][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[75][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[75][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[75][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[75][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[75][20]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[75][20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[75][26]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[75][26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[76][10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[76][10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[76][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[76][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[76][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[76][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[76][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[76][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[76][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[76][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[77][5]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[77][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[77][6]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[77][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[77][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[77][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[77][9]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[77][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[77][13]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[77][13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[77][17]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[77][17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[77][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[77][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[77][25]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[77][25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[77][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[77][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[77][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[77][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[78][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[78][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[78][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[78][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[78][12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[78][12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[78][18]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[78][18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[78][19]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[78][19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[78][22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[78][22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[78][24]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[78][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[78][31]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[78][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[79][0]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[79][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[79][1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[79][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[79][2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[79][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[79][7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[79][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; wordSignal_1[79][11]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[79][11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[79][15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[79][15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[79][28]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[79][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[79][29]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[79][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; wordSignal_1[79][30]                                                                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; wordSignal_1[79][30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                  ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Location                    ;                                             ;              ; HEX0[0]                                                                                      ; PIN_AE26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[1]                                                                                      ; PIN_AE27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[2]                                                                                      ; PIN_AE28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[3]                                                                                      ; PIN_AG27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[4]                                                                                      ; PIN_AF28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[5]                                                                                      ; PIN_AG28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX0[6]                                                                                      ; PIN_AH28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[0]                                                                                      ; PIN_AJ29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[1]                                                                                      ; PIN_AH29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[2]                                                                                      ; PIN_AH30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[3]                                                                                      ; PIN_AG30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[4]                                                                                      ; PIN_AF29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[5]                                                                                      ; PIN_AF30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX1[6]                                                                                      ; PIN_AD27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[0]                                                                                      ; PIN_AB23      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[1]                                                                                      ; PIN_AE29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[2]                                                                                      ; PIN_AD29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[3]                                                                                      ; PIN_AC28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[4]                                                                                      ; PIN_AD30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[5]                                                                                      ; PIN_AC29      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX2[6]                                                                                      ; PIN_AC30      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[0]                                                                                      ; PIN_AD26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[1]                                                                                      ; PIN_AC27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[2]                                                                                      ; PIN_AD25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[3]                                                                                      ; PIN_AC25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[4]                                                                                      ; PIN_AB28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[5]                                                                                      ; PIN_AB25      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX3[6]                                                                                      ; PIN_AB22      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[0]                                                                                      ; PIN_AA24      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[1]                                                                                      ; PIN_Y23       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[2]                                                                                      ; PIN_Y24       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[3]                                                                                      ; PIN_W22       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[4]                                                                                      ; PIN_W24       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[5]                                                                                      ; PIN_V23       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX4[6]                                                                                      ; PIN_W25       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[0]                                                                                      ; PIN_V25       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[1]                                                                                      ; PIN_AA28      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[2]                                                                                      ; PIN_Y27       ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[3]                                                                                      ; PIN_AB27      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[4]                                                                                      ; PIN_AB26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[5]                                                                                      ; PIN_AA26      ; QSF Assignment             ;
; Location                    ;                                             ;              ; HEX5[6]                                                                                      ; PIN_AA25      ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; I/O Standard                ; scWpa                                       ;              ; HEX0[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX0[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX0[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX0[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX0[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX0[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX0[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX1[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX1[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX1[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX1[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX1[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX1[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX1[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX2[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX2[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX2[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX2[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX2[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX2[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX2[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX3[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX3[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX3[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX3[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX3[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX3[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX3[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX4[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX4[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX4[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX4[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX4[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX4[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX4[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX5[0]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX5[1]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX5[2]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX5[3]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX5[4]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX5[5]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; scWpa                                       ;              ; HEX5[6]                                                                                      ; 3.3-V LVTTL   ; QSF Assignment             ;
; PLL Compensation Mode       ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; scWpa                                       ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 19180 ) ; 0.00 % ( 0 / 19180 )       ; 0.00 % ( 0 / 19180 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 19180 ) ; 0.00 % ( 0 / 19180 )       ; 0.00 % ( 0 / 19180 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                           ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 18377 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 790 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Nilsi/Documents/FPGA/scWpa/output_files/scwpa.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 8,774 / 32,070        ; 27 %  ;
; ALMs needed [=A-B+C]                                        ; 8,774                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 9,719 / 32,070        ; 30 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,353                 ;       ;
;         [b] ALMs used for LUT logic                         ; 5,931                 ;       ;
;         [c] ALMs used for registers                         ; 2,435                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,056 / 32,070        ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 111 / 32,070          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 20                    ;       ;
;         [c] Due to LAB input limits                         ; 91                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,364 / 3,207         ; 43 %  ;
;     -- Logic LABs                                           ; 1,364                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 10,702                ;       ;
;     -- 7 input functions                                    ; 68                    ;       ;
;     -- 6 input functions                                    ; 6,474                 ;       ;
;     -- 5 input functions                                    ; 702                   ;       ;
;     -- 4 input functions                                    ; 1,008                 ;       ;
;     -- <=3 input functions                                  ; 2,450                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,654                 ;       ;
; Dedicated logic registers                                   ; 8,531                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 7,575 / 64,140        ; 12 %  ;
;         -- Secondary logic registers                        ; 956 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 7,582                 ;       ;
;         -- Routing optimization registers                   ; 949                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 110 / 457             ; 24 %  ;
;     -- Clock pins                                           ; 2 / 8                 ; 25 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 1 / 1 ( 100 % )       ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 2                     ;       ;
; M10K blocks                                                 ; 0 / 397               ; 0 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 0 / 4,065,280         ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 4,065,280         ; 0 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global clocks                                               ; 2 / 16                ; 13 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 8.5% / 9.0% / 7.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 31.5% / 33.0% / 26.6% ;       ;
; Maximum fan-out                                             ; 8534                  ;       ;
; Highest non-global fan-out                                  ; 4932                  ;       ;
; Total fan-out                                               ; 90372                 ;       ;
; Average fan-out                                             ; 4.15                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 9744 / 32070 ( 30 % ) ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 9744                  ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 9719 / 32070 ( 30 % ) ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1353                  ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 5931                  ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 2435                  ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 86 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 111 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                     ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 20                    ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 91                    ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                   ; Low                            ;
;                                                             ;                       ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 1364 / 3207 ( 43 % )  ; 0 / 3207 ( 0 % )                      ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1364                  ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 10702                 ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 68                    ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 6474                  ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 702                   ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 1008                  ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 2450                  ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1654                  ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                     ; 0                              ;
;     -- By type:                                             ;                       ;                                       ;                                ;
;         -- Primary logic registers                          ; 7575 / 64140 ( 12 % ) ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 956 / 64140 ( 1 % )   ; 0 / 64140 ( 0 % )                     ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                       ;                                ;
;         -- Design implementation registers                  ; 7582                  ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 949                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
;                                                             ;                       ;                                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                                     ; 0                              ;
; I/O pins                                                    ; 49                    ; 60                                    ; 1                              ;
; I/O registers                                               ; 50                    ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                                     ; 0                              ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                       ; 2 / 116 ( 1 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                   ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                     ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                      ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                        ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                    ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                     ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                       ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                     ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS MPU event standby interface                             ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                      ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                       ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                       ;                                ;
; Connections                                                 ;                       ;                                       ;                                ;
;     -- Input Connections                                    ; 9063                  ; 65                                    ; 62                             ;
;     -- Registered Input Connections                         ; 8534                  ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 76                    ; 89                                    ; 9025                           ;
;     -- Registered Output Connections                        ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Internal Connections                                        ;                       ;                                       ;                                ;
;     -- Total Connections                                    ; 88998                 ; 5151                                  ; 9093                           ;
;     -- Registered Connections                               ; 47915                 ; 100                                   ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; External Connections                                        ;                       ;                                       ;                                ;
;     -- Top                                                  ; 6                     ; 46                                    ; 9087                           ;
;     -- soc_system_hps_0_hps_io_border:border                ; 46                    ; 108                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 9087                  ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Partition Interface                                         ;                       ;                                       ;                                ;
;     -- Input Ports                                          ; 12                    ; 11                                    ; 63                             ;
;     -- Output Ports                                         ; 41                    ; 41                                    ; 98                             ;
;     -- Bidir Ports                                          ; 57                    ; 54                                    ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Registered Ports                                            ;                       ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Port Connectivity                                           ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; clock_50            ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 8534                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; hps_ddr3_rzq        ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; hps_enet_rx_clk     ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[0] ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[1] ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[2] ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_data[3] ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_enet_rx_dv      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_uart_rx         ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_usb_clkout      ; N16   ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_usb_dir         ; E14   ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; hps_usb_nxt         ; A14   ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; hps_ddr3_addr[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_addr[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ba[0]      ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ba[1]      ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ba[2]      ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_cas_n      ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ck_n       ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ck_p       ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_cke        ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_cs_n       ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[0]      ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[1]      ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[2]      ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_dm[3]      ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_odt        ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_ras_n      ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_reset_n    ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_ddr3_we_n       ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; hps_enet_gtx_clk    ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_mdc        ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[0] ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[1] ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[2] ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_data[3] ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_enet_tx_en      ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_sd_clk          ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_uart_tx         ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hps_usb_stp         ; C15   ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hps_conv_usb_n    ; W19   ; 4A       ; 80           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; hps_ddr3_dq[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dq[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dq[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dq[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; hps_ddr3_dq[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; hps_ddr3_dq[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; hps_ddr3_dq[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; hps_ddr3_dq[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; hps_ddr3_dq[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; hps_ddr3_dq[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; hps_ddr3_dq[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; hps_ddr3_dqs_n[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_n[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_n[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_n[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; hps_ddr3_dqs_p[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_ddr3_dqs_p[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_ddr3_dqs_p[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_ddr3_dqs_p[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; hps_enet_int_n    ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; hps_enet_mdio     ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; hps_key           ; W15   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; hps_sd_cmd        ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[0]    ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[1]    ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[2]    ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; hps_sd_data[3]    ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[0]   ; E16   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[1]   ; G16   ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[2]   ; D16   ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[3]   ; D14   ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[4]   ; A15   ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[5]   ; C14   ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[6]   ; D15   ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; hps_usb_data[7]   ; M17   ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 2 / 48 ( 4 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 1 / 80 ( 1 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 2 / 19 ( 11 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 14 / 22 ( 64 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 12 / 14 ( 86 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; hps_usb_nxt                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 447        ; 7D             ; hps_usb_data[4]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 439        ; 7C             ; hps_sd_clk                      ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; hps_enet_tx_en                  ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; hps_enet_rx_data[0]             ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; hps_enet_int_n                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; clock_50                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; hps_sd_data[3]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; hps_enet_rx_data[2]             ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; hps_enet_rx_data[1]             ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; hps_enet_mdc                    ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; hps_uart_rx                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; hps_ddr3_addr[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; hps_usb_data[5]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 453        ; 7D             ; hps_usb_stp                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; hps_sd_data[1]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; hps_uart_tx                     ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; hps_ddr3_we_n                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; hps_ddr3_addr[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; hps_ddr3_addr[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; hps_usb_data[3]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 449        ; 7D             ; hps_usb_data[6]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D16      ; 445        ; 7D             ; hps_usb_data[2]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D17      ; 440        ; 7C             ; hps_sd_data[2]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; hps_enet_rx_data[3]             ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; hps_ddr3_rzq                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; hps_ddr3_addr[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; hps_ddr3_ras_n                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; hps_usb_dir                     ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; hps_usb_data[0]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; hps_enet_mdio                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; hps_ddr3_cas_n                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; hps_ddr3_addr[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; hps_ddr3_ba[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; hps_sd_cmd                      ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; hps_enet_tx_data[3]             ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; hps_enet_tx_data[0]             ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; hps_enet_tx_data[2]             ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; hps_ddr3_addr[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; hps_ddr3_addr[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; hps_ddr3_addr[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; hps_ddr3_addr[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; hps_usb_data[1]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; hps_sd_data[0]                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; hps_enet_rx_clk                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; hps_ddr3_addr[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; hps_ddr3_dq[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; hps_ddr3_addr[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; hps_enet_gtx_clk                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; hps_ddr3_cs_n                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; hps_ddr3_addr[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; hps_ddr3_addr[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; hps_ddr3_odt                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; hps_ddr3_dq[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; hps_enet_tx_data[1]             ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; hps_ddr3_ba[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; hps_ddr3_ba[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; hps_ddr3_addr[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; hps_ddr3_addr[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; hps_ddr3_dq[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; hps_ddr3_dq[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; hps_enet_rx_dv                  ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; hps_ddr3_dq[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; hps_ddr3_dq[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; hps_ddr3_dq[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; hps_ddr3_dq[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; hps_ddr3_dm[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; hps_ddr3_dq[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; hps_ddr3_ck_n                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; hps_ddr3_dq[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; hps_ddr3_dq[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; hps_ddr3_dq[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; hps_ddr3_dq[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; hps_ddr3_cke                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; hps_usb_data[7]                 ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; hps_ddr3_dqs_n[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; hps_ddr3_ck_p                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; hps_ddr3_dq[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; hps_ddr3_dq[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; hps_ddr3_dm[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; hps_ddr3_dq[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; hps_usb_clkout                  ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; hps_ddr3_dqs_p[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; hps_ddr3_dqs_n[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; hps_ddr3_dqs_p[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; hps_ddr3_dq[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; hps_ddr3_dq[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; hps_ddr3_dq[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; hps_ddr3_dq[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; hps_ddr3_dq[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; hps_ddr3_dq[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; hps_ddr3_dq[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; hps_ddr3_reset_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; hps_ddr3_dqs_n[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; hps_ddr3_dqs_p[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; hps_ddr3_dqs_n[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; hps_ddr3_dqs_p[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; hps_ddr3_dq[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; hps_ddr3_dq[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; hps_ddr3_dm[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; hps_ddr3_dq[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; hps_ddr3_dq[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; hps_ddr3_dq[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; hps_ddr3_dq[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; hps_ddr3_dq[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; hps_ddr3_dq[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; hps_key                         ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; hps_conv_usb_n                  ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; hps_ddr3_dq[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; hps_ddr3_dm[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |scWpa                                                                                        ; 8774.3 (8153.0)      ; 9718.7 (9045.9)                  ; 1054.4 (1002.6)                                   ; 110.0 (109.7)                    ; 0.0 (0.0)            ; 10702 (9626)        ; 8531 (7688)               ; 226 (226)     ; 0                 ; 0     ; 0          ; 110  ; 0            ; |scWpa                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |soc_system:u0|                                                                            ; 621.3 (0.0)          ; 672.8 (0.0)                      ; 51.8 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1076 (0)            ; 843 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; soc_system   ;
;       |soc_system_dataHps:datahps|                                                            ; 9.8 (9.8)            ; 24.6 (24.6)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_dataHps:datahps                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                        ; 585.8 (0.0)          ; 620.9 (0.0)                      ; 35.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 998 (0)             ; 763 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:datahps_s1_agent_rdata_fifo|                                  ; 26.1 (26.1)          ; 26.7 (26.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datahps_s1_agent_rdata_fifo                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_sc_fifo:datahps_s1_agent_rsp_fifo|                                    ; 19.6 (19.6)          ; 20.9 (20.9)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datahps_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:result_s1_agent_rdata_fifo|                                   ; 26.1 (26.1)          ; 26.1 (26.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_avalon_sc_fifo:result_s1_agent_rsp_fifo|                                     ; 15.6 (15.6)          ; 15.8 (15.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_avalon_sc_fifo:sndfpga_s1_agent_rdata_fifo|                                  ; 5.1 (5.1)            ; 5.1 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndfpga_s1_agent_rdata_fifo                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_sc_fifo:sndfpga_s1_agent_rsp_fifo|                                    ; 14.8 (14.8)          ; 19.8 (19.8)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndfpga_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_avalon_sc_fifo:sndhps_s1_agent_rdata_fifo|                                   ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndhps_s1_agent_rdata_fifo                                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_avalon_sc_fifo:sndhps_s1_agent_rsp_fifo|                                     ; 18.4 (18.4)          ; 19.2 (19.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndhps_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 45.7 (29.8)          ; 47.8 (32.2)                      ; 2.2 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (56)             ; 16 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 15.6 (15.6)          ; 15.6 (15.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_burst_adapter:datahps_s1_burst_adapter|                               ; 63.1 (0.0)           ; 66.5 (0.0)                       ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:datahps_s1_burst_adapter                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 63.1 (62.8)          ; 66.5 (66.2)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (74)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:datahps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:datahps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                            ; soc_system   ;
;          |altera_merlin_burst_adapter:result_s1_burst_adapter|                                ; 47.1 (0.0)           ; 47.6 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 47.1 (45.8)          ; 47.6 (46.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (65)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                   ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                             ; soc_system   ;
;          |altera_merlin_burst_adapter:sndfpga_s1_burst_adapter|                               ; 45.9 (0.0)           ; 46.8 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndfpga_s1_burst_adapter                                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.9 (44.7)          ; 46.8 (45.6)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (66)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndfpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndfpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                            ; soc_system   ;
;          |altera_merlin_burst_adapter:sndhps_s1_burst_adapter|                                ; 56.6 (0.0)           ; 58.8 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndhps_s1_burst_adapter                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 56.6 (56.3)          ; 58.8 (58.6)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (74)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndhps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                   ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndhps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                             ; soc_system   ;
;          |altera_merlin_slave_agent:datahps_s1_agent|                                         ; 16.2 (5.5)           ; 16.5 (5.7)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datahps_s1_agent                                                                                                                                                                                                                                            ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datahps_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_slave_agent:result_s1_agent|                                          ; 12.0 (2.0)           ; 12.0 (2.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_s1_agent                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_agent:sndfpga_s1_agent|                                         ; 11.7 (1.8)           ; 11.7 (1.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (3)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndfpga_s1_agent                                                                                                                                                                                                                                            ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.9 (9.9)            ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndfpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_slave_agent:sndhps_s1_agent|                                          ; 15.8 (5.3)           ; 16.8 (6.2)                       ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndhps_s1_agent                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.6 (10.6)          ; 10.6 (10.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndhps_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_slave_translator:datahps_s1_translator|                               ; 10.1 (10.1)          ; 10.2 (10.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:datahps_s1_translator                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_slave_translator:result_s1_translator|                                ; -1.2 (-1.2)          ; 11.7 (11.7)                      ; 12.9 (12.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:result_s1_translator                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_slave_translator:sndfpga_s1_translator|                               ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sndfpga_s1_translator                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_slave_translator:sndhps_s1_translator|                                ; 3.3 (3.3)            ; 4.1 (4.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sndhps_s1_translator                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 7.7 (7.7)            ; 7.8 (7.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 8.8 (8.8)            ; 9.2 (9.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                   ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001|                               ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 23.1 (20.3)          ; 24.5 (22.2)                      ; 1.4 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (67)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                   ; 9.1 (7.1)            ; 9.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (20)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                   ; 8.9 (6.9)            ; 8.9 (6.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (20)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|                                   ; 16.7 (14.0)          ; 17.3 (15.0)                      ; 0.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (40)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router|                                         ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router_001|                                     ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003|                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                       ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                   ; 32.6 (32.6)          ; 33.3 (33.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (110)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; soc_system   ;
;       |soc_system_result:result|                                                              ; 18.9 (18.9)          ; 18.9 (18.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_result:result                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;       |soc_system_sndFpga:sndfpga|                                                            ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_sndFpga:sndfpga                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;       |soc_system_sndHps:sndhps|                                                              ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |scWpa|soc_system:u0|soc_system_sndHps:sndhps                                                                                                                                                                                                                                                                                                             ; soc_system   ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; hps_ddr3_addr[0]    ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[4]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[5]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[7]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[8]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[10]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[12]   ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[13]   ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_addr[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ba[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ba[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ba[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_cas_n      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_cke        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ck_n       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; hps_ddr3_ck_p       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; hps_ddr3_cs_n       ; Output   ; --    ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_dm[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dm[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dm[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dm[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_odt        ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_ras_n      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_reset_n    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_we_n       ; Output   ; --    ; --   ; --   ; --   ; (5)   ; --    ; --     ; --                     ; --                       ;
; hps_enet_gtx_clk    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_mdc        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_data[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_tx_en      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_clk          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_uart_tx         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_stp         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_conv_usb_n      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_enet_int_n      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_key             ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_ddr3_dq[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[7]      ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[8]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[9]      ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[10]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[11]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[14]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[19]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[21]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[23]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[26]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[28]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[29]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[30]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dq[31]     ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; hps_ddr3_dqs_n[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_n[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_n[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_n[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_ddr3_dqs_p[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; hps_enet_mdio       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_cmd          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_sd_data[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; hps_usb_data[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; clock_50            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_data[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_data[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_data[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_data[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_clk     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_enet_rx_dv      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_uart_rx         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb_clkout      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb_dir         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_usb_nxt         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; hps_ddr3_rzq        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; hps_conv_usb_n                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_enet_int_n                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_key                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; hps_ddr3_dq[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[8]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[9]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[10]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[11]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[12]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[13]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[14]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[15]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[16]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[17]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[18]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[19]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[20]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[21]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[22]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[23]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[24]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[25]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[26]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[27]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[28]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[29]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[30]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dq[31]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; hps_ddr3_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_p[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_p[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_p[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_ddr3_dqs_p[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; hps_enet_mdio                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; hps_sd_cmd                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; hps_sd_data[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_sd_data[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_sd_data[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_sd_data[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_usb_data[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[4]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[5]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[6]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_usb_data[7]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; clock_50                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; hps_enet_rx_data[0]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_enet_rx_data[1]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_enet_rx_data[2]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_enet_rx_data[3]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; hps_enet_rx_clk                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; hps_enet_rx_dv                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_uart_rx                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_usb_clkout                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; hps_usb_dir                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_usb_nxt                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; hps_ddr3_rzq                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                        ; Location                              ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; A[0][16]~2                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X60_Y32_N54                   ; 64      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; E[0][19]~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X60_Y32_N45                   ; 309     ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; clock_50                                                                                                                                                                                                                                                                                                                                                                    ; PIN_AF14                              ; 8534    ; Clock         ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; dataFromFpga[31]~0                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y36_N21                   ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; fpgaCount[1]~1                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X63_Y36_N30                   ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; iterationCount[12]~0                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y34_N57                   ; 15      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; iterationCount[12]~1                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X62_Y33_N15                   ; 15      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; pad[0][12]~1                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X65_Y32_N24                  ; 163     ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; pmkCtx_0[4][27]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X66_Y31_N57                   ; 267     ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; pmkCtx_0[4][27]~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X64_Y32_N21                   ; 267     ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; sndCount[1]~2                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X67_Y31_N48                   ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X46_Y40_N44                        ; 31      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                     ; FF_X46_Y41_N29                        ; 806     ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_dataHps:datahps|always0~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y39_N6                   ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Async. clear  ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111        ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datahps_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                    ; LABCELL_X50_Y39_N21                   ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:datahps_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y39_N39                  ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                     ; LABCELL_X60_Y36_N9                    ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:result_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; LABCELL_X42_Y47_N3                    ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndfpga_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                    ; LABCELL_X48_Y39_N21                   ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndfpga_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X43_Y46_N45                   ; 19      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndhps_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y40_N27                  ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sndhps_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y40_N39                  ; 21      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:datahps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                        ; LABCELL_X40_Y43_N15                   ; 60      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:datahps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                         ; LABCELL_X40_Y41_N48                   ; 33      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                         ; LABCELL_X45_Y47_N21                   ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:result_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                          ; LABCELL_X45_Y47_N9                    ; 31      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndfpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                        ; LABCELL_X43_Y45_N21                   ; 22      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndfpga_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                         ; LABCELL_X43_Y46_N39                   ; 31      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndhps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                         ; LABCELL_X43_Y41_N3                    ; 33      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sndhps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                          ; LABCELL_X45_Y41_N9                    ; 32      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:datahps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                             ; LABCELL_X46_Y39_N48                   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:result_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                              ; LABCELL_X46_Y46_N9                    ; 12      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndfpga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                             ; LABCELL_X43_Y46_N12                   ; 12      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sndhps_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                              ; MLABCELL_X47_Y40_N12                  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                              ; LABCELL_X42_Y45_N21                   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; LABCELL_X46_Y40_N54                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                      ; LABCELL_X46_Y43_N9                    ; 17      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; LABCELL_X46_Y43_N48                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                ; LABCELL_X46_Y43_N42                   ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X43_Y45_N42                   ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X43_Y45_N0                    ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                            ; LABCELL_X45_Y47_N54                   ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X45_Y47_N24                   ; 1       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                            ; LABCELL_X43_Y41_N24                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X43_Y41_N33                   ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                ; LABCELL_X40_Y43_N54                   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                    ; LABCELL_X40_Y43_N21                   ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_sndHps:sndhps|always0~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y40_N24                   ; 5       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; state.collectHash                                                                                                                                                                                                                                                                                                                                                           ; FF_X60_Y32_N8                         ; 328     ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; state.mainLoop                                                                                                                                                                                                                                                                                                                                                              ; FF_X60_Y32_N14                        ; 452     ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; state.newIteration                                                                                                                                                                                                                                                                                                                                                          ; FF_X61_Y29_N17                        ; 440     ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; state.start                                                                                                                                                                                                                                                                                                                                                                 ; FF_X63_Y36_N29                        ; 1064    ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; tempCtx_1[1][7]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X64_Y22_N27                   ; 321     ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; tempCtx_1[1][7]~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X74_Y30_N24                   ; 321     ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[16][25]~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X61_Y26_N45                   ; 4932    ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[16][25]~11                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y17_N3                    ; 70      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[17][4]~12                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y16_N3                    ; 74      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[18][13]~14                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y24_N6                    ; 77      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[20][5]~13                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y17_N54                   ; 79      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[24][29]~15                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y17_N0                    ; 76      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[27][2]~17                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y24_N27                   ; 72      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[28][27]~16                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y24_N54                   ; 78      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[31][0]~18                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y16_N27                   ; 77      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[32][2]~19                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y24_N15                   ; 71      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[33][1]~23                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y24_N45                   ; 81      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[34][9]~20                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y24_N9                    ; 74      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[35][26]~24                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y24_N36                   ; 78      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[36][5]~22                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y17_N39                   ; 76      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[40][26]~21                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y24_N42                   ; 75      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[41][10]~25                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y24_N12                   ; 75      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[43][0]~26                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y24_N39                   ; 76      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[51][7]~28                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y24_N30                   ; 82      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[53][29]~27                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y17_N45                   ; 80      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[56][19]~29                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y17_N18                   ; 75      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[57][7]~30                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y24_N0                    ; 77      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[59][20]~31                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y24_N33                   ; 82      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[64][15]~2                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y17_N54                   ; 67      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[65][0]~8                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y16_N15                   ; 80      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[66][0]~3                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y16_N39                   ; 76      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[68][0]~5                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y17_N36                   ; 73      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[72][5]~4                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X52_Y19_N15                  ; 73      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[75][31]~9                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y24_N48                   ; 76      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[76][27]~6                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y16_N51                   ; 78      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[77][17]~10                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y16_N24                   ; 85      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_0[78][8]~7                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y16_N18                   ; 81      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[0][0]~15                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X61_Y29_N57                   ; 334     ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[0][0]~16                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X65_Y32_N6                   ; 334     ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[19][2]~8                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y24_N24                   ; 76      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[21][1]~7                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y17_N42                   ; 83      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[22][0]~9                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y24_N0                    ; 75      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[23][0]~10                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y17_N30                   ; 83      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[25][0]~11                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y24_N6                    ; 82      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[26][1]~13                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y24_N57                   ; 80      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[29][13]~12                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y17_N18                   ; 80      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[30][30]~14                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y24_N24                   ; 79      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[37][0]~21                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y17_N6                    ; 83      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[38][0]~18                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y24_N18                   ; 82      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[39][0]~22                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y17_N33                   ; 77      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[42][0]~17                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y24_N51                   ; 83      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[44][31]~19                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y17_N12                   ; 81      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[45][0]~23                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y17_N0                    ; 82      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[46][18]~20                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y24_N45                   ; 80      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[47][31]~24                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y16_N12                   ; 75      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[48][0]~25                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X45_Y17_N21                   ; 71      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[49][21]~26                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y16_N39                   ; 71      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[50][25]~28                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y24_N36                   ; 76      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[52][0]~27                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y17_N57                   ; 75      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[54][30]~29                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y24_N3                    ; 81      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[55][31]~30                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y17_N9                    ; 75      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[58][13]~33                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y24_N39                   ; 77      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[60][1]~31                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y17_N27                   ; 79      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[61][17]~32                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y17_N21                   ; 81      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[62][1]~34                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y24_N30                   ; 73      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[63][27]~35                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y16_N33                   ; 64      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[67][27]~2                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y16_N3                    ; 70      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[69][17]~4                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y16_N42                   ; 75      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[70][17]~1                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y16_N42                   ; 78      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[71][0]~5                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y16_N9                    ; 80      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[73][30]~3                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y19_N42                  ; 73      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[74][5]~0                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y16_N36                   ; 79      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; wordSignal_1[79][0]~6                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y16_N6                    ; 79      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; clock_50                                                                                           ; PIN_AF14                              ; 8534    ; Global Clock         ; GCLK6            ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK10           ; --                        ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; wordSignal_0[16][25]~0                                                                                                                  ; 4932    ;
; countWords[0]                                                                                                                           ; 2182    ;
; countWords[1]~DUPLICATE                                                                                                                 ; 1908    ;
; state.start                                                                                                                             ; 1064    ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 806     ;
; Add3~4                                                                                                                                  ; 792     ;
; Add3~3                                                                                                                                  ; 789     ;
; mainCount[2]                                                                                                                            ; 694     ;
; mainCount[3]                                                                                                                            ; 694     ;
; Add1~5                                                                                                                                  ; 693     ;
; mainCount[0]                                                                                                                            ; 693     ;
; Add1~9                                                                                                                                  ; 691     ;
; mainCount[1]                                                                                                                            ; 691     ;
; state.newHash                                                                                                                           ; 654     ;
; Add1~1                                                                                                                                  ; 629     ;
; countWords[2]                                                                                                                           ; 609     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 33,602 / 289,320 ( 12 % ) ;
; C12 interconnects                           ; 373 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 7,849 / 119,108 ( 7 % )   ;
; C4 interconnects                            ; 5,284 / 56,300 ( 9 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 3,271 / 289,320 ( 1 % )   ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 1 / 165 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 96 / 156 ( 62 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 5,823 / 84,580 ( 7 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 761 / 12,676 ( 6 % )      ;
; R14/C12 interconnect drivers                ; 914 / 20,720 ( 4 % )      ;
; R3 interconnects                            ; 11,390 / 130,992 ( 9 % )  ;
; R6 interconnects                            ; 20,785 / 266,960 ( 8 % )  ;
; Spine clocks                                ; 11 / 360 ( 3 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 35           ; 0            ; 35           ; 0            ; 32           ; 110       ; 35           ; 0            ; 110       ; 110       ; 25           ; 73           ; 0            ; 0            ; 0            ; 25           ; 73           ; 0            ; 0            ; 0            ; 3            ; 73           ; 98           ; 0            ; 0            ; 0            ; 0            ; 37           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 75           ; 110          ; 75           ; 110          ; 78           ; 0         ; 75           ; 110          ; 0         ; 0         ; 85           ; 37           ; 110          ; 110          ; 110          ; 85           ; 37           ; 110          ; 110          ; 110          ; 107          ; 37           ; 12           ; 110          ; 110          ; 110          ; 110          ; 73           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; hps_ddr3_addr[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_addr[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ba[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ba[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ba[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_cas_n      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_cke        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ck_n       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_ck_p       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_cs_n       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dm[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_odt        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_ras_n      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_reset_n    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_we_n       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_gtx_clk    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_mdc        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_data[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_tx_en      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_clk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_uart_tx         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_stp         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_conv_usb_n      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_int_n      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_key             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dq[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dq[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_dqs_n[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_n[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_n[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_n[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_ddr3_dqs_p[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_enet_mdio       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_cmd          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_sd_data[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; hps_usb_data[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clock_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_data[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_data[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_data[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_data[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_clk     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_enet_rx_dv      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_uart_rx         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb_clkout      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb_dir         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_usb_nxt         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hps_ddr3_rzq        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CSEMA5F31C6 for design "scwpa"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 75 pins of 110 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin hps_ddr3_rzq not assigned to an exact location on the device File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 34
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G10
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clock_50~inputCLKENA0 with 7585 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332104): Reading SDC File: 'c:/users/nilsi/documents/fpga/scwpa/db/ip/soc_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/nilsi/documents/fpga/scwpa/db/ip/soc_system/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'c:/users/nilsi/documents/fpga/scwpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/Nilsi/Documents/FPGA/scWpa/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332060): Node: clock_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425 is being clocked by clock_50
Warning (332060): Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by hps_usb_clkout
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[0]_IN (Rise) to hps_ddr3_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[0]_IN (Rise) to hps_ddr3_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[1]_IN (Rise) to hps_ddr3_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[1]_IN (Rise) to hps_ddr3_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[2]_IN (Rise) to hps_ddr3_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[2]_IN (Rise) to hps_ddr3_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[3]_IN (Rise) to hps_ddr3_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from hps_ddr3_dqs_p[3]_IN (Rise) to hps_ddr3_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.500 hps_ddr3_ck_n
    Info (332111):    2.500 hps_ddr3_ck_p
    Info (332111):    2.500 hps_ddr3_dqs_n[0]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_n[1]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_n[2]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_n[3]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[0]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[0]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[1]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[1]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[2]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[2]_OUT
    Info (332111):    2.500 hps_ddr3_dqs_p[3]_IN
    Info (332111):    2.500 hps_ddr3_dqs_p[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:08
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X67_Y23 to location X77_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:17
Info (11888): Total time spent on timing analysis during the Fitter is 8.89 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:03:22
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin hps_conv_usb_n has a permanently disabled output enable File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 19
    Info (169065): Pin hps_enet_int_n has a permanently disabled output enable File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 37
    Info (169065): Pin hps_key has a permanently disabled output enable File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 45
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[8] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[9] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[10] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[11] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[12] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[13] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[14] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[15] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[16] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[17] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[18] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[19] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[20] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[21] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[22] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[23] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[24] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[25] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[26] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[27] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[28] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[29] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[30] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin hps_ddr3_dq[31] uses the SSTL-15 Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 28
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 29
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 29
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 29
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin hps_ddr3_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 29
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 30
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 30
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 30
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin hps_ddr3_dqs_p[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/Nilsi/Documents/FPGA/scWpa/scWpa.vhd Line: 30
Info (144001): Generated suppressed messages file C:/Users/Nilsi/Documents/FPGA/scWpa/output_files/scwpa.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 139 warnings
    Info: Peak virtual memory: 2773 megabytes
    Info: Processing ended: Mon Jan 04 11:21:14 2016
    Info: Elapsed time: 00:13:36
    Info: Total CPU time (on all processors): 00:17:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Nilsi/Documents/FPGA/scWpa/output_files/scwpa.fit.smsg.


