Command: /tmp/code/dv/uvm/core_ibex/out/build/tb/vcs_simv +vcs+lic+wait +ntb_random_seed=27536 +UVM_TESTNAME=core_ibex_base_test +UVM_VERBOSITY=UVM_LOW +bin=/tmp/code/dv/uvm/core_ibex/out/run/tests/riscv_jump_stress_test.27536/test.bin +ibex_tracer_file_base=/tmp/code/dv/uvm/core_ibex/out/run/tests/riscv_jump_stress_test.27536/trace_core +cosim_log_file=/tmp/code/dv/uvm/core_ibex/out/run/tests/riscv_jump_stress_test.27536/spike_cosim_trace_core_00000000.log -l /tmp/code/dv/uvm/core_ibex/out/run/tests/riscv_jump_stress_test.27536/rtl_sim.log +signature_addr=8ffffffc +test_timeout_s=1800
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version V-2023.12-SP2-1_Full64; Runtime version V-2023.12-SP2-1_Full64;  Oct 18 23:03 2024
UVM_INFO /var/tmp/synopsys/vcs/V-2023.12-SP2-1/etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test core_ibex_base_test...
UVM_INFO /tmp/code/dv/uvm/core_ibex/tests/core_ibex_base_test.sv(198) @ 202500: uvm_test_top [uvm_test_top] Running test binary : /tmp/code/dv/uvm/core_ibex/out/run/tests/riscv_jump_stress_test.27536/test.bin
UVM_INFO /tmp/code/dv/uvm/core_ibex/tests/core_ibex_base_test.sv(313) @ 202500: uvm_test_top [uvm_test_top] Test wall-clock timeout is set to : 1800s
UVM_INFO /tmp/code/dv/uvm/core_ibex/common/ibex_mem_intf_agent/ibex_mem_intf_response_seq_lib.sv(35) @ 202500: uvm_test_top.env.instr_if_response_agent.sequencer@@instr_intf_seq [uvm_test_top.env.instr_if_response_agent.sequencer.instr_intf_seq] is_dmem_seq: 0x0
UVM_INFO /tmp/code/dv/uvm/core_ibex/common/ibex_mem_intf_agent/ibex_mem_intf_response_seq_lib.sv(35) @ 202500: uvm_test_top.env.data_if_response_agent.sequencer@@data_intf_seq [uvm_test_top.env.data_if_response_agent.sequencer.data_intf_seq] is_dmem_seq: 0x1
UVM_INFO /tmp/code/dv/uvm/core_ibex/tests/core_ibex_new_seq_lib.sv(64) @ 202500: reporter@@fetch_enable_seq_h [fetch_enable_seq_h] Running the "InfiniteRuns" schedule for stimulus generation
core_ibex_tb_top.dut.u_ibex_tracer.unnamed$$_1.unnamed$$_2: Writing execution trace to /tmp/code/dv/uvm/core_ibex/out/run/tests/riscv_jump_stress_test.27536/trace_core_00000000.log
UVM_FATAL /tmp/code/dv/uvm/core_ibex/common/ibex_cosim_agent/ibex_cosim_scoreboard.sv(168) @ 254500: uvm_test_top.env.cosim_agent.scoreboard [uvm_test_top.env.cosim_agent.scoreboard] Cosim mismatch Register write data mismatch to x18 DUT: 1 expected: 40001000


--- RISC-V UVM TEST FAILED ---

UVM_INFO /var/tmp/synopsys/vcs/V-2023.12-SP2-1/etc/uvm-1.2/base/uvm_report_catcher.svh(705) @ 254500: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO /var/tmp/synopsys/vcs/V-2023.12-SP2-1/etc/uvm-1.2/base/uvm_report_server.svh(904) @ 254500: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

Quit count :     0 of     1
** Report counts by severity
UVM_INFO :    8
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[RNTST]     1
[UVM/RELNOTES]     1
[UVM/REPORT/CATCHER]     1
[fetch_enable_seq_h]     1
[uvm_test_top]     2
[uvm_test_top.env.cosim_agent.scoreboard]     1
[uvm_test_top.env.data_if_response_agent.sequencer.data_intf_seq]     1
[uvm_test_top.env.instr_if_response_agent.sequencer.instr_intf_seq]     1

$finish called from file "/var/tmp/synopsys/vcs/V-2023.12-SP2-1/etc/uvm-1.2/base/uvm_root.svh", line 135.
$finish at simulation time               254487
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2544870 ps
CPU Time:      0.580 seconds;       Data structure size:   1.7Mb
Fri Oct 18 23:03:42 2024
