<profile>

<section name = "Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_60_3'" level="0">
<item name = "Date">Sat Jan 31 19:57:57 2026
</item>
<item name = "Version">2025.1.1 (Build 6214317 on Sep 11 2025)</item>
<item name = "Project">project_1</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">67, 67, 0.670 us, 0.670 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_60_3">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 150, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 74, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln60_fu_255_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln64_1_fu_334_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln64_fu_329_p2">+, 0, 0, 31, 24, 24</column>
<column name="and_ln64_fu_362_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln60_fu_249_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="select_ln64_1_fu_382_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln64_fu_374_p3">select, 0, 0, 24, 1, 23</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln64_1_fu_368_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln64_fu_356_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_blk_n_R">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 7, 14</column>
<column name="empty_fu_102">9, 2, 24, 48</column>
<column name="j_1_fu_106">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_reg_432">24, 0, 24, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="empty_fu_102">24, 0, 24, 0</column>
<column name="icmp_ln60_reg_419">1, 0, 1, 0</column>
<column name="j_1_fu_106">7, 0, 7, 0</column>
<column name="lshr_ln_reg_427">3, 0, 3, 0</column>
<column name="lshr_ln_reg_427_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="trunc_ln60_reg_423">3, 0, 3, 0</column>
<column name="trunc_ln60_reg_423_pp0_iter1_reg">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_60_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_60_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_60_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_60_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_60_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_60_3, return value</column>
<column name="m_axi_A_0_AWVALID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWREADY">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWADDR">out, 64, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWLEN">out, 32, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWSIZE">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWBURST">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWLOCK">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWCACHE">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWPROT">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWQOS">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWREGION">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_0_AWUSER">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_WVALID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_WREADY">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_WDATA">out, 32, m_axi, A, pointer</column>
<column name="m_axi_A_0_WSTRB">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_0_WLAST">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_WID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_WUSER">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARVALID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARREADY">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARADDR">out, 64, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARID">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARLEN">out, 32, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARSIZE">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARBURST">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARLOCK">out, 2, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARCACHE">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARPROT">out, 3, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARQOS">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARREGION">out, 4, m_axi, A, pointer</column>
<column name="m_axi_A_0_ARUSER">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_RVALID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_RREADY">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_RDATA">in, 32, m_axi, A, pointer</column>
<column name="m_axi_A_0_RLAST">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_RID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_RFIFONUM">in, 9, m_axi, A, pointer</column>
<column name="m_axi_A_0_RUSER">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_RRESP">in, 2, m_axi, A, pointer</column>
<column name="m_axi_A_0_BVALID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_BREADY">out, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_BRESP">in, 2, m_axi, A, pointer</column>
<column name="m_axi_A_0_BID">in, 1, m_axi, A, pointer</column>
<column name="m_axi_A_0_BUSER">in, 1, m_axi, A, pointer</column>
<column name="sext_ln57">in, 62, ap_none, sext_ln57, scalar</column>
<column name="row_buf_7_address0">out, 3, ap_memory, row_buf_7, array</column>
<column name="row_buf_7_ce0">out, 1, ap_memory, row_buf_7, array</column>
<column name="row_buf_7_we0">out, 1, ap_memory, row_buf_7, array</column>
<column name="row_buf_7_d0">out, 24, ap_memory, row_buf_7, array</column>
<column name="row_buf_6_address0">out, 3, ap_memory, row_buf_6, array</column>
<column name="row_buf_6_ce0">out, 1, ap_memory, row_buf_6, array</column>
<column name="row_buf_6_we0">out, 1, ap_memory, row_buf_6, array</column>
<column name="row_buf_6_d0">out, 24, ap_memory, row_buf_6, array</column>
<column name="row_buf_5_address0">out, 3, ap_memory, row_buf_5, array</column>
<column name="row_buf_5_ce0">out, 1, ap_memory, row_buf_5, array</column>
<column name="row_buf_5_we0">out, 1, ap_memory, row_buf_5, array</column>
<column name="row_buf_5_d0">out, 24, ap_memory, row_buf_5, array</column>
<column name="row_buf_4_address0">out, 3, ap_memory, row_buf_4, array</column>
<column name="row_buf_4_ce0">out, 1, ap_memory, row_buf_4, array</column>
<column name="row_buf_4_we0">out, 1, ap_memory, row_buf_4, array</column>
<column name="row_buf_4_d0">out, 24, ap_memory, row_buf_4, array</column>
<column name="row_buf_3_address0">out, 3, ap_memory, row_buf_3, array</column>
<column name="row_buf_3_ce0">out, 1, ap_memory, row_buf_3, array</column>
<column name="row_buf_3_we0">out, 1, ap_memory, row_buf_3, array</column>
<column name="row_buf_3_d0">out, 24, ap_memory, row_buf_3, array</column>
<column name="row_buf_2_address0">out, 3, ap_memory, row_buf_2, array</column>
<column name="row_buf_2_ce0">out, 1, ap_memory, row_buf_2, array</column>
<column name="row_buf_2_we0">out, 1, ap_memory, row_buf_2, array</column>
<column name="row_buf_2_d0">out, 24, ap_memory, row_buf_2, array</column>
<column name="row_buf_1_address0">out, 3, ap_memory, row_buf_1, array</column>
<column name="row_buf_1_ce0">out, 1, ap_memory, row_buf_1, array</column>
<column name="row_buf_1_we0">out, 1, ap_memory, row_buf_1, array</column>
<column name="row_buf_1_d0">out, 24, ap_memory, row_buf_1, array</column>
<column name="row_buf_address0">out, 3, ap_memory, row_buf, array</column>
<column name="row_buf_ce0">out, 1, ap_memory, row_buf, array</column>
<column name="row_buf_we0">out, 1, ap_memory, row_buf, array</column>
<column name="row_buf_d0">out, 24, ap_memory, row_buf, array</column>
<column name="p_out">out, 24, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
</table>
</item>
</section>
</profile>
