
c_plus_plus_f_pfcv.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c20  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002cdc  08002cdc  00012cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d14  08002d14  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002d14  08002d14  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d14  08002d14  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d14  08002d14  00012d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d18  08002d18  00012d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  2000000c  08002d28  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  08002d28  00020178  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009ade  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018c6  00000000  00000000  00029b12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000718  00000000  00000000  0002b3d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000680  00000000  00000000  0002baf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001adab  00000000  00000000  0002c170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009a44  00000000  00000000  00046f1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009cf09  00000000  00000000  0005095f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ed868  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017c0  00000000  00000000  000ed8bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002cc4 	.word	0x08002cc4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002cc4 	.word	0x08002cc4

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 fad0 	bl	80007c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f814 	bl	8000250 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 f90c 	bl	8000444 <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 800022c:	f000 f884 	bl	8000338 <_ZL19MX_USART2_UART_Initv>
  MX_DMA_Init();
 8000230:	f000 f8ea 	bl	8000408 <_ZL11MX_DMA_Initv>
  MX_USART3_UART_Init();
 8000234:	f000 f8b4 	bl	80003a0 <_ZL19MX_USART3_UART_Initv>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000238:	2390      	movs	r3, #144	; 0x90
 800023a:	05db      	lsls	r3, r3, #23
 800023c:	2120      	movs	r1, #32
 800023e:	0018      	movs	r0, r3
 8000240:	f000 ff5d 	bl	80010fe <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000244:	23fa      	movs	r3, #250	; 0xfa
 8000246:	005b      	lsls	r3, r3, #1
 8000248:	0018      	movs	r0, r3
 800024a:	f000 fb1f 	bl	800088c <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800024e:	e7f3      	b.n	8000238 <main+0x1c>

08000250 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b099      	sub	sp, #100	; 0x64
 8000254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000256:	242c      	movs	r4, #44	; 0x2c
 8000258:	193b      	adds	r3, r7, r4
 800025a:	0018      	movs	r0, r3
 800025c:	2334      	movs	r3, #52	; 0x34
 800025e:	001a      	movs	r2, r3
 8000260:	2100      	movs	r1, #0
 8000262:	f002 fd27 	bl	8002cb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000266:	231c      	movs	r3, #28
 8000268:	18fb      	adds	r3, r7, r3
 800026a:	0018      	movs	r0, r3
 800026c:	2310      	movs	r3, #16
 800026e:	001a      	movs	r2, r3
 8000270:	2100      	movs	r1, #0
 8000272:	f002 fd1f 	bl	8002cb4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000276:	003b      	movs	r3, r7
 8000278:	0018      	movs	r0, r3
 800027a:	231c      	movs	r3, #28
 800027c:	001a      	movs	r2, r3
 800027e:	2100      	movs	r1, #0
 8000280:	f002 fd18 	bl	8002cb4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000284:	0021      	movs	r1, r4
 8000286:	187b      	adds	r3, r7, r1
 8000288:	2202      	movs	r2, #2
 800028a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028c:	187b      	adds	r3, r7, r1
 800028e:	2201      	movs	r2, #1
 8000290:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000292:	187b      	adds	r3, r7, r1
 8000294:	2210      	movs	r2, #16
 8000296:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000298:	187b      	adds	r3, r7, r1
 800029a:	2202      	movs	r2, #2
 800029c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800029e:	187b      	adds	r3, r7, r1
 80002a0:	2280      	movs	r2, #128	; 0x80
 80002a2:	0212      	lsls	r2, r2, #8
 80002a4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002a6:	187b      	adds	r3, r7, r1
 80002a8:	22a0      	movs	r2, #160	; 0xa0
 80002aa:	0392      	lsls	r2, r2, #14
 80002ac:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80002ae:	187b      	adds	r3, r7, r1
 80002b0:	2201      	movs	r2, #1
 80002b2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b4:	187b      	adds	r3, r7, r1
 80002b6:	0018      	movs	r0, r3
 80002b8:	f000 ff3c 	bl	8001134 <HAL_RCC_OscConfig>
 80002bc:	0003      	movs	r3, r0
 80002be:	1e5a      	subs	r2, r3, #1
 80002c0:	4193      	sbcs	r3, r2
 80002c2:	b2db      	uxtb	r3, r3
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d001      	beq.n	80002cc <_Z18SystemClock_Configv+0x7c>
  {
    Error_Handler();
 80002c8:	f000 f926 	bl	8000518 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002cc:	211c      	movs	r1, #28
 80002ce:	187b      	adds	r3, r7, r1
 80002d0:	2207      	movs	r2, #7
 80002d2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d4:	187b      	adds	r3, r7, r1
 80002d6:	2202      	movs	r2, #2
 80002d8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	2200      	movs	r2, #0
 80002de:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002e0:	187b      	adds	r3, r7, r1
 80002e2:	2200      	movs	r2, #0
 80002e4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	2101      	movs	r1, #1
 80002ea:	0018      	movs	r0, r3
 80002ec:	f001 faa8 	bl	8001840 <HAL_RCC_ClockConfig>
 80002f0:	0003      	movs	r3, r0
 80002f2:	1e5a      	subs	r2, r3, #1
 80002f4:	4193      	sbcs	r3, r2
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <_Z18SystemClock_Configv+0xb0>
  {
    Error_Handler();
 80002fc:	f000 f90c 	bl	8000518 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART2;
 8000300:	003b      	movs	r3, r7
 8000302:	4a0c      	ldr	r2, [pc, #48]	; (8000334 <_Z18SystemClock_Configv+0xe4>)
 8000304:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000306:	003b      	movs	r3, r7
 8000308:	2200      	movs	r2, #0
 800030a:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800030c:	003b      	movs	r3, r7
 800030e:	2200      	movs	r2, #0
 8000310:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000312:	003b      	movs	r3, r7
 8000314:	0018      	movs	r0, r3
 8000316:	f001 fc0d 	bl	8001b34 <HAL_RCCEx_PeriphCLKConfig>
 800031a:	0003      	movs	r3, r0
 800031c:	1e5a      	subs	r2, r3, #1
 800031e:	4193      	sbcs	r3, r2
 8000320:	b2db      	uxtb	r3, r3
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 8000326:	f000 f8f7 	bl	8000518 <Error_Handler>
  }
}
 800032a:	46c0      	nop			; (mov r8, r8)
 800032c:	46bd      	mov	sp, r7
 800032e:	b019      	add	sp, #100	; 0x64
 8000330:	bd90      	pop	{r4, r7, pc}
 8000332:	46c0      	nop			; (mov r8, r8)
 8000334:	00040002 	.word	0x00040002

08000338 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800033c:	4b16      	ldr	r3, [pc, #88]	; (8000398 <_ZL19MX_USART2_UART_Initv+0x60>)
 800033e:	4a17      	ldr	r2, [pc, #92]	; (800039c <_ZL19MX_USART2_UART_Initv+0x64>)
 8000340:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000342:	4b15      	ldr	r3, [pc, #84]	; (8000398 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000344:	22e1      	movs	r2, #225	; 0xe1
 8000346:	0252      	lsls	r2, r2, #9
 8000348:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800034a:	4b13      	ldr	r3, [pc, #76]	; (8000398 <_ZL19MX_USART2_UART_Initv+0x60>)
 800034c:	2200      	movs	r2, #0
 800034e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000350:	4b11      	ldr	r3, [pc, #68]	; (8000398 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000352:	2200      	movs	r2, #0
 8000354:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000356:	4b10      	ldr	r3, [pc, #64]	; (8000398 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000358:	2200      	movs	r2, #0
 800035a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800035c:	4b0e      	ldr	r3, [pc, #56]	; (8000398 <_ZL19MX_USART2_UART_Initv+0x60>)
 800035e:	220c      	movs	r2, #12
 8000360:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000362:	4b0d      	ldr	r3, [pc, #52]	; (8000398 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000364:	2200      	movs	r2, #0
 8000366:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000368:	4b0b      	ldr	r3, [pc, #44]	; (8000398 <_ZL19MX_USART2_UART_Initv+0x60>)
 800036a:	2200      	movs	r2, #0
 800036c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800036e:	4b0a      	ldr	r3, [pc, #40]	; (8000398 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000370:	2200      	movs	r2, #0
 8000372:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000374:	4b08      	ldr	r3, [pc, #32]	; (8000398 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000376:	2200      	movs	r2, #0
 8000378:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800037a:	4b07      	ldr	r3, [pc, #28]	; (8000398 <_ZL19MX_USART2_UART_Initv+0x60>)
 800037c:	0018      	movs	r0, r3
 800037e:	f001 fcd9 	bl	8001d34 <HAL_UART_Init>
 8000382:	0003      	movs	r3, r0
 8000384:	1e5a      	subs	r2, r3, #1
 8000386:	4193      	sbcs	r3, r2
 8000388:	b2db      	uxtb	r3, r3
 800038a:	2b00      	cmp	r3, #0
 800038c:	d001      	beq.n	8000392 <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 800038e:	f000 f8c3 	bl	8000518 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000392:	46c0      	nop			; (mov r8, r8)
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}
 8000398:	20000028 	.word	0x20000028
 800039c:	40004400 	.word	0x40004400

080003a0 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80003a4:	4b16      	ldr	r3, [pc, #88]	; (8000400 <_ZL19MX_USART3_UART_Initv+0x60>)
 80003a6:	4a17      	ldr	r2, [pc, #92]	; (8000404 <_ZL19MX_USART3_UART_Initv+0x64>)
 80003a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 80003aa:	4b15      	ldr	r3, [pc, #84]	; (8000400 <_ZL19MX_USART3_UART_Initv+0x60>)
 80003ac:	2296      	movs	r2, #150	; 0x96
 80003ae:	01d2      	lsls	r2, r2, #7
 80003b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80003b2:	4b13      	ldr	r3, [pc, #76]	; (8000400 <_ZL19MX_USART3_UART_Initv+0x60>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80003b8:	4b11      	ldr	r3, [pc, #68]	; (8000400 <_ZL19MX_USART3_UART_Initv+0x60>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80003be:	4b10      	ldr	r3, [pc, #64]	; (8000400 <_ZL19MX_USART3_UART_Initv+0x60>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80003c4:	4b0e      	ldr	r3, [pc, #56]	; (8000400 <_ZL19MX_USART3_UART_Initv+0x60>)
 80003c6:	220c      	movs	r2, #12
 80003c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003ca:	4b0d      	ldr	r3, [pc, #52]	; (8000400 <_ZL19MX_USART3_UART_Initv+0x60>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80003d0:	4b0b      	ldr	r3, [pc, #44]	; (8000400 <_ZL19MX_USART3_UART_Initv+0x60>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003d6:	4b0a      	ldr	r3, [pc, #40]	; (8000400 <_ZL19MX_USART3_UART_Initv+0x60>)
 80003d8:	2200      	movs	r2, #0
 80003da:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003dc:	4b08      	ldr	r3, [pc, #32]	; (8000400 <_ZL19MX_USART3_UART_Initv+0x60>)
 80003de:	2200      	movs	r2, #0
 80003e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80003e2:	4b07      	ldr	r3, [pc, #28]	; (8000400 <_ZL19MX_USART3_UART_Initv+0x60>)
 80003e4:	0018      	movs	r0, r3
 80003e6:	f001 fca5 	bl	8001d34 <HAL_UART_Init>
 80003ea:	0003      	movs	r3, r0
 80003ec:	1e5a      	subs	r2, r3, #1
 80003ee:	4193      	sbcs	r3, r2
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d001      	beq.n	80003fa <_ZL19MX_USART3_UART_Initv+0x5a>
  {
    Error_Handler();
 80003f6:	f000 f88f 	bl	8000518 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80003fa:	46c0      	nop			; (mov r8, r8)
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	200000ac 	.word	0x200000ac
 8000404:	40004800 	.word	0x40004800

08000408 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800040e:	4b0c      	ldr	r3, [pc, #48]	; (8000440 <_ZL11MX_DMA_Initv+0x38>)
 8000410:	695a      	ldr	r2, [r3, #20]
 8000412:	4b0b      	ldr	r3, [pc, #44]	; (8000440 <_ZL11MX_DMA_Initv+0x38>)
 8000414:	2101      	movs	r1, #1
 8000416:	430a      	orrs	r2, r1
 8000418:	615a      	str	r2, [r3, #20]
 800041a:	4b09      	ldr	r3, [pc, #36]	; (8000440 <_ZL11MX_DMA_Initv+0x38>)
 800041c:	695b      	ldr	r3, [r3, #20]
 800041e:	2201      	movs	r2, #1
 8000420:	4013      	ands	r3, r2
 8000422:	607b      	str	r3, [r7, #4]
 8000424:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Ch1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch1_IRQn, 0, 0);
 8000426:	2200      	movs	r2, #0
 8000428:	2100      	movs	r1, #0
 800042a:	2009      	movs	r0, #9
 800042c:	f000 fafe 	bl	8000a2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch1_IRQn);
 8000430:	2009      	movs	r0, #9
 8000432:	f000 fb10 	bl	8000a56 <HAL_NVIC_EnableIRQ>

}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	46bd      	mov	sp, r7
 800043a:	b002      	add	sp, #8
 800043c:	bd80      	pop	{r7, pc}
 800043e:	46c0      	nop			; (mov r8, r8)
 8000440:	40021000 	.word	0x40021000

08000444 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000444:	b590      	push	{r4, r7, lr}
 8000446:	b089      	sub	sp, #36	; 0x24
 8000448:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044a:	240c      	movs	r4, #12
 800044c:	193b      	adds	r3, r7, r4
 800044e:	0018      	movs	r0, r3
 8000450:	2314      	movs	r3, #20
 8000452:	001a      	movs	r2, r3
 8000454:	2100      	movs	r1, #0
 8000456:	f002 fc2d 	bl	8002cb4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800045a:	4b2d      	ldr	r3, [pc, #180]	; (8000510 <_ZL12MX_GPIO_Initv+0xcc>)
 800045c:	695a      	ldr	r2, [r3, #20]
 800045e:	4b2c      	ldr	r3, [pc, #176]	; (8000510 <_ZL12MX_GPIO_Initv+0xcc>)
 8000460:	2180      	movs	r1, #128	; 0x80
 8000462:	0309      	lsls	r1, r1, #12
 8000464:	430a      	orrs	r2, r1
 8000466:	615a      	str	r2, [r3, #20]
 8000468:	4b29      	ldr	r3, [pc, #164]	; (8000510 <_ZL12MX_GPIO_Initv+0xcc>)
 800046a:	695a      	ldr	r2, [r3, #20]
 800046c:	2380      	movs	r3, #128	; 0x80
 800046e:	031b      	lsls	r3, r3, #12
 8000470:	4013      	ands	r3, r2
 8000472:	60bb      	str	r3, [r7, #8]
 8000474:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000476:	4b26      	ldr	r3, [pc, #152]	; (8000510 <_ZL12MX_GPIO_Initv+0xcc>)
 8000478:	695a      	ldr	r2, [r3, #20]
 800047a:	4b25      	ldr	r3, [pc, #148]	; (8000510 <_ZL12MX_GPIO_Initv+0xcc>)
 800047c:	2180      	movs	r1, #128	; 0x80
 800047e:	03c9      	lsls	r1, r1, #15
 8000480:	430a      	orrs	r2, r1
 8000482:	615a      	str	r2, [r3, #20]
 8000484:	4b22      	ldr	r3, [pc, #136]	; (8000510 <_ZL12MX_GPIO_Initv+0xcc>)
 8000486:	695a      	ldr	r2, [r3, #20]
 8000488:	2380      	movs	r3, #128	; 0x80
 800048a:	03db      	lsls	r3, r3, #15
 800048c:	4013      	ands	r3, r2
 800048e:	607b      	str	r3, [r7, #4]
 8000490:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000492:	4b1f      	ldr	r3, [pc, #124]	; (8000510 <_ZL12MX_GPIO_Initv+0xcc>)
 8000494:	695a      	ldr	r2, [r3, #20]
 8000496:	4b1e      	ldr	r3, [pc, #120]	; (8000510 <_ZL12MX_GPIO_Initv+0xcc>)
 8000498:	2180      	movs	r1, #128	; 0x80
 800049a:	0289      	lsls	r1, r1, #10
 800049c:	430a      	orrs	r2, r1
 800049e:	615a      	str	r2, [r3, #20]
 80004a0:	4b1b      	ldr	r3, [pc, #108]	; (8000510 <_ZL12MX_GPIO_Initv+0xcc>)
 80004a2:	695a      	ldr	r2, [r3, #20]
 80004a4:	2380      	movs	r3, #128	; 0x80
 80004a6:	029b      	lsls	r3, r3, #10
 80004a8:	4013      	ands	r3, r2
 80004aa:	603b      	str	r3, [r7, #0]
 80004ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80004ae:	2390      	movs	r3, #144	; 0x90
 80004b0:	05db      	lsls	r3, r3, #23
 80004b2:	2200      	movs	r2, #0
 80004b4:	2120      	movs	r1, #32
 80004b6:	0018      	movs	r0, r3
 80004b8:	f000 fe04 	bl	80010c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80004bc:	193b      	adds	r3, r7, r4
 80004be:	2280      	movs	r2, #128	; 0x80
 80004c0:	0192      	lsls	r2, r2, #6
 80004c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004c4:	193b      	adds	r3, r7, r4
 80004c6:	2284      	movs	r2, #132	; 0x84
 80004c8:	0392      	lsls	r2, r2, #14
 80004ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004cc:	193b      	adds	r3, r7, r4
 80004ce:	2200      	movs	r2, #0
 80004d0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004d2:	193b      	adds	r3, r7, r4
 80004d4:	4a0f      	ldr	r2, [pc, #60]	; (8000514 <_ZL12MX_GPIO_Initv+0xd0>)
 80004d6:	0019      	movs	r1, r3
 80004d8:	0010      	movs	r0, r2
 80004da:	f000 fc7b 	bl	8000dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80004de:	0021      	movs	r1, r4
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2220      	movs	r2, #32
 80004e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	2201      	movs	r2, #1
 80004ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2200      	movs	r2, #0
 80004f0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	2200      	movs	r2, #0
 80004f6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f8:	187a      	adds	r2, r7, r1
 80004fa:	2390      	movs	r3, #144	; 0x90
 80004fc:	05db      	lsls	r3, r3, #23
 80004fe:	0011      	movs	r1, r2
 8000500:	0018      	movs	r0, r3
 8000502:	f000 fc67 	bl	8000dd4 <HAL_GPIO_Init>

}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	46bd      	mov	sp, r7
 800050a:	b009      	add	sp, #36	; 0x24
 800050c:	bd90      	pop	{r4, r7, pc}
 800050e:	46c0      	nop			; (mov r8, r8)
 8000510:	40021000 	.word	0x40021000
 8000514:	48000800 	.word	0x48000800

08000518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800051c:	b672      	cpsid	i
}
 800051e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000520:	e7fe      	b.n	8000520 <Error_Handler+0x8>
	...

08000524 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800052a:	4b0f      	ldr	r3, [pc, #60]	; (8000568 <HAL_MspInit+0x44>)
 800052c:	699a      	ldr	r2, [r3, #24]
 800052e:	4b0e      	ldr	r3, [pc, #56]	; (8000568 <HAL_MspInit+0x44>)
 8000530:	2101      	movs	r1, #1
 8000532:	430a      	orrs	r2, r1
 8000534:	619a      	str	r2, [r3, #24]
 8000536:	4b0c      	ldr	r3, [pc, #48]	; (8000568 <HAL_MspInit+0x44>)
 8000538:	699b      	ldr	r3, [r3, #24]
 800053a:	2201      	movs	r2, #1
 800053c:	4013      	ands	r3, r2
 800053e:	607b      	str	r3, [r7, #4]
 8000540:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000542:	4b09      	ldr	r3, [pc, #36]	; (8000568 <HAL_MspInit+0x44>)
 8000544:	69da      	ldr	r2, [r3, #28]
 8000546:	4b08      	ldr	r3, [pc, #32]	; (8000568 <HAL_MspInit+0x44>)
 8000548:	2180      	movs	r1, #128	; 0x80
 800054a:	0549      	lsls	r1, r1, #21
 800054c:	430a      	orrs	r2, r1
 800054e:	61da      	str	r2, [r3, #28]
 8000550:	4b05      	ldr	r3, [pc, #20]	; (8000568 <HAL_MspInit+0x44>)
 8000552:	69da      	ldr	r2, [r3, #28]
 8000554:	2380      	movs	r3, #128	; 0x80
 8000556:	055b      	lsls	r3, r3, #21
 8000558:	4013      	ands	r3, r2
 800055a:	603b      	str	r3, [r7, #0]
 800055c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	46bd      	mov	sp, r7
 8000562:	b002      	add	sp, #8
 8000564:	bd80      	pop	{r7, pc}
 8000566:	46c0      	nop			; (mov r8, r8)
 8000568:	40021000 	.word	0x40021000

0800056c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800056c:	b590      	push	{r4, r7, lr}
 800056e:	b08d      	sub	sp, #52	; 0x34
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000574:	241c      	movs	r4, #28
 8000576:	193b      	adds	r3, r7, r4
 8000578:	0018      	movs	r0, r3
 800057a:	2314      	movs	r3, #20
 800057c:	001a      	movs	r2, r3
 800057e:	2100      	movs	r1, #0
 8000580:	f002 fb98 	bl	8002cb4 <memset>
  if(huart->Instance==USART2)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a57      	ldr	r2, [pc, #348]	; (80006e8 <HAL_UART_MspInit+0x17c>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d133      	bne.n	80005f6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800058e:	4b57      	ldr	r3, [pc, #348]	; (80006ec <HAL_UART_MspInit+0x180>)
 8000590:	69da      	ldr	r2, [r3, #28]
 8000592:	4b56      	ldr	r3, [pc, #344]	; (80006ec <HAL_UART_MspInit+0x180>)
 8000594:	2180      	movs	r1, #128	; 0x80
 8000596:	0289      	lsls	r1, r1, #10
 8000598:	430a      	orrs	r2, r1
 800059a:	61da      	str	r2, [r3, #28]
 800059c:	4b53      	ldr	r3, [pc, #332]	; (80006ec <HAL_UART_MspInit+0x180>)
 800059e:	69da      	ldr	r2, [r3, #28]
 80005a0:	2380      	movs	r3, #128	; 0x80
 80005a2:	029b      	lsls	r3, r3, #10
 80005a4:	4013      	ands	r3, r2
 80005a6:	61bb      	str	r3, [r7, #24]
 80005a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005aa:	4b50      	ldr	r3, [pc, #320]	; (80006ec <HAL_UART_MspInit+0x180>)
 80005ac:	695a      	ldr	r2, [r3, #20]
 80005ae:	4b4f      	ldr	r3, [pc, #316]	; (80006ec <HAL_UART_MspInit+0x180>)
 80005b0:	2180      	movs	r1, #128	; 0x80
 80005b2:	0289      	lsls	r1, r1, #10
 80005b4:	430a      	orrs	r2, r1
 80005b6:	615a      	str	r2, [r3, #20]
 80005b8:	4b4c      	ldr	r3, [pc, #304]	; (80006ec <HAL_UART_MspInit+0x180>)
 80005ba:	695a      	ldr	r2, [r3, #20]
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	029b      	lsls	r3, r3, #10
 80005c0:	4013      	ands	r3, r2
 80005c2:	617b      	str	r3, [r7, #20]
 80005c4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80005c6:	0021      	movs	r1, r4
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	220c      	movs	r2, #12
 80005cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2202      	movs	r2, #2
 80005d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	2200      	movs	r2, #0
 80005d8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	2200      	movs	r2, #0
 80005de:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	2201      	movs	r2, #1
 80005e4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e6:	187a      	adds	r2, r7, r1
 80005e8:	2390      	movs	r3, #144	; 0x90
 80005ea:	05db      	lsls	r3, r3, #23
 80005ec:	0011      	movs	r1, r2
 80005ee:	0018      	movs	r0, r3
 80005f0:	f000 fbf0 	bl	8000dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80005f4:	e074      	b.n	80006e0 <HAL_UART_MspInit+0x174>
  else if(huart->Instance==USART3)
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	4a3d      	ldr	r2, [pc, #244]	; (80006f0 <HAL_UART_MspInit+0x184>)
 80005fc:	4293      	cmp	r3, r2
 80005fe:	d16f      	bne.n	80006e0 <HAL_UART_MspInit+0x174>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000600:	4b3a      	ldr	r3, [pc, #232]	; (80006ec <HAL_UART_MspInit+0x180>)
 8000602:	69da      	ldr	r2, [r3, #28]
 8000604:	4b39      	ldr	r3, [pc, #228]	; (80006ec <HAL_UART_MspInit+0x180>)
 8000606:	2180      	movs	r1, #128	; 0x80
 8000608:	02c9      	lsls	r1, r1, #11
 800060a:	430a      	orrs	r2, r1
 800060c:	61da      	str	r2, [r3, #28]
 800060e:	4b37      	ldr	r3, [pc, #220]	; (80006ec <HAL_UART_MspInit+0x180>)
 8000610:	69da      	ldr	r2, [r3, #28]
 8000612:	2380      	movs	r3, #128	; 0x80
 8000614:	02db      	lsls	r3, r3, #11
 8000616:	4013      	ands	r3, r2
 8000618:	613b      	str	r3, [r7, #16]
 800061a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800061c:	4b33      	ldr	r3, [pc, #204]	; (80006ec <HAL_UART_MspInit+0x180>)
 800061e:	695a      	ldr	r2, [r3, #20]
 8000620:	4b32      	ldr	r3, [pc, #200]	; (80006ec <HAL_UART_MspInit+0x180>)
 8000622:	2180      	movs	r1, #128	; 0x80
 8000624:	0309      	lsls	r1, r1, #12
 8000626:	430a      	orrs	r2, r1
 8000628:	615a      	str	r2, [r3, #20]
 800062a:	4b30      	ldr	r3, [pc, #192]	; (80006ec <HAL_UART_MspInit+0x180>)
 800062c:	695a      	ldr	r2, [r3, #20]
 800062e:	2380      	movs	r3, #128	; 0x80
 8000630:	031b      	lsls	r3, r3, #12
 8000632:	4013      	ands	r3, r2
 8000634:	60fb      	str	r3, [r7, #12]
 8000636:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000638:	211c      	movs	r1, #28
 800063a:	187b      	adds	r3, r7, r1
 800063c:	2230      	movs	r2, #48	; 0x30
 800063e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000640:	187b      	adds	r3, r7, r1
 8000642:	2202      	movs	r2, #2
 8000644:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000646:	187b      	adds	r3, r7, r1
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800064c:	187b      	adds	r3, r7, r1
 800064e:	2203      	movs	r2, #3
 8000650:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART3;
 8000652:	187b      	adds	r3, r7, r1
 8000654:	2201      	movs	r2, #1
 8000656:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000658:	187b      	adds	r3, r7, r1
 800065a:	4a26      	ldr	r2, [pc, #152]	; (80006f4 <HAL_UART_MspInit+0x188>)
 800065c:	0019      	movs	r1, r3
 800065e:	0010      	movs	r0, r2
 8000660:	f000 fbb8 	bl	8000dd4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8000664:	4b24      	ldr	r3, [pc, #144]	; (80006f8 <HAL_UART_MspInit+0x18c>)
 8000666:	4a25      	ldr	r2, [pc, #148]	; (80006fc <HAL_UART_MspInit+0x190>)
 8000668:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800066a:	4b23      	ldr	r3, [pc, #140]	; (80006f8 <HAL_UART_MspInit+0x18c>)
 800066c:	2200      	movs	r2, #0
 800066e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000670:	4b21      	ldr	r3, [pc, #132]	; (80006f8 <HAL_UART_MspInit+0x18c>)
 8000672:	2200      	movs	r2, #0
 8000674:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000676:	4b20      	ldr	r3, [pc, #128]	; (80006f8 <HAL_UART_MspInit+0x18c>)
 8000678:	2280      	movs	r2, #128	; 0x80
 800067a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800067c:	4b1e      	ldr	r3, [pc, #120]	; (80006f8 <HAL_UART_MspInit+0x18c>)
 800067e:	2200      	movs	r2, #0
 8000680:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000682:	4b1d      	ldr	r3, [pc, #116]	; (80006f8 <HAL_UART_MspInit+0x18c>)
 8000684:	2200      	movs	r2, #0
 8000686:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8000688:	4b1b      	ldr	r3, [pc, #108]	; (80006f8 <HAL_UART_MspInit+0x18c>)
 800068a:	2200      	movs	r2, #0
 800068c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800068e:	4b1a      	ldr	r3, [pc, #104]	; (80006f8 <HAL_UART_MspInit+0x18c>)
 8000690:	2200      	movs	r2, #0
 8000692:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000694:	4b18      	ldr	r3, [pc, #96]	; (80006f8 <HAL_UART_MspInit+0x18c>)
 8000696:	0018      	movs	r0, r3
 8000698:	f000 f9fa 	bl	8000a90 <HAL_DMA_Init>
 800069c:	1e03      	subs	r3, r0, #0
 800069e:	d001      	beq.n	80006a4 <HAL_UART_MspInit+0x138>
      Error_Handler();
 80006a0:	f7ff ff3a 	bl	8000518 <Error_Handler>
    __HAL_DMA1_REMAP(HAL_DMA1_CH1_USART3_RX);
 80006a4:	4a16      	ldr	r2, [pc, #88]	; (8000700 <HAL_UART_MspInit+0x194>)
 80006a6:	23a8      	movs	r3, #168	; 0xa8
 80006a8:	58d3      	ldr	r3, [r2, r3]
 80006aa:	4915      	ldr	r1, [pc, #84]	; (8000700 <HAL_UART_MspInit+0x194>)
 80006ac:	220f      	movs	r2, #15
 80006ae:	4393      	bics	r3, r2
 80006b0:	22a8      	movs	r2, #168	; 0xa8
 80006b2:	508b      	str	r3, [r1, r2]
 80006b4:	4a12      	ldr	r2, [pc, #72]	; (8000700 <HAL_UART_MspInit+0x194>)
 80006b6:	23a8      	movs	r3, #168	; 0xa8
 80006b8:	58d3      	ldr	r3, [r2, r3]
 80006ba:	4911      	ldr	r1, [pc, #68]	; (8000700 <HAL_UART_MspInit+0x194>)
 80006bc:	220a      	movs	r2, #10
 80006be:	4313      	orrs	r3, r2
 80006c0:	22a8      	movs	r2, #168	; 0xa8
 80006c2:	508b      	str	r3, [r1, r2]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	4a0c      	ldr	r2, [pc, #48]	; (80006f8 <HAL_UART_MspInit+0x18c>)
 80006c8:	671a      	str	r2, [r3, #112]	; 0x70
 80006ca:	4b0b      	ldr	r3, [pc, #44]	; (80006f8 <HAL_UART_MspInit+0x18c>)
 80006cc:	687a      	ldr	r2, [r7, #4]
 80006ce:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_8_IRQn, 0, 0);
 80006d0:	2200      	movs	r2, #0
 80006d2:	2100      	movs	r1, #0
 80006d4:	201d      	movs	r0, #29
 80006d6:	f000 f9a9 	bl	8000a2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_8_IRQn);
 80006da:	201d      	movs	r0, #29
 80006dc:	f000 f9bb 	bl	8000a56 <HAL_NVIC_EnableIRQ>
}
 80006e0:	46c0      	nop			; (mov r8, r8)
 80006e2:	46bd      	mov	sp, r7
 80006e4:	b00d      	add	sp, #52	; 0x34
 80006e6:	bd90      	pop	{r4, r7, pc}
 80006e8:	40004400 	.word	0x40004400
 80006ec:	40021000 	.word	0x40021000
 80006f0:	40004800 	.word	0x40004800
 80006f4:	48000800 	.word	0x48000800
 80006f8:	20000130 	.word	0x20000130
 80006fc:	40020008 	.word	0x40020008
 8000700:	40020000 	.word	0x40020000

08000704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000708:	e7fe      	b.n	8000708 <NMI_Handler+0x4>

0800070a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800070a:	b580      	push	{r7, lr}
 800070c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800070e:	e7fe      	b.n	800070e <HardFault_Handler+0x4>

08000710 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000714:	46c0      	nop			; (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}

0800071a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800071a:	b580      	push	{r7, lr}
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}

08000724 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000728:	f000 f894 	bl	8000854 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800072c:	46c0      	nop			; (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
	...

08000734 <DMA1_Ch1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Ch1_IRQHandler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch1_IRQn 0 */

  /* USER CODE END DMA1_Ch1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000738:	4b03      	ldr	r3, [pc, #12]	; (8000748 <DMA1_Ch1_IRQHandler+0x14>)
 800073a:	0018      	movs	r0, r3
 800073c:	f000 fa6d 	bl	8000c1a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch1_IRQn 1 */

  /* USER CODE END DMA1_Ch1_IRQn 1 */
}
 8000740:	46c0      	nop			; (mov r8, r8)
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	20000130 	.word	0x20000130

0800074c <USART3_8_IRQHandler>:

/**
  * @brief This function handles USART3 to USART8 global interrupts / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_8_IRQHandler(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_8_IRQn 0 */

  /* USER CODE END USART3_8_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000750:	4b03      	ldr	r3, [pc, #12]	; (8000760 <USART3_8_IRQHandler+0x14>)
 8000752:	0018      	movs	r0, r3
 8000754:	f001 fb42 	bl	8001ddc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_8_IRQn 1 */

  /* USER CODE END USART3_8_IRQn 1 */
}
 8000758:	46c0      	nop			; (mov r8, r8)
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	200000ac 	.word	0x200000ac

08000764 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000768:	46c0      	nop			; (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
	...

08000770 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000770:	480d      	ldr	r0, [pc, #52]	; (80007a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000772:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000774:	480d      	ldr	r0, [pc, #52]	; (80007ac <LoopForever+0x6>)
  ldr r1, =_edata
 8000776:	490e      	ldr	r1, [pc, #56]	; (80007b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000778:	4a0e      	ldr	r2, [pc, #56]	; (80007b4 <LoopForever+0xe>)
  movs r3, #0
 800077a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800077c:	e002      	b.n	8000784 <LoopCopyDataInit>

0800077e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800077e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000782:	3304      	adds	r3, #4

08000784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000788:	d3f9      	bcc.n	800077e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800078a:	4a0b      	ldr	r2, [pc, #44]	; (80007b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800078c:	4c0b      	ldr	r4, [pc, #44]	; (80007bc <LoopForever+0x16>)
  movs r3, #0
 800078e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000790:	e001      	b.n	8000796 <LoopFillZerobss>

08000792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000794:	3204      	adds	r2, #4

08000796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000798:	d3fb      	bcc.n	8000792 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800079a:	f7ff ffe3 	bl	8000764 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800079e:	f002 fa65 	bl	8002c6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007a2:	f7ff fd3b 	bl	800021c <main>

080007a6 <LoopForever>:

LoopForever:
    b LoopForever
 80007a6:	e7fe      	b.n	80007a6 <LoopForever>
  ldr   r0, =_estack
 80007a8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80007ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007b4:	08002d1c 	.word	0x08002d1c
  ldr r2, =_sbss
 80007b8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007bc:	20000178 	.word	0x20000178

080007c0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007c0:	e7fe      	b.n	80007c0 <ADC1_COMP_IRQHandler>
	...

080007c4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007c8:	4b07      	ldr	r3, [pc, #28]	; (80007e8 <HAL_Init+0x24>)
 80007ca:	681a      	ldr	r2, [r3, #0]
 80007cc:	4b06      	ldr	r3, [pc, #24]	; (80007e8 <HAL_Init+0x24>)
 80007ce:	2110      	movs	r1, #16
 80007d0:	430a      	orrs	r2, r1
 80007d2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80007d4:	2000      	movs	r0, #0
 80007d6:	f000 f809 	bl	80007ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007da:	f7ff fea3 	bl	8000524 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007de:	2300      	movs	r3, #0
}
 80007e0:	0018      	movs	r0, r3
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	40022000 	.word	0x40022000

080007ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007ec:	b590      	push	{r4, r7, lr}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007f4:	4b14      	ldr	r3, [pc, #80]	; (8000848 <HAL_InitTick+0x5c>)
 80007f6:	681c      	ldr	r4, [r3, #0]
 80007f8:	4b14      	ldr	r3, [pc, #80]	; (800084c <HAL_InitTick+0x60>)
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	0019      	movs	r1, r3
 80007fe:	23fa      	movs	r3, #250	; 0xfa
 8000800:	0098      	lsls	r0, r3, #2
 8000802:	f7ff fc7f 	bl	8000104 <__udivsi3>
 8000806:	0003      	movs	r3, r0
 8000808:	0019      	movs	r1, r3
 800080a:	0020      	movs	r0, r4
 800080c:	f7ff fc7a 	bl	8000104 <__udivsi3>
 8000810:	0003      	movs	r3, r0
 8000812:	0018      	movs	r0, r3
 8000814:	f000 f92f 	bl	8000a76 <HAL_SYSTICK_Config>
 8000818:	1e03      	subs	r3, r0, #0
 800081a:	d001      	beq.n	8000820 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800081c:	2301      	movs	r3, #1
 800081e:	e00f      	b.n	8000840 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	2b03      	cmp	r3, #3
 8000824:	d80b      	bhi.n	800083e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000826:	6879      	ldr	r1, [r7, #4]
 8000828:	2301      	movs	r3, #1
 800082a:	425b      	negs	r3, r3
 800082c:	2200      	movs	r2, #0
 800082e:	0018      	movs	r0, r3
 8000830:	f000 f8fc 	bl	8000a2c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <HAL_InitTick+0x64>)
 8000836:	687a      	ldr	r2, [r7, #4]
 8000838:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800083a:	2300      	movs	r3, #0
 800083c:	e000      	b.n	8000840 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800083e:	2301      	movs	r3, #1
}
 8000840:	0018      	movs	r0, r3
 8000842:	46bd      	mov	sp, r7
 8000844:	b003      	add	sp, #12
 8000846:	bd90      	pop	{r4, r7, pc}
 8000848:	20000000 	.word	0x20000000
 800084c:	20000008 	.word	0x20000008
 8000850:	20000004 	.word	0x20000004

08000854 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000858:	4b05      	ldr	r3, [pc, #20]	; (8000870 <HAL_IncTick+0x1c>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	001a      	movs	r2, r3
 800085e:	4b05      	ldr	r3, [pc, #20]	; (8000874 <HAL_IncTick+0x20>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	18d2      	adds	r2, r2, r3
 8000864:	4b03      	ldr	r3, [pc, #12]	; (8000874 <HAL_IncTick+0x20>)
 8000866:	601a      	str	r2, [r3, #0]
}
 8000868:	46c0      	nop			; (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	20000008 	.word	0x20000008
 8000874:	20000174 	.word	0x20000174

08000878 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  return uwTick;
 800087c:	4b02      	ldr	r3, [pc, #8]	; (8000888 <HAL_GetTick+0x10>)
 800087e:	681b      	ldr	r3, [r3, #0]
}
 8000880:	0018      	movs	r0, r3
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	20000174 	.word	0x20000174

0800088c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000894:	f7ff fff0 	bl	8000878 <HAL_GetTick>
 8000898:	0003      	movs	r3, r0
 800089a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	3301      	adds	r3, #1
 80008a4:	d005      	beq.n	80008b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008a6:	4b0a      	ldr	r3, [pc, #40]	; (80008d0 <HAL_Delay+0x44>)
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	001a      	movs	r2, r3
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	189b      	adds	r3, r3, r2
 80008b0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	f7ff ffe0 	bl	8000878 <HAL_GetTick>
 80008b8:	0002      	movs	r2, r0
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	1ad3      	subs	r3, r2, r3
 80008be:	68fa      	ldr	r2, [r7, #12]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d8f7      	bhi.n	80008b4 <HAL_Delay+0x28>
  {
  }
}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	46bd      	mov	sp, r7
 80008ca:	b004      	add	sp, #16
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	20000008 	.word	0x20000008

080008d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	0002      	movs	r2, r0
 80008dc:	1dfb      	adds	r3, r7, #7
 80008de:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008e0:	1dfb      	adds	r3, r7, #7
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b7f      	cmp	r3, #127	; 0x7f
 80008e6:	d809      	bhi.n	80008fc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008e8:	1dfb      	adds	r3, r7, #7
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	001a      	movs	r2, r3
 80008ee:	231f      	movs	r3, #31
 80008f0:	401a      	ands	r2, r3
 80008f2:	4b04      	ldr	r3, [pc, #16]	; (8000904 <__NVIC_EnableIRQ+0x30>)
 80008f4:	2101      	movs	r1, #1
 80008f6:	4091      	lsls	r1, r2
 80008f8:	000a      	movs	r2, r1
 80008fa:	601a      	str	r2, [r3, #0]
  }
}
 80008fc:	46c0      	nop			; (mov r8, r8)
 80008fe:	46bd      	mov	sp, r7
 8000900:	b002      	add	sp, #8
 8000902:	bd80      	pop	{r7, pc}
 8000904:	e000e100 	.word	0xe000e100

08000908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000908:	b590      	push	{r4, r7, lr}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	0002      	movs	r2, r0
 8000910:	6039      	str	r1, [r7, #0]
 8000912:	1dfb      	adds	r3, r7, #7
 8000914:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000916:	1dfb      	adds	r3, r7, #7
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b7f      	cmp	r3, #127	; 0x7f
 800091c:	d828      	bhi.n	8000970 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800091e:	4a2f      	ldr	r2, [pc, #188]	; (80009dc <__NVIC_SetPriority+0xd4>)
 8000920:	1dfb      	adds	r3, r7, #7
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	b25b      	sxtb	r3, r3
 8000926:	089b      	lsrs	r3, r3, #2
 8000928:	33c0      	adds	r3, #192	; 0xc0
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	589b      	ldr	r3, [r3, r2]
 800092e:	1dfa      	adds	r2, r7, #7
 8000930:	7812      	ldrb	r2, [r2, #0]
 8000932:	0011      	movs	r1, r2
 8000934:	2203      	movs	r2, #3
 8000936:	400a      	ands	r2, r1
 8000938:	00d2      	lsls	r2, r2, #3
 800093a:	21ff      	movs	r1, #255	; 0xff
 800093c:	4091      	lsls	r1, r2
 800093e:	000a      	movs	r2, r1
 8000940:	43d2      	mvns	r2, r2
 8000942:	401a      	ands	r2, r3
 8000944:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	019b      	lsls	r3, r3, #6
 800094a:	22ff      	movs	r2, #255	; 0xff
 800094c:	401a      	ands	r2, r3
 800094e:	1dfb      	adds	r3, r7, #7
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	0018      	movs	r0, r3
 8000954:	2303      	movs	r3, #3
 8000956:	4003      	ands	r3, r0
 8000958:	00db      	lsls	r3, r3, #3
 800095a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800095c:	481f      	ldr	r0, [pc, #124]	; (80009dc <__NVIC_SetPriority+0xd4>)
 800095e:	1dfb      	adds	r3, r7, #7
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	b25b      	sxtb	r3, r3
 8000964:	089b      	lsrs	r3, r3, #2
 8000966:	430a      	orrs	r2, r1
 8000968:	33c0      	adds	r3, #192	; 0xc0
 800096a:	009b      	lsls	r3, r3, #2
 800096c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800096e:	e031      	b.n	80009d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000970:	4a1b      	ldr	r2, [pc, #108]	; (80009e0 <__NVIC_SetPriority+0xd8>)
 8000972:	1dfb      	adds	r3, r7, #7
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	0019      	movs	r1, r3
 8000978:	230f      	movs	r3, #15
 800097a:	400b      	ands	r3, r1
 800097c:	3b08      	subs	r3, #8
 800097e:	089b      	lsrs	r3, r3, #2
 8000980:	3306      	adds	r3, #6
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	18d3      	adds	r3, r2, r3
 8000986:	3304      	adds	r3, #4
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	1dfa      	adds	r2, r7, #7
 800098c:	7812      	ldrb	r2, [r2, #0]
 800098e:	0011      	movs	r1, r2
 8000990:	2203      	movs	r2, #3
 8000992:	400a      	ands	r2, r1
 8000994:	00d2      	lsls	r2, r2, #3
 8000996:	21ff      	movs	r1, #255	; 0xff
 8000998:	4091      	lsls	r1, r2
 800099a:	000a      	movs	r2, r1
 800099c:	43d2      	mvns	r2, r2
 800099e:	401a      	ands	r2, r3
 80009a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	019b      	lsls	r3, r3, #6
 80009a6:	22ff      	movs	r2, #255	; 0xff
 80009a8:	401a      	ands	r2, r3
 80009aa:	1dfb      	adds	r3, r7, #7
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	0018      	movs	r0, r3
 80009b0:	2303      	movs	r3, #3
 80009b2:	4003      	ands	r3, r0
 80009b4:	00db      	lsls	r3, r3, #3
 80009b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009b8:	4809      	ldr	r0, [pc, #36]	; (80009e0 <__NVIC_SetPriority+0xd8>)
 80009ba:	1dfb      	adds	r3, r7, #7
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	001c      	movs	r4, r3
 80009c0:	230f      	movs	r3, #15
 80009c2:	4023      	ands	r3, r4
 80009c4:	3b08      	subs	r3, #8
 80009c6:	089b      	lsrs	r3, r3, #2
 80009c8:	430a      	orrs	r2, r1
 80009ca:	3306      	adds	r3, #6
 80009cc:	009b      	lsls	r3, r3, #2
 80009ce:	18c3      	adds	r3, r0, r3
 80009d0:	3304      	adds	r3, #4
 80009d2:	601a      	str	r2, [r3, #0]
}
 80009d4:	46c0      	nop			; (mov r8, r8)
 80009d6:	46bd      	mov	sp, r7
 80009d8:	b003      	add	sp, #12
 80009da:	bd90      	pop	{r4, r7, pc}
 80009dc:	e000e100 	.word	0xe000e100
 80009e0:	e000ed00 	.word	0xe000ed00

080009e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	1e5a      	subs	r2, r3, #1
 80009f0:	2380      	movs	r3, #128	; 0x80
 80009f2:	045b      	lsls	r3, r3, #17
 80009f4:	429a      	cmp	r2, r3
 80009f6:	d301      	bcc.n	80009fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009f8:	2301      	movs	r3, #1
 80009fa:	e010      	b.n	8000a1e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009fc:	4b0a      	ldr	r3, [pc, #40]	; (8000a28 <SysTick_Config+0x44>)
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	3a01      	subs	r2, #1
 8000a02:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a04:	2301      	movs	r3, #1
 8000a06:	425b      	negs	r3, r3
 8000a08:	2103      	movs	r1, #3
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f7ff ff7c 	bl	8000908 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a10:	4b05      	ldr	r3, [pc, #20]	; (8000a28 <SysTick_Config+0x44>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a16:	4b04      	ldr	r3, [pc, #16]	; (8000a28 <SysTick_Config+0x44>)
 8000a18:	2207      	movs	r2, #7
 8000a1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a1c:	2300      	movs	r3, #0
}
 8000a1e:	0018      	movs	r0, r3
 8000a20:	46bd      	mov	sp, r7
 8000a22:	b002      	add	sp, #8
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	46c0      	nop			; (mov r8, r8)
 8000a28:	e000e010 	.word	0xe000e010

08000a2c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60b9      	str	r1, [r7, #8]
 8000a34:	607a      	str	r2, [r7, #4]
 8000a36:	210f      	movs	r1, #15
 8000a38:	187b      	adds	r3, r7, r1
 8000a3a:	1c02      	adds	r2, r0, #0
 8000a3c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a3e:	68ba      	ldr	r2, [r7, #8]
 8000a40:	187b      	adds	r3, r7, r1
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	b25b      	sxtb	r3, r3
 8000a46:	0011      	movs	r1, r2
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f7ff ff5d 	bl	8000908 <__NVIC_SetPriority>
}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b004      	add	sp, #16
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b082      	sub	sp, #8
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	0002      	movs	r2, r0
 8000a5e:	1dfb      	adds	r3, r7, #7
 8000a60:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a62:	1dfb      	adds	r3, r7, #7
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	b25b      	sxtb	r3, r3
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f7ff ff33 	bl	80008d4 <__NVIC_EnableIRQ>
}
 8000a6e:	46c0      	nop			; (mov r8, r8)
 8000a70:	46bd      	mov	sp, r7
 8000a72:	b002      	add	sp, #8
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b082      	sub	sp, #8
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	0018      	movs	r0, r3
 8000a82:	f7ff ffaf 	bl	80009e4 <SysTick_Config>
 8000a86:	0003      	movs	r3, r0
}
 8000a88:	0018      	movs	r0, r3
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	b002      	add	sp, #8
 8000a8e:	bd80      	pop	{r7, pc}

08000a90 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d101      	bne.n	8000aa6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	e036      	b.n	8000b14 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2221      	movs	r2, #33	; 0x21
 8000aaa:	2102      	movs	r1, #2
 8000aac:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	4a18      	ldr	r2, [pc, #96]	; (8000b1c <HAL_DMA_Init+0x8c>)
 8000aba:	4013      	ands	r3, r2
 8000abc:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000ac6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ad2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	695b      	ldr	r3, [r3, #20]
 8000ad8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ade:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	69db      	ldr	r3, [r3, #28]
 8000ae4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	68fa      	ldr	r2, [r7, #12]
 8000af2:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	0018      	movs	r0, r3
 8000af8:	f000 f932 	bl	8000d60 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2200      	movs	r2, #0
 8000b00:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	2221      	movs	r2, #33	; 0x21
 8000b06:	2101      	movs	r1, #1
 8000b08:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2220      	movs	r2, #32
 8000b0e:	2100      	movs	r1, #0
 8000b10:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000b12:	2300      	movs	r3, #0
}  
 8000b14:	0018      	movs	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b004      	add	sp, #16
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	ffffc00f 	.word	0xffffc00f

08000b20 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2221      	movs	r2, #33	; 0x21
 8000b2c:	5c9b      	ldrb	r3, [r3, r2]
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	2b02      	cmp	r3, #2
 8000b32:	d008      	beq.n	8000b46 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2204      	movs	r2, #4
 8000b38:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2220      	movs	r2, #32
 8000b3e:	2100      	movs	r1, #0
 8000b40:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8000b42:	2301      	movs	r3, #1
 8000b44:	e020      	b.n	8000b88 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	210e      	movs	r1, #14
 8000b52:	438a      	bics	r2, r1
 8000b54:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2101      	movs	r1, #1
 8000b62:	438a      	bics	r2, r1
 8000b64:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b6e:	2101      	movs	r1, #1
 8000b70:	4091      	lsls	r1, r2
 8000b72:	000a      	movs	r2, r1
 8000b74:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2221      	movs	r2, #33	; 0x21
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2220      	movs	r2, #32
 8000b82:	2100      	movs	r1, #0
 8000b84:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000b86:	2300      	movs	r3, #0
}
 8000b88:	0018      	movs	r0, r3
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	b002      	add	sp, #8
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b98:	210f      	movs	r1, #15
 8000b9a:	187b      	adds	r3, r7, r1
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2221      	movs	r2, #33	; 0x21
 8000ba4:	5c9b      	ldrb	r3, [r3, r2]
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	2b02      	cmp	r3, #2
 8000baa:	d006      	beq.n	8000bba <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2204      	movs	r2, #4
 8000bb0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000bb2:	187b      	adds	r3, r7, r1
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	701a      	strb	r2, [r3, #0]
 8000bb8:	e028      	b.n	8000c0c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	681a      	ldr	r2, [r3, #0]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	210e      	movs	r1, #14
 8000bc6:	438a      	bics	r2, r1
 8000bc8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	438a      	bics	r2, r1
 8000bd8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000be2:	2101      	movs	r1, #1
 8000be4:	4091      	lsls	r1, r2
 8000be6:	000a      	movs	r2, r1
 8000be8:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2221      	movs	r2, #33	; 0x21
 8000bee:	2101      	movs	r1, #1
 8000bf0:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	2220      	movs	r2, #32
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d004      	beq.n	8000c0c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c06:	687a      	ldr	r2, [r7, #4]
 8000c08:	0010      	movs	r0, r2
 8000c0a:	4798      	blx	r3
    } 
  }
  return status;
 8000c0c:	230f      	movs	r3, #15
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	781b      	ldrb	r3, [r3, #0]
}
 8000c12:	0018      	movs	r0, r3
 8000c14:	46bd      	mov	sp, r7
 8000c16:	b004      	add	sp, #16
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c36:	2204      	movs	r2, #4
 8000c38:	409a      	lsls	r2, r3
 8000c3a:	0013      	movs	r3, r2
 8000c3c:	68fa      	ldr	r2, [r7, #12]
 8000c3e:	4013      	ands	r3, r2
 8000c40:	d024      	beq.n	8000c8c <HAL_DMA_IRQHandler+0x72>
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	2204      	movs	r2, #4
 8000c46:	4013      	ands	r3, r2
 8000c48:	d020      	beq.n	8000c8c <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2220      	movs	r2, #32
 8000c52:	4013      	ands	r3, r2
 8000c54:	d107      	bne.n	8000c66 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2104      	movs	r1, #4
 8000c62:	438a      	bics	r2, r1
 8000c64:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c6e:	2104      	movs	r1, #4
 8000c70:	4091      	lsls	r1, r2
 8000c72:	000a      	movs	r2, r1
 8000c74:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d100      	bne.n	8000c80 <HAL_DMA_IRQHandler+0x66>
 8000c7e:	e06a      	b.n	8000d56 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c84:	687a      	ldr	r2, [r7, #4]
 8000c86:	0010      	movs	r0, r2
 8000c88:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000c8a:	e064      	b.n	8000d56 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c90:	2202      	movs	r2, #2
 8000c92:	409a      	lsls	r2, r3
 8000c94:	0013      	movs	r3, r2
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	4013      	ands	r3, r2
 8000c9a:	d02b      	beq.n	8000cf4 <HAL_DMA_IRQHandler+0xda>
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	2202      	movs	r2, #2
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	d027      	beq.n	8000cf4 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	2220      	movs	r2, #32
 8000cac:	4013      	ands	r3, r2
 8000cae:	d10b      	bne.n	8000cc8 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	210a      	movs	r1, #10
 8000cbc:	438a      	bics	r2, r1
 8000cbe:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2221      	movs	r2, #33	; 0x21
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cd0:	2102      	movs	r1, #2
 8000cd2:	4091      	lsls	r1, r2
 8000cd4:	000a      	movs	r2, r1
 8000cd6:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2220      	movs	r2, #32
 8000cdc:	2100      	movs	r1, #0
 8000cde:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d036      	beq.n	8000d56 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cec:	687a      	ldr	r2, [r7, #4]
 8000cee:	0010      	movs	r0, r2
 8000cf0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000cf2:	e030      	b.n	8000d56 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf8:	2208      	movs	r2, #8
 8000cfa:	409a      	lsls	r2, r3
 8000cfc:	0013      	movs	r3, r2
 8000cfe:	68fa      	ldr	r2, [r7, #12]
 8000d00:	4013      	ands	r3, r2
 8000d02:	d028      	beq.n	8000d56 <HAL_DMA_IRQHandler+0x13c>
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	2208      	movs	r2, #8
 8000d08:	4013      	ands	r3, r2
 8000d0a:	d024      	beq.n	8000d56 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	210e      	movs	r1, #14
 8000d18:	438a      	bics	r2, r1
 8000d1a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d24:	2101      	movs	r1, #1
 8000d26:	4091      	lsls	r1, r2
 8000d28:	000a      	movs	r2, r1
 8000d2a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2201      	movs	r2, #1
 8000d30:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2221      	movs	r2, #33	; 0x21
 8000d36:	2101      	movs	r1, #1
 8000d38:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2220      	movs	r2, #32
 8000d3e:	2100      	movs	r1, #0
 8000d40:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d005      	beq.n	8000d56 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	0010      	movs	r0, r2
 8000d52:	4798      	blx	r3
    }
   }
}  
 8000d54:	e7ff      	b.n	8000d56 <HAL_DMA_IRQHandler+0x13c>
 8000d56:	46c0      	nop			; (mov r8, r8)
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b004      	add	sp, #16
 8000d5c:	bd80      	pop	{r7, pc}
	...

08000d60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	001a      	movs	r2, r3
 8000d6e:	4b14      	ldr	r3, [pc, #80]	; (8000dc0 <DMA_CalcBaseAndBitshift+0x60>)
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d810      	bhi.n	8000d96 <DMA_CalcBaseAndBitshift+0x36>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a12      	ldr	r2, [pc, #72]	; (8000dc4 <DMA_CalcBaseAndBitshift+0x64>)
 8000d7a:	4694      	mov	ip, r2
 8000d7c:	4463      	add	r3, ip
 8000d7e:	2114      	movs	r1, #20
 8000d80:	0018      	movs	r0, r3
 8000d82:	f7ff f9bf 	bl	8000104 <__udivsi3>
 8000d86:	0003      	movs	r3, r0
 8000d88:	009a      	lsls	r2, r3, #2
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4a0d      	ldr	r2, [pc, #52]	; (8000dc8 <DMA_CalcBaseAndBitshift+0x68>)
 8000d92:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8000d94:	e00f      	b.n	8000db6 <DMA_CalcBaseAndBitshift+0x56>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a0c      	ldr	r2, [pc, #48]	; (8000dcc <DMA_CalcBaseAndBitshift+0x6c>)
 8000d9c:	4694      	mov	ip, r2
 8000d9e:	4463      	add	r3, ip
 8000da0:	2114      	movs	r1, #20
 8000da2:	0018      	movs	r0, r3
 8000da4:	f7ff f9ae 	bl	8000104 <__udivsi3>
 8000da8:	0003      	movs	r3, r0
 8000daa:	009a      	lsls	r2, r3, #2
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a07      	ldr	r2, [pc, #28]	; (8000dd0 <DMA_CalcBaseAndBitshift+0x70>)
 8000db4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	46bd      	mov	sp, r7
 8000dba:	b002      	add	sp, #8
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	40020407 	.word	0x40020407
 8000dc4:	bffdfff8 	.word	0xbffdfff8
 8000dc8:	40020000 	.word	0x40020000
 8000dcc:	bffdfbf8 	.word	0xbffdfbf8
 8000dd0:	40020400 	.word	0x40020400

08000dd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dde:	2300      	movs	r3, #0
 8000de0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000de2:	e155      	b.n	8001090 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2101      	movs	r1, #1
 8000dea:	697a      	ldr	r2, [r7, #20]
 8000dec:	4091      	lsls	r1, r2
 8000dee:	000a      	movs	r2, r1
 8000df0:	4013      	ands	r3, r2
 8000df2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d100      	bne.n	8000dfc <HAL_GPIO_Init+0x28>
 8000dfa:	e146      	b.n	800108a <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	2203      	movs	r2, #3
 8000e02:	4013      	ands	r3, r2
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d005      	beq.n	8000e14 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	2203      	movs	r2, #3
 8000e0e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d130      	bne.n	8000e76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	689b      	ldr	r3, [r3, #8]
 8000e18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	2203      	movs	r2, #3
 8000e20:	409a      	lsls	r2, r3
 8000e22:	0013      	movs	r3, r2
 8000e24:	43da      	mvns	r2, r3
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	68da      	ldr	r2, [r3, #12]
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	409a      	lsls	r2, r3
 8000e36:	0013      	movs	r3, r2
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	409a      	lsls	r2, r3
 8000e50:	0013      	movs	r3, r2
 8000e52:	43da      	mvns	r2, r3
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	4013      	ands	r3, r2
 8000e58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	091b      	lsrs	r3, r3, #4
 8000e60:	2201      	movs	r2, #1
 8000e62:	401a      	ands	r2, r3
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	409a      	lsls	r2, r3
 8000e68:	0013      	movs	r3, r2
 8000e6a:	693a      	ldr	r2, [r7, #16]
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	2203      	movs	r2, #3
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	2b03      	cmp	r3, #3
 8000e80:	d017      	beq.n	8000eb2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	68db      	ldr	r3, [r3, #12]
 8000e86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	409a      	lsls	r2, r3
 8000e90:	0013      	movs	r3, r2
 8000e92:	43da      	mvns	r2, r3
 8000e94:	693b      	ldr	r3, [r7, #16]
 8000e96:	4013      	ands	r3, r2
 8000e98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	689a      	ldr	r2, [r3, #8]
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	409a      	lsls	r2, r3
 8000ea4:	0013      	movs	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	2203      	movs	r2, #3
 8000eb8:	4013      	ands	r3, r2
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d123      	bne.n	8000f06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	08da      	lsrs	r2, r3, #3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	3208      	adds	r2, #8
 8000ec6:	0092      	lsls	r2, r2, #2
 8000ec8:	58d3      	ldr	r3, [r2, r3]
 8000eca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	2207      	movs	r2, #7
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	220f      	movs	r2, #15
 8000ed6:	409a      	lsls	r2, r3
 8000ed8:	0013      	movs	r3, r2
 8000eda:	43da      	mvns	r2, r3
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	4013      	ands	r3, r2
 8000ee0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	691a      	ldr	r2, [r3, #16]
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	2107      	movs	r1, #7
 8000eea:	400b      	ands	r3, r1
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	409a      	lsls	r2, r3
 8000ef0:	0013      	movs	r3, r2
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	08da      	lsrs	r2, r3, #3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	3208      	adds	r2, #8
 8000f00:	0092      	lsls	r2, r2, #2
 8000f02:	6939      	ldr	r1, [r7, #16]
 8000f04:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	005b      	lsls	r3, r3, #1
 8000f10:	2203      	movs	r2, #3
 8000f12:	409a      	lsls	r2, r3
 8000f14:	0013      	movs	r3, r2
 8000f16:	43da      	mvns	r2, r3
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	2203      	movs	r2, #3
 8000f24:	401a      	ands	r2, r3
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	005b      	lsls	r3, r3, #1
 8000f2a:	409a      	lsls	r2, r3
 8000f2c:	0013      	movs	r3, r2
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	693a      	ldr	r2, [r7, #16]
 8000f38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685a      	ldr	r2, [r3, #4]
 8000f3e:	23c0      	movs	r3, #192	; 0xc0
 8000f40:	029b      	lsls	r3, r3, #10
 8000f42:	4013      	ands	r3, r2
 8000f44:	d100      	bne.n	8000f48 <HAL_GPIO_Init+0x174>
 8000f46:	e0a0      	b.n	800108a <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f48:	4b57      	ldr	r3, [pc, #348]	; (80010a8 <HAL_GPIO_Init+0x2d4>)
 8000f4a:	699a      	ldr	r2, [r3, #24]
 8000f4c:	4b56      	ldr	r3, [pc, #344]	; (80010a8 <HAL_GPIO_Init+0x2d4>)
 8000f4e:	2101      	movs	r1, #1
 8000f50:	430a      	orrs	r2, r1
 8000f52:	619a      	str	r2, [r3, #24]
 8000f54:	4b54      	ldr	r3, [pc, #336]	; (80010a8 <HAL_GPIO_Init+0x2d4>)
 8000f56:	699b      	ldr	r3, [r3, #24]
 8000f58:	2201      	movs	r2, #1
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f60:	4a52      	ldr	r2, [pc, #328]	; (80010ac <HAL_GPIO_Init+0x2d8>)
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	089b      	lsrs	r3, r3, #2
 8000f66:	3302      	adds	r3, #2
 8000f68:	009b      	lsls	r3, r3, #2
 8000f6a:	589b      	ldr	r3, [r3, r2]
 8000f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2203      	movs	r2, #3
 8000f72:	4013      	ands	r3, r2
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	220f      	movs	r2, #15
 8000f78:	409a      	lsls	r2, r3
 8000f7a:	0013      	movs	r3, r2
 8000f7c:	43da      	mvns	r2, r3
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	4013      	ands	r3, r2
 8000f82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	2390      	movs	r3, #144	; 0x90
 8000f88:	05db      	lsls	r3, r3, #23
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	d019      	beq.n	8000fc2 <HAL_GPIO_Init+0x1ee>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a47      	ldr	r2, [pc, #284]	; (80010b0 <HAL_GPIO_Init+0x2dc>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d013      	beq.n	8000fbe <HAL_GPIO_Init+0x1ea>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a46      	ldr	r2, [pc, #280]	; (80010b4 <HAL_GPIO_Init+0x2e0>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d00d      	beq.n	8000fba <HAL_GPIO_Init+0x1e6>
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4a45      	ldr	r2, [pc, #276]	; (80010b8 <HAL_GPIO_Init+0x2e4>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d007      	beq.n	8000fb6 <HAL_GPIO_Init+0x1e2>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	4a44      	ldr	r2, [pc, #272]	; (80010bc <HAL_GPIO_Init+0x2e8>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d101      	bne.n	8000fb2 <HAL_GPIO_Init+0x1de>
 8000fae:	2304      	movs	r3, #4
 8000fb0:	e008      	b.n	8000fc4 <HAL_GPIO_Init+0x1f0>
 8000fb2:	2305      	movs	r3, #5
 8000fb4:	e006      	b.n	8000fc4 <HAL_GPIO_Init+0x1f0>
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e004      	b.n	8000fc4 <HAL_GPIO_Init+0x1f0>
 8000fba:	2302      	movs	r3, #2
 8000fbc:	e002      	b.n	8000fc4 <HAL_GPIO_Init+0x1f0>
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e000      	b.n	8000fc4 <HAL_GPIO_Init+0x1f0>
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	2103      	movs	r1, #3
 8000fc8:	400a      	ands	r2, r1
 8000fca:	0092      	lsls	r2, r2, #2
 8000fcc:	4093      	lsls	r3, r2
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fd4:	4935      	ldr	r1, [pc, #212]	; (80010ac <HAL_GPIO_Init+0x2d8>)
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	089b      	lsrs	r3, r3, #2
 8000fda:	3302      	adds	r3, #2
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fe2:	4b37      	ldr	r3, [pc, #220]	; (80010c0 <HAL_GPIO_Init+0x2ec>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	43da      	mvns	r2, r3
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685a      	ldr	r2, [r3, #4]
 8000ff6:	2380      	movs	r3, #128	; 0x80
 8000ff8:	025b      	lsls	r3, r3, #9
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	d003      	beq.n	8001006 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	4313      	orrs	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001006:	4b2e      	ldr	r3, [pc, #184]	; (80010c0 <HAL_GPIO_Init+0x2ec>)
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800100c:	4b2c      	ldr	r3, [pc, #176]	; (80010c0 <HAL_GPIO_Init+0x2ec>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	43da      	mvns	r2, r3
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	4013      	ands	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685a      	ldr	r2, [r3, #4]
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	029b      	lsls	r3, r3, #10
 8001024:	4013      	ands	r3, r2
 8001026:	d003      	beq.n	8001030 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	4313      	orrs	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001030:	4b23      	ldr	r3, [pc, #140]	; (80010c0 <HAL_GPIO_Init+0x2ec>)
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001036:	4b22      	ldr	r3, [pc, #136]	; (80010c0 <HAL_GPIO_Init+0x2ec>)
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	43da      	mvns	r2, r3
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685a      	ldr	r2, [r3, #4]
 800104a:	2380      	movs	r3, #128	; 0x80
 800104c:	035b      	lsls	r3, r3, #13
 800104e:	4013      	ands	r3, r2
 8001050:	d003      	beq.n	800105a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	4313      	orrs	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800105a:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <HAL_GPIO_Init+0x2ec>)
 800105c:	693a      	ldr	r2, [r7, #16]
 800105e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001060:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <HAL_GPIO_Init+0x2ec>)
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	43da      	mvns	r2, r3
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685a      	ldr	r2, [r3, #4]
 8001074:	2380      	movs	r3, #128	; 0x80
 8001076:	039b      	lsls	r3, r3, #14
 8001078:	4013      	ands	r3, r2
 800107a:	d003      	beq.n	8001084 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	4313      	orrs	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001084:	4b0e      	ldr	r3, [pc, #56]	; (80010c0 <HAL_GPIO_Init+0x2ec>)
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	3301      	adds	r3, #1
 800108e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	40da      	lsrs	r2, r3
 8001098:	1e13      	subs	r3, r2, #0
 800109a:	d000      	beq.n	800109e <HAL_GPIO_Init+0x2ca>
 800109c:	e6a2      	b.n	8000de4 <HAL_GPIO_Init+0x10>
  } 
}
 800109e:	46c0      	nop			; (mov r8, r8)
 80010a0:	46c0      	nop			; (mov r8, r8)
 80010a2:	46bd      	mov	sp, r7
 80010a4:	b006      	add	sp, #24
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40021000 	.word	0x40021000
 80010ac:	40010000 	.word	0x40010000
 80010b0:	48000400 	.word	0x48000400
 80010b4:	48000800 	.word	0x48000800
 80010b8:	48000c00 	.word	0x48000c00
 80010bc:	48001000 	.word	0x48001000
 80010c0:	40010400 	.word	0x40010400

080010c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	0008      	movs	r0, r1
 80010ce:	0011      	movs	r1, r2
 80010d0:	1cbb      	adds	r3, r7, #2
 80010d2:	1c02      	adds	r2, r0, #0
 80010d4:	801a      	strh	r2, [r3, #0]
 80010d6:	1c7b      	adds	r3, r7, #1
 80010d8:	1c0a      	adds	r2, r1, #0
 80010da:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010dc:	1c7b      	adds	r3, r7, #1
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d004      	beq.n	80010ee <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010e4:	1cbb      	adds	r3, r7, #2
 80010e6:	881a      	ldrh	r2, [r3, #0]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010ec:	e003      	b.n	80010f6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010ee:	1cbb      	adds	r3, r7, #2
 80010f0:	881a      	ldrh	r2, [r3, #0]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010f6:	46c0      	nop			; (mov r8, r8)
 80010f8:	46bd      	mov	sp, r7
 80010fa:	b002      	add	sp, #8
 80010fc:	bd80      	pop	{r7, pc}

080010fe <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010fe:	b580      	push	{r7, lr}
 8001100:	b084      	sub	sp, #16
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
 8001106:	000a      	movs	r2, r1
 8001108:	1cbb      	adds	r3, r7, #2
 800110a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001112:	1cbb      	adds	r3, r7, #2
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	4013      	ands	r3, r2
 800111a:	041a      	lsls	r2, r3, #16
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	43db      	mvns	r3, r3
 8001120:	1cb9      	adds	r1, r7, #2
 8001122:	8809      	ldrh	r1, [r1, #0]
 8001124:	400b      	ands	r3, r1
 8001126:	431a      	orrs	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	619a      	str	r2, [r3, #24]
}
 800112c:	46c0      	nop			; (mov r8, r8)
 800112e:	46bd      	mov	sp, r7
 8001130:	b004      	add	sp, #16
 8001132:	bd80      	pop	{r7, pc}

08001134 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b088      	sub	sp, #32
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d102      	bne.n	8001148 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	f000 fb76 	bl	8001834 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2201      	movs	r2, #1
 800114e:	4013      	ands	r3, r2
 8001150:	d100      	bne.n	8001154 <HAL_RCC_OscConfig+0x20>
 8001152:	e08e      	b.n	8001272 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001154:	4bc5      	ldr	r3, [pc, #788]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	220c      	movs	r2, #12
 800115a:	4013      	ands	r3, r2
 800115c:	2b04      	cmp	r3, #4
 800115e:	d00e      	beq.n	800117e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001160:	4bc2      	ldr	r3, [pc, #776]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	220c      	movs	r2, #12
 8001166:	4013      	ands	r3, r2
 8001168:	2b08      	cmp	r3, #8
 800116a:	d117      	bne.n	800119c <HAL_RCC_OscConfig+0x68>
 800116c:	4bbf      	ldr	r3, [pc, #764]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800116e:	685a      	ldr	r2, [r3, #4]
 8001170:	23c0      	movs	r3, #192	; 0xc0
 8001172:	025b      	lsls	r3, r3, #9
 8001174:	401a      	ands	r2, r3
 8001176:	2380      	movs	r3, #128	; 0x80
 8001178:	025b      	lsls	r3, r3, #9
 800117a:	429a      	cmp	r2, r3
 800117c:	d10e      	bne.n	800119c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800117e:	4bbb      	ldr	r3, [pc, #748]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	2380      	movs	r3, #128	; 0x80
 8001184:	029b      	lsls	r3, r3, #10
 8001186:	4013      	ands	r3, r2
 8001188:	d100      	bne.n	800118c <HAL_RCC_OscConfig+0x58>
 800118a:	e071      	b.n	8001270 <HAL_RCC_OscConfig+0x13c>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d000      	beq.n	8001196 <HAL_RCC_OscConfig+0x62>
 8001194:	e06c      	b.n	8001270 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	f000 fb4c 	bl	8001834 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d107      	bne.n	80011b4 <HAL_RCC_OscConfig+0x80>
 80011a4:	4bb1      	ldr	r3, [pc, #708]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4bb0      	ldr	r3, [pc, #704]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011aa:	2180      	movs	r1, #128	; 0x80
 80011ac:	0249      	lsls	r1, r1, #9
 80011ae:	430a      	orrs	r2, r1
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	e02f      	b.n	8001214 <HAL_RCC_OscConfig+0xe0>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d10c      	bne.n	80011d6 <HAL_RCC_OscConfig+0xa2>
 80011bc:	4bab      	ldr	r3, [pc, #684]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	4baa      	ldr	r3, [pc, #680]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011c2:	49ab      	ldr	r1, [pc, #684]	; (8001470 <HAL_RCC_OscConfig+0x33c>)
 80011c4:	400a      	ands	r2, r1
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	4ba8      	ldr	r3, [pc, #672]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4ba7      	ldr	r3, [pc, #668]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011ce:	49a9      	ldr	r1, [pc, #676]	; (8001474 <HAL_RCC_OscConfig+0x340>)
 80011d0:	400a      	ands	r2, r1
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	e01e      	b.n	8001214 <HAL_RCC_OscConfig+0xe0>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	2b05      	cmp	r3, #5
 80011dc:	d10e      	bne.n	80011fc <HAL_RCC_OscConfig+0xc8>
 80011de:	4ba3      	ldr	r3, [pc, #652]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	4ba2      	ldr	r3, [pc, #648]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011e4:	2180      	movs	r1, #128	; 0x80
 80011e6:	02c9      	lsls	r1, r1, #11
 80011e8:	430a      	orrs	r2, r1
 80011ea:	601a      	str	r2, [r3, #0]
 80011ec:	4b9f      	ldr	r3, [pc, #636]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b9e      	ldr	r3, [pc, #632]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011f2:	2180      	movs	r1, #128	; 0x80
 80011f4:	0249      	lsls	r1, r1, #9
 80011f6:	430a      	orrs	r2, r1
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	e00b      	b.n	8001214 <HAL_RCC_OscConfig+0xe0>
 80011fc:	4b9b      	ldr	r3, [pc, #620]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4b9a      	ldr	r3, [pc, #616]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001202:	499b      	ldr	r1, [pc, #620]	; (8001470 <HAL_RCC_OscConfig+0x33c>)
 8001204:	400a      	ands	r2, r1
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	4b98      	ldr	r3, [pc, #608]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4b97      	ldr	r3, [pc, #604]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800120e:	4999      	ldr	r1, [pc, #612]	; (8001474 <HAL_RCC_OscConfig+0x340>)
 8001210:	400a      	ands	r2, r1
 8001212:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d014      	beq.n	8001246 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800121c:	f7ff fb2c 	bl	8000878 <HAL_GetTick>
 8001220:	0003      	movs	r3, r0
 8001222:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001224:	e008      	b.n	8001238 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001226:	f7ff fb27 	bl	8000878 <HAL_GetTick>
 800122a:	0002      	movs	r2, r0
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	2b64      	cmp	r3, #100	; 0x64
 8001232:	d901      	bls.n	8001238 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	e2fd      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001238:	4b8c      	ldr	r3, [pc, #560]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	029b      	lsls	r3, r3, #10
 8001240:	4013      	ands	r3, r2
 8001242:	d0f0      	beq.n	8001226 <HAL_RCC_OscConfig+0xf2>
 8001244:	e015      	b.n	8001272 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001246:	f7ff fb17 	bl	8000878 <HAL_GetTick>
 800124a:	0003      	movs	r3, r0
 800124c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800124e:	e008      	b.n	8001262 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001250:	f7ff fb12 	bl	8000878 <HAL_GetTick>
 8001254:	0002      	movs	r2, r0
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	2b64      	cmp	r3, #100	; 0x64
 800125c:	d901      	bls.n	8001262 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e2e8      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001262:	4b82      	ldr	r3, [pc, #520]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	2380      	movs	r3, #128	; 0x80
 8001268:	029b      	lsls	r3, r3, #10
 800126a:	4013      	ands	r3, r2
 800126c:	d1f0      	bne.n	8001250 <HAL_RCC_OscConfig+0x11c>
 800126e:	e000      	b.n	8001272 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001270:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2202      	movs	r2, #2
 8001278:	4013      	ands	r3, r2
 800127a:	d100      	bne.n	800127e <HAL_RCC_OscConfig+0x14a>
 800127c:	e06c      	b.n	8001358 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800127e:	4b7b      	ldr	r3, [pc, #492]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	220c      	movs	r2, #12
 8001284:	4013      	ands	r3, r2
 8001286:	d00e      	beq.n	80012a6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001288:	4b78      	ldr	r3, [pc, #480]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	220c      	movs	r2, #12
 800128e:	4013      	ands	r3, r2
 8001290:	2b08      	cmp	r3, #8
 8001292:	d11f      	bne.n	80012d4 <HAL_RCC_OscConfig+0x1a0>
 8001294:	4b75      	ldr	r3, [pc, #468]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	23c0      	movs	r3, #192	; 0xc0
 800129a:	025b      	lsls	r3, r3, #9
 800129c:	401a      	ands	r2, r3
 800129e:	2380      	movs	r3, #128	; 0x80
 80012a0:	021b      	lsls	r3, r3, #8
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d116      	bne.n	80012d4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012a6:	4b71      	ldr	r3, [pc, #452]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2202      	movs	r2, #2
 80012ac:	4013      	ands	r3, r2
 80012ae:	d005      	beq.n	80012bc <HAL_RCC_OscConfig+0x188>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d001      	beq.n	80012bc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e2bb      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012bc:	4b6b      	ldr	r3, [pc, #428]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	22f8      	movs	r2, #248	; 0xf8
 80012c2:	4393      	bics	r3, r2
 80012c4:	0019      	movs	r1, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	691b      	ldr	r3, [r3, #16]
 80012ca:	00da      	lsls	r2, r3, #3
 80012cc:	4b67      	ldr	r3, [pc, #412]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80012ce:	430a      	orrs	r2, r1
 80012d0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012d2:	e041      	b.n	8001358 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d024      	beq.n	8001326 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012dc:	4b63      	ldr	r3, [pc, #396]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	4b62      	ldr	r3, [pc, #392]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80012e2:	2101      	movs	r1, #1
 80012e4:	430a      	orrs	r2, r1
 80012e6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e8:	f7ff fac6 	bl	8000878 <HAL_GetTick>
 80012ec:	0003      	movs	r3, r0
 80012ee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012f0:	e008      	b.n	8001304 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012f2:	f7ff fac1 	bl	8000878 <HAL_GetTick>
 80012f6:	0002      	movs	r2, r0
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d901      	bls.n	8001304 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	e297      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001304:	4b59      	ldr	r3, [pc, #356]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2202      	movs	r2, #2
 800130a:	4013      	ands	r3, r2
 800130c:	d0f1      	beq.n	80012f2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800130e:	4b57      	ldr	r3, [pc, #348]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	22f8      	movs	r2, #248	; 0xf8
 8001314:	4393      	bics	r3, r2
 8001316:	0019      	movs	r1, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	691b      	ldr	r3, [r3, #16]
 800131c:	00da      	lsls	r2, r3, #3
 800131e:	4b53      	ldr	r3, [pc, #332]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001320:	430a      	orrs	r2, r1
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	e018      	b.n	8001358 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001326:	4b51      	ldr	r3, [pc, #324]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	4b50      	ldr	r3, [pc, #320]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800132c:	2101      	movs	r1, #1
 800132e:	438a      	bics	r2, r1
 8001330:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001332:	f7ff faa1 	bl	8000878 <HAL_GetTick>
 8001336:	0003      	movs	r3, r0
 8001338:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800133c:	f7ff fa9c 	bl	8000878 <HAL_GetTick>
 8001340:	0002      	movs	r2, r0
 8001342:	69bb      	ldr	r3, [r7, #24]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e272      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800134e:	4b47      	ldr	r3, [pc, #284]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2202      	movs	r2, #2
 8001354:	4013      	ands	r3, r2
 8001356:	d1f1      	bne.n	800133c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2208      	movs	r2, #8
 800135e:	4013      	ands	r3, r2
 8001360:	d036      	beq.n	80013d0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d019      	beq.n	800139e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800136a:	4b40      	ldr	r3, [pc, #256]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800136c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800136e:	4b3f      	ldr	r3, [pc, #252]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001370:	2101      	movs	r1, #1
 8001372:	430a      	orrs	r2, r1
 8001374:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001376:	f7ff fa7f 	bl	8000878 <HAL_GetTick>
 800137a:	0003      	movs	r3, r0
 800137c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800137e:	e008      	b.n	8001392 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001380:	f7ff fa7a 	bl	8000878 <HAL_GetTick>
 8001384:	0002      	movs	r2, r0
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	2b02      	cmp	r3, #2
 800138c:	d901      	bls.n	8001392 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800138e:	2303      	movs	r3, #3
 8001390:	e250      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001392:	4b36      	ldr	r3, [pc, #216]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001396:	2202      	movs	r2, #2
 8001398:	4013      	ands	r3, r2
 800139a:	d0f1      	beq.n	8001380 <HAL_RCC_OscConfig+0x24c>
 800139c:	e018      	b.n	80013d0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800139e:	4b33      	ldr	r3, [pc, #204]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013a2:	4b32      	ldr	r3, [pc, #200]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013a4:	2101      	movs	r1, #1
 80013a6:	438a      	bics	r2, r1
 80013a8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013aa:	f7ff fa65 	bl	8000878 <HAL_GetTick>
 80013ae:	0003      	movs	r3, r0
 80013b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b2:	e008      	b.n	80013c6 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013b4:	f7ff fa60 	bl	8000878 <HAL_GetTick>
 80013b8:	0002      	movs	r2, r0
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d901      	bls.n	80013c6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e236      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013c6:	4b29      	ldr	r3, [pc, #164]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ca:	2202      	movs	r2, #2
 80013cc:	4013      	ands	r3, r2
 80013ce:	d1f1      	bne.n	80013b4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2204      	movs	r2, #4
 80013d6:	4013      	ands	r3, r2
 80013d8:	d100      	bne.n	80013dc <HAL_RCC_OscConfig+0x2a8>
 80013da:	e0b5      	b.n	8001548 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013dc:	201f      	movs	r0, #31
 80013de:	183b      	adds	r3, r7, r0
 80013e0:	2200      	movs	r2, #0
 80013e2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013e4:	4b21      	ldr	r3, [pc, #132]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013e6:	69da      	ldr	r2, [r3, #28]
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	055b      	lsls	r3, r3, #21
 80013ec:	4013      	ands	r3, r2
 80013ee:	d110      	bne.n	8001412 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013f0:	4b1e      	ldr	r3, [pc, #120]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013f2:	69da      	ldr	r2, [r3, #28]
 80013f4:	4b1d      	ldr	r3, [pc, #116]	; (800146c <HAL_RCC_OscConfig+0x338>)
 80013f6:	2180      	movs	r1, #128	; 0x80
 80013f8:	0549      	lsls	r1, r1, #21
 80013fa:	430a      	orrs	r2, r1
 80013fc:	61da      	str	r2, [r3, #28]
 80013fe:	4b1b      	ldr	r3, [pc, #108]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001400:	69da      	ldr	r2, [r3, #28]
 8001402:	2380      	movs	r3, #128	; 0x80
 8001404:	055b      	lsls	r3, r3, #21
 8001406:	4013      	ands	r3, r2
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800140c:	183b      	adds	r3, r7, r0
 800140e:	2201      	movs	r2, #1
 8001410:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001412:	4b19      	ldr	r3, [pc, #100]	; (8001478 <HAL_RCC_OscConfig+0x344>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	2380      	movs	r3, #128	; 0x80
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	4013      	ands	r3, r2
 800141c:	d11a      	bne.n	8001454 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800141e:	4b16      	ldr	r3, [pc, #88]	; (8001478 <HAL_RCC_OscConfig+0x344>)
 8001420:	681a      	ldr	r2, [r3, #0]
 8001422:	4b15      	ldr	r3, [pc, #84]	; (8001478 <HAL_RCC_OscConfig+0x344>)
 8001424:	2180      	movs	r1, #128	; 0x80
 8001426:	0049      	lsls	r1, r1, #1
 8001428:	430a      	orrs	r2, r1
 800142a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800142c:	f7ff fa24 	bl	8000878 <HAL_GetTick>
 8001430:	0003      	movs	r3, r0
 8001432:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001434:	e008      	b.n	8001448 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001436:	f7ff fa1f 	bl	8000878 <HAL_GetTick>
 800143a:	0002      	movs	r2, r0
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	2b64      	cmp	r3, #100	; 0x64
 8001442:	d901      	bls.n	8001448 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e1f5      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001448:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <HAL_RCC_OscConfig+0x344>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	2380      	movs	r3, #128	; 0x80
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	4013      	ands	r3, r2
 8001452:	d0f0      	beq.n	8001436 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d10f      	bne.n	800147c <HAL_RCC_OscConfig+0x348>
 800145c:	4b03      	ldr	r3, [pc, #12]	; (800146c <HAL_RCC_OscConfig+0x338>)
 800145e:	6a1a      	ldr	r2, [r3, #32]
 8001460:	4b02      	ldr	r3, [pc, #8]	; (800146c <HAL_RCC_OscConfig+0x338>)
 8001462:	2101      	movs	r1, #1
 8001464:	430a      	orrs	r2, r1
 8001466:	621a      	str	r2, [r3, #32]
 8001468:	e036      	b.n	80014d8 <HAL_RCC_OscConfig+0x3a4>
 800146a:	46c0      	nop			; (mov r8, r8)
 800146c:	40021000 	.word	0x40021000
 8001470:	fffeffff 	.word	0xfffeffff
 8001474:	fffbffff 	.word	0xfffbffff
 8001478:	40007000 	.word	0x40007000
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d10c      	bne.n	800149e <HAL_RCC_OscConfig+0x36a>
 8001484:	4bca      	ldr	r3, [pc, #808]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001486:	6a1a      	ldr	r2, [r3, #32]
 8001488:	4bc9      	ldr	r3, [pc, #804]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800148a:	2101      	movs	r1, #1
 800148c:	438a      	bics	r2, r1
 800148e:	621a      	str	r2, [r3, #32]
 8001490:	4bc7      	ldr	r3, [pc, #796]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001492:	6a1a      	ldr	r2, [r3, #32]
 8001494:	4bc6      	ldr	r3, [pc, #792]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001496:	2104      	movs	r1, #4
 8001498:	438a      	bics	r2, r1
 800149a:	621a      	str	r2, [r3, #32]
 800149c:	e01c      	b.n	80014d8 <HAL_RCC_OscConfig+0x3a4>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	2b05      	cmp	r3, #5
 80014a4:	d10c      	bne.n	80014c0 <HAL_RCC_OscConfig+0x38c>
 80014a6:	4bc2      	ldr	r3, [pc, #776]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014a8:	6a1a      	ldr	r2, [r3, #32]
 80014aa:	4bc1      	ldr	r3, [pc, #772]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014ac:	2104      	movs	r1, #4
 80014ae:	430a      	orrs	r2, r1
 80014b0:	621a      	str	r2, [r3, #32]
 80014b2:	4bbf      	ldr	r3, [pc, #764]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014b4:	6a1a      	ldr	r2, [r3, #32]
 80014b6:	4bbe      	ldr	r3, [pc, #760]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014b8:	2101      	movs	r1, #1
 80014ba:	430a      	orrs	r2, r1
 80014bc:	621a      	str	r2, [r3, #32]
 80014be:	e00b      	b.n	80014d8 <HAL_RCC_OscConfig+0x3a4>
 80014c0:	4bbb      	ldr	r3, [pc, #748]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014c2:	6a1a      	ldr	r2, [r3, #32]
 80014c4:	4bba      	ldr	r3, [pc, #744]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014c6:	2101      	movs	r1, #1
 80014c8:	438a      	bics	r2, r1
 80014ca:	621a      	str	r2, [r3, #32]
 80014cc:	4bb8      	ldr	r3, [pc, #736]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014ce:	6a1a      	ldr	r2, [r3, #32]
 80014d0:	4bb7      	ldr	r3, [pc, #732]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80014d2:	2104      	movs	r1, #4
 80014d4:	438a      	bics	r2, r1
 80014d6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d014      	beq.n	800150a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e0:	f7ff f9ca 	bl	8000878 <HAL_GetTick>
 80014e4:	0003      	movs	r3, r0
 80014e6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014e8:	e009      	b.n	80014fe <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ea:	f7ff f9c5 	bl	8000878 <HAL_GetTick>
 80014ee:	0002      	movs	r2, r0
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	4aaf      	ldr	r2, [pc, #700]	; (80017b4 <HAL_RCC_OscConfig+0x680>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d901      	bls.n	80014fe <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80014fa:	2303      	movs	r3, #3
 80014fc:	e19a      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014fe:	4bac      	ldr	r3, [pc, #688]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001500:	6a1b      	ldr	r3, [r3, #32]
 8001502:	2202      	movs	r2, #2
 8001504:	4013      	ands	r3, r2
 8001506:	d0f0      	beq.n	80014ea <HAL_RCC_OscConfig+0x3b6>
 8001508:	e013      	b.n	8001532 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150a:	f7ff f9b5 	bl	8000878 <HAL_GetTick>
 800150e:	0003      	movs	r3, r0
 8001510:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001512:	e009      	b.n	8001528 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001514:	f7ff f9b0 	bl	8000878 <HAL_GetTick>
 8001518:	0002      	movs	r2, r0
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	4aa5      	ldr	r2, [pc, #660]	; (80017b4 <HAL_RCC_OscConfig+0x680>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d901      	bls.n	8001528 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001524:	2303      	movs	r3, #3
 8001526:	e185      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001528:	4ba1      	ldr	r3, [pc, #644]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800152a:	6a1b      	ldr	r3, [r3, #32]
 800152c:	2202      	movs	r2, #2
 800152e:	4013      	ands	r3, r2
 8001530:	d1f0      	bne.n	8001514 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001532:	231f      	movs	r3, #31
 8001534:	18fb      	adds	r3, r7, r3
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d105      	bne.n	8001548 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800153c:	4b9c      	ldr	r3, [pc, #624]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800153e:	69da      	ldr	r2, [r3, #28]
 8001540:	4b9b      	ldr	r3, [pc, #620]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001542:	499d      	ldr	r1, [pc, #628]	; (80017b8 <HAL_RCC_OscConfig+0x684>)
 8001544:	400a      	ands	r2, r1
 8001546:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2210      	movs	r2, #16
 800154e:	4013      	ands	r3, r2
 8001550:	d063      	beq.n	800161a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d12a      	bne.n	80015b0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800155a:	4b95      	ldr	r3, [pc, #596]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800155c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800155e:	4b94      	ldr	r3, [pc, #592]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001560:	2104      	movs	r1, #4
 8001562:	430a      	orrs	r2, r1
 8001564:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001566:	4b92      	ldr	r3, [pc, #584]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001568:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800156a:	4b91      	ldr	r3, [pc, #580]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800156c:	2101      	movs	r1, #1
 800156e:	430a      	orrs	r2, r1
 8001570:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001572:	f7ff f981 	bl	8000878 <HAL_GetTick>
 8001576:	0003      	movs	r3, r0
 8001578:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800157a:	e008      	b.n	800158e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800157c:	f7ff f97c 	bl	8000878 <HAL_GetTick>
 8001580:	0002      	movs	r2, r0
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e152      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800158e:	4b88      	ldr	r3, [pc, #544]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001592:	2202      	movs	r2, #2
 8001594:	4013      	ands	r3, r2
 8001596:	d0f1      	beq.n	800157c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001598:	4b85      	ldr	r3, [pc, #532]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800159a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800159c:	22f8      	movs	r2, #248	; 0xf8
 800159e:	4393      	bics	r3, r2
 80015a0:	0019      	movs	r1, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	699b      	ldr	r3, [r3, #24]
 80015a6:	00da      	lsls	r2, r3, #3
 80015a8:	4b81      	ldr	r3, [pc, #516]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015aa:	430a      	orrs	r2, r1
 80015ac:	635a      	str	r2, [r3, #52]	; 0x34
 80015ae:	e034      	b.n	800161a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	695b      	ldr	r3, [r3, #20]
 80015b4:	3305      	adds	r3, #5
 80015b6:	d111      	bne.n	80015dc <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80015b8:	4b7d      	ldr	r3, [pc, #500]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015bc:	4b7c      	ldr	r3, [pc, #496]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015be:	2104      	movs	r1, #4
 80015c0:	438a      	bics	r2, r1
 80015c2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80015c4:	4b7a      	ldr	r3, [pc, #488]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015c8:	22f8      	movs	r2, #248	; 0xf8
 80015ca:	4393      	bics	r3, r2
 80015cc:	0019      	movs	r1, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	00da      	lsls	r2, r3, #3
 80015d4:	4b76      	ldr	r3, [pc, #472]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015d6:	430a      	orrs	r2, r1
 80015d8:	635a      	str	r2, [r3, #52]	; 0x34
 80015da:	e01e      	b.n	800161a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80015dc:	4b74      	ldr	r3, [pc, #464]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015e0:	4b73      	ldr	r3, [pc, #460]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015e2:	2104      	movs	r1, #4
 80015e4:	430a      	orrs	r2, r1
 80015e6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80015e8:	4b71      	ldr	r3, [pc, #452]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015ec:	4b70      	ldr	r3, [pc, #448]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80015ee:	2101      	movs	r1, #1
 80015f0:	438a      	bics	r2, r1
 80015f2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f4:	f7ff f940 	bl	8000878 <HAL_GetTick>
 80015f8:	0003      	movs	r3, r0
 80015fa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80015fe:	f7ff f93b 	bl	8000878 <HAL_GetTick>
 8001602:	0002      	movs	r2, r0
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e111      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001610:	4b67      	ldr	r3, [pc, #412]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001614:	2202      	movs	r2, #2
 8001616:	4013      	ands	r3, r2
 8001618:	d1f1      	bne.n	80015fe <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2220      	movs	r2, #32
 8001620:	4013      	ands	r3, r2
 8001622:	d05c      	beq.n	80016de <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001624:	4b62      	ldr	r3, [pc, #392]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	220c      	movs	r2, #12
 800162a:	4013      	ands	r3, r2
 800162c:	2b0c      	cmp	r3, #12
 800162e:	d00e      	beq.n	800164e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001630:	4b5f      	ldr	r3, [pc, #380]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	220c      	movs	r2, #12
 8001636:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001638:	2b08      	cmp	r3, #8
 800163a:	d114      	bne.n	8001666 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800163c:	4b5c      	ldr	r3, [pc, #368]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800163e:	685a      	ldr	r2, [r3, #4]
 8001640:	23c0      	movs	r3, #192	; 0xc0
 8001642:	025b      	lsls	r3, r3, #9
 8001644:	401a      	ands	r2, r3
 8001646:	23c0      	movs	r3, #192	; 0xc0
 8001648:	025b      	lsls	r3, r3, #9
 800164a:	429a      	cmp	r2, r3
 800164c:	d10b      	bne.n	8001666 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800164e:	4b58      	ldr	r3, [pc, #352]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001650:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001652:	2380      	movs	r3, #128	; 0x80
 8001654:	025b      	lsls	r3, r3, #9
 8001656:	4013      	ands	r3, r2
 8001658:	d040      	beq.n	80016dc <HAL_RCC_OscConfig+0x5a8>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6a1b      	ldr	r3, [r3, #32]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d03c      	beq.n	80016dc <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e0e6      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6a1b      	ldr	r3, [r3, #32]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d01b      	beq.n	80016a6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800166e:	4b50      	ldr	r3, [pc, #320]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001670:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001672:	4b4f      	ldr	r3, [pc, #316]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001674:	2180      	movs	r1, #128	; 0x80
 8001676:	0249      	lsls	r1, r1, #9
 8001678:	430a      	orrs	r2, r1
 800167a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167c:	f7ff f8fc 	bl	8000878 <HAL_GetTick>
 8001680:	0003      	movs	r3, r0
 8001682:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001686:	f7ff f8f7 	bl	8000878 <HAL_GetTick>
 800168a:	0002      	movs	r2, r0
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e0cd      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001698:	4b45      	ldr	r3, [pc, #276]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800169a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800169c:	2380      	movs	r3, #128	; 0x80
 800169e:	025b      	lsls	r3, r3, #9
 80016a0:	4013      	ands	r3, r2
 80016a2:	d0f0      	beq.n	8001686 <HAL_RCC_OscConfig+0x552>
 80016a4:	e01b      	b.n	80016de <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80016a6:	4b42      	ldr	r3, [pc, #264]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80016a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016aa:	4b41      	ldr	r3, [pc, #260]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80016ac:	4943      	ldr	r1, [pc, #268]	; (80017bc <HAL_RCC_OscConfig+0x688>)
 80016ae:	400a      	ands	r2, r1
 80016b0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b2:	f7ff f8e1 	bl	8000878 <HAL_GetTick>
 80016b6:	0003      	movs	r3, r0
 80016b8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80016bc:	f7ff f8dc 	bl	8000878 <HAL_GetTick>
 80016c0:	0002      	movs	r2, r0
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e0b2      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80016ce:	4b38      	ldr	r3, [pc, #224]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80016d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80016d2:	2380      	movs	r3, #128	; 0x80
 80016d4:	025b      	lsls	r3, r3, #9
 80016d6:	4013      	ands	r3, r2
 80016d8:	d1f0      	bne.n	80016bc <HAL_RCC_OscConfig+0x588>
 80016da:	e000      	b.n	80016de <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80016dc:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d100      	bne.n	80016e8 <HAL_RCC_OscConfig+0x5b4>
 80016e6:	e0a4      	b.n	8001832 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016e8:	4b31      	ldr	r3, [pc, #196]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	220c      	movs	r2, #12
 80016ee:	4013      	ands	r3, r2
 80016f0:	2b08      	cmp	r3, #8
 80016f2:	d100      	bne.n	80016f6 <HAL_RCC_OscConfig+0x5c2>
 80016f4:	e078      	b.n	80017e8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d14c      	bne.n	8001798 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016fe:	4b2c      	ldr	r3, [pc, #176]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	4b2b      	ldr	r3, [pc, #172]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001704:	492e      	ldr	r1, [pc, #184]	; (80017c0 <HAL_RCC_OscConfig+0x68c>)
 8001706:	400a      	ands	r2, r1
 8001708:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800170a:	f7ff f8b5 	bl	8000878 <HAL_GetTick>
 800170e:	0003      	movs	r3, r0
 8001710:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001714:	f7ff f8b0 	bl	8000878 <HAL_GetTick>
 8001718:	0002      	movs	r2, r0
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b02      	cmp	r3, #2
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e086      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001726:	4b22      	ldr	r3, [pc, #136]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	2380      	movs	r3, #128	; 0x80
 800172c:	049b      	lsls	r3, r3, #18
 800172e:	4013      	ands	r3, r2
 8001730:	d1f0      	bne.n	8001714 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001732:	4b1f      	ldr	r3, [pc, #124]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001736:	220f      	movs	r2, #15
 8001738:	4393      	bics	r3, r2
 800173a:	0019      	movs	r1, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001740:	4b1b      	ldr	r3, [pc, #108]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001742:	430a      	orrs	r2, r1
 8001744:	62da      	str	r2, [r3, #44]	; 0x2c
 8001746:	4b1a      	ldr	r3, [pc, #104]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	4a1e      	ldr	r2, [pc, #120]	; (80017c4 <HAL_RCC_OscConfig+0x690>)
 800174c:	4013      	ands	r3, r2
 800174e:	0019      	movs	r1, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001758:	431a      	orrs	r2, r3
 800175a:	4b15      	ldr	r3, [pc, #84]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800175c:	430a      	orrs	r2, r1
 800175e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001760:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 8001766:	2180      	movs	r1, #128	; 0x80
 8001768:	0449      	lsls	r1, r1, #17
 800176a:	430a      	orrs	r2, r1
 800176c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176e:	f7ff f883 	bl	8000878 <HAL_GetTick>
 8001772:	0003      	movs	r3, r0
 8001774:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001778:	f7ff f87e 	bl	8000878 <HAL_GetTick>
 800177c:	0002      	movs	r2, r0
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e054      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800178a:	4b09      	ldr	r3, [pc, #36]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	2380      	movs	r3, #128	; 0x80
 8001790:	049b      	lsls	r3, r3, #18
 8001792:	4013      	ands	r3, r2
 8001794:	d0f0      	beq.n	8001778 <HAL_RCC_OscConfig+0x644>
 8001796:	e04c      	b.n	8001832 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001798:	4b05      	ldr	r3, [pc, #20]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b04      	ldr	r3, [pc, #16]	; (80017b0 <HAL_RCC_OscConfig+0x67c>)
 800179e:	4908      	ldr	r1, [pc, #32]	; (80017c0 <HAL_RCC_OscConfig+0x68c>)
 80017a0:	400a      	ands	r2, r1
 80017a2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a4:	f7ff f868 	bl	8000878 <HAL_GetTick>
 80017a8:	0003      	movs	r3, r0
 80017aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ac:	e015      	b.n	80017da <HAL_RCC_OscConfig+0x6a6>
 80017ae:	46c0      	nop			; (mov r8, r8)
 80017b0:	40021000 	.word	0x40021000
 80017b4:	00001388 	.word	0x00001388
 80017b8:	efffffff 	.word	0xefffffff
 80017bc:	fffeffff 	.word	0xfffeffff
 80017c0:	feffffff 	.word	0xfeffffff
 80017c4:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c8:	f7ff f856 	bl	8000878 <HAL_GetTick>
 80017cc:	0002      	movs	r2, r0
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d901      	bls.n	80017da <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e02c      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017da:	4b18      	ldr	r3, [pc, #96]	; (800183c <HAL_RCC_OscConfig+0x708>)
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	2380      	movs	r3, #128	; 0x80
 80017e0:	049b      	lsls	r3, r3, #18
 80017e2:	4013      	ands	r3, r2
 80017e4:	d1f0      	bne.n	80017c8 <HAL_RCC_OscConfig+0x694>
 80017e6:	e024      	b.n	8001832 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d101      	bne.n	80017f4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e01f      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80017f4:	4b11      	ldr	r3, [pc, #68]	; (800183c <HAL_RCC_OscConfig+0x708>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80017fa:	4b10      	ldr	r3, [pc, #64]	; (800183c <HAL_RCC_OscConfig+0x708>)
 80017fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017fe:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001800:	697a      	ldr	r2, [r7, #20]
 8001802:	23c0      	movs	r3, #192	; 0xc0
 8001804:	025b      	lsls	r3, r3, #9
 8001806:	401a      	ands	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800180c:	429a      	cmp	r2, r3
 800180e:	d10e      	bne.n	800182e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	220f      	movs	r2, #15
 8001814:	401a      	ands	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800181a:	429a      	cmp	r2, r3
 800181c:	d107      	bne.n	800182e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800181e:	697a      	ldr	r2, [r7, #20]
 8001820:	23f0      	movs	r3, #240	; 0xf0
 8001822:	039b      	lsls	r3, r3, #14
 8001824:	401a      	ands	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800182a:	429a      	cmp	r2, r3
 800182c:	d001      	beq.n	8001832 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e000      	b.n	8001834 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	0018      	movs	r0, r3
 8001836:	46bd      	mov	sp, r7
 8001838:	b008      	add	sp, #32
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40021000 	.word	0x40021000

08001840 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d101      	bne.n	8001854 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e0bf      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001854:	4b61      	ldr	r3, [pc, #388]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2201      	movs	r2, #1
 800185a:	4013      	ands	r3, r2
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	429a      	cmp	r2, r3
 8001860:	d911      	bls.n	8001886 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001862:	4b5e      	ldr	r3, [pc, #376]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2201      	movs	r2, #1
 8001868:	4393      	bics	r3, r2
 800186a:	0019      	movs	r1, r3
 800186c:	4b5b      	ldr	r3, [pc, #364]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 800186e:	683a      	ldr	r2, [r7, #0]
 8001870:	430a      	orrs	r2, r1
 8001872:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001874:	4b59      	ldr	r3, [pc, #356]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2201      	movs	r2, #1
 800187a:	4013      	ands	r3, r2
 800187c:	683a      	ldr	r2, [r7, #0]
 800187e:	429a      	cmp	r2, r3
 8001880:	d001      	beq.n	8001886 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e0a6      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2202      	movs	r2, #2
 800188c:	4013      	ands	r3, r2
 800188e:	d015      	beq.n	80018bc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2204      	movs	r2, #4
 8001896:	4013      	ands	r3, r2
 8001898:	d006      	beq.n	80018a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800189a:	4b51      	ldr	r3, [pc, #324]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 800189c:	685a      	ldr	r2, [r3, #4]
 800189e:	4b50      	ldr	r3, [pc, #320]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80018a0:	21e0      	movs	r1, #224	; 0xe0
 80018a2:	00c9      	lsls	r1, r1, #3
 80018a4:	430a      	orrs	r2, r1
 80018a6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018a8:	4b4d      	ldr	r3, [pc, #308]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	22f0      	movs	r2, #240	; 0xf0
 80018ae:	4393      	bics	r3, r2
 80018b0:	0019      	movs	r1, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	689a      	ldr	r2, [r3, #8]
 80018b6:	4b4a      	ldr	r3, [pc, #296]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80018b8:	430a      	orrs	r2, r1
 80018ba:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2201      	movs	r2, #1
 80018c2:	4013      	ands	r3, r2
 80018c4:	d04c      	beq.n	8001960 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d107      	bne.n	80018de <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ce:	4b44      	ldr	r3, [pc, #272]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	2380      	movs	r3, #128	; 0x80
 80018d4:	029b      	lsls	r3, r3, #10
 80018d6:	4013      	ands	r3, r2
 80018d8:	d120      	bne.n	800191c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e07a      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d107      	bne.n	80018f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e6:	4b3e      	ldr	r3, [pc, #248]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	2380      	movs	r3, #128	; 0x80
 80018ec:	049b      	lsls	r3, r3, #18
 80018ee:	4013      	ands	r3, r2
 80018f0:	d114      	bne.n	800191c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e06e      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	2b03      	cmp	r3, #3
 80018fc:	d107      	bne.n	800190e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80018fe:	4b38      	ldr	r3, [pc, #224]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 8001900:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001902:	2380      	movs	r3, #128	; 0x80
 8001904:	025b      	lsls	r3, r3, #9
 8001906:	4013      	ands	r3, r2
 8001908:	d108      	bne.n	800191c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e062      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800190e:	4b34      	ldr	r3, [pc, #208]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2202      	movs	r2, #2
 8001914:	4013      	ands	r3, r2
 8001916:	d101      	bne.n	800191c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	e05b      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800191c:	4b30      	ldr	r3, [pc, #192]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	2203      	movs	r2, #3
 8001922:	4393      	bics	r3, r2
 8001924:	0019      	movs	r1, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685a      	ldr	r2, [r3, #4]
 800192a:	4b2d      	ldr	r3, [pc, #180]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 800192c:	430a      	orrs	r2, r1
 800192e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001930:	f7fe ffa2 	bl	8000878 <HAL_GetTick>
 8001934:	0003      	movs	r3, r0
 8001936:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001938:	e009      	b.n	800194e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800193a:	f7fe ff9d 	bl	8000878 <HAL_GetTick>
 800193e:	0002      	movs	r2, r0
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	4a27      	ldr	r2, [pc, #156]	; (80019e4 <HAL_RCC_ClockConfig+0x1a4>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d901      	bls.n	800194e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e042      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800194e:	4b24      	ldr	r3, [pc, #144]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	220c      	movs	r2, #12
 8001954:	401a      	ands	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	429a      	cmp	r2, r3
 800195e:	d1ec      	bne.n	800193a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001960:	4b1e      	ldr	r3, [pc, #120]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2201      	movs	r2, #1
 8001966:	4013      	ands	r3, r2
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	429a      	cmp	r2, r3
 800196c:	d211      	bcs.n	8001992 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800196e:	4b1b      	ldr	r3, [pc, #108]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2201      	movs	r2, #1
 8001974:	4393      	bics	r3, r2
 8001976:	0019      	movs	r1, r3
 8001978:	4b18      	ldr	r3, [pc, #96]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 800197a:	683a      	ldr	r2, [r7, #0]
 800197c:	430a      	orrs	r2, r1
 800197e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001980:	4b16      	ldr	r3, [pc, #88]	; (80019dc <HAL_RCC_ClockConfig+0x19c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2201      	movs	r2, #1
 8001986:	4013      	ands	r3, r2
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	429a      	cmp	r2, r3
 800198c:	d001      	beq.n	8001992 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e020      	b.n	80019d4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2204      	movs	r2, #4
 8001998:	4013      	ands	r3, r2
 800199a:	d009      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800199c:	4b10      	ldr	r3, [pc, #64]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	4a11      	ldr	r2, [pc, #68]	; (80019e8 <HAL_RCC_ClockConfig+0x1a8>)
 80019a2:	4013      	ands	r3, r2
 80019a4:	0019      	movs	r1, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68da      	ldr	r2, [r3, #12]
 80019aa:	4b0d      	ldr	r3, [pc, #52]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80019ac:	430a      	orrs	r2, r1
 80019ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80019b0:	f000 f820 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 80019b4:	0001      	movs	r1, r0
 80019b6:	4b0a      	ldr	r3, [pc, #40]	; (80019e0 <HAL_RCC_ClockConfig+0x1a0>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	091b      	lsrs	r3, r3, #4
 80019bc:	220f      	movs	r2, #15
 80019be:	4013      	ands	r3, r2
 80019c0:	4a0a      	ldr	r2, [pc, #40]	; (80019ec <HAL_RCC_ClockConfig+0x1ac>)
 80019c2:	5cd3      	ldrb	r3, [r2, r3]
 80019c4:	000a      	movs	r2, r1
 80019c6:	40da      	lsrs	r2, r3
 80019c8:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <HAL_RCC_ClockConfig+0x1b0>)
 80019ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80019cc:	2000      	movs	r0, #0
 80019ce:	f7fe ff0d 	bl	80007ec <HAL_InitTick>
  
  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	0018      	movs	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b004      	add	sp, #16
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40022000 	.word	0x40022000
 80019e0:	40021000 	.word	0x40021000
 80019e4:	00001388 	.word	0x00001388
 80019e8:	fffff8ff 	.word	0xfffff8ff
 80019ec:	08002cfc 	.word	0x08002cfc
 80019f0:	20000000 	.word	0x20000000

080019f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019f4:	b590      	push	{r4, r7, lr}
 80019f6:	b08f      	sub	sp, #60	; 0x3c
 80019f8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80019fa:	2314      	movs	r3, #20
 80019fc:	18fb      	adds	r3, r7, r3
 80019fe:	4a38      	ldr	r2, [pc, #224]	; (8001ae0 <HAL_RCC_GetSysClockFreq+0xec>)
 8001a00:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001a02:	c313      	stmia	r3!, {r0, r1, r4}
 8001a04:	6812      	ldr	r2, [r2, #0]
 8001a06:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001a08:	1d3b      	adds	r3, r7, #4
 8001a0a:	4a36      	ldr	r2, [pc, #216]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001a0c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001a0e:	c313      	stmia	r3!, {r0, r1, r4}
 8001a10:	6812      	ldr	r2, [r2, #0]
 8001a12:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a18:	2300      	movs	r3, #0
 8001a1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	637b      	str	r3, [r7, #52]	; 0x34
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001a24:	2300      	movs	r3, #0
 8001a26:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001a28:	4b2f      	ldr	r3, [pc, #188]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a30:	220c      	movs	r2, #12
 8001a32:	4013      	ands	r3, r2
 8001a34:	2b0c      	cmp	r3, #12
 8001a36:	d047      	beq.n	8001ac8 <HAL_RCC_GetSysClockFreq+0xd4>
 8001a38:	d849      	bhi.n	8001ace <HAL_RCC_GetSysClockFreq+0xda>
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	d002      	beq.n	8001a44 <HAL_RCC_GetSysClockFreq+0x50>
 8001a3e:	2b08      	cmp	r3, #8
 8001a40:	d003      	beq.n	8001a4a <HAL_RCC_GetSysClockFreq+0x56>
 8001a42:	e044      	b.n	8001ace <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a44:	4b29      	ldr	r3, [pc, #164]	; (8001aec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a46:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001a48:	e044      	b.n	8001ad4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001a4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a4c:	0c9b      	lsrs	r3, r3, #18
 8001a4e:	220f      	movs	r2, #15
 8001a50:	4013      	ands	r3, r2
 8001a52:	2214      	movs	r2, #20
 8001a54:	18ba      	adds	r2, r7, r2
 8001a56:	5cd3      	ldrb	r3, [r2, r3]
 8001a58:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001a5a:	4b23      	ldr	r3, [pc, #140]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a5e:	220f      	movs	r2, #15
 8001a60:	4013      	ands	r3, r2
 8001a62:	1d3a      	adds	r2, r7, #4
 8001a64:	5cd3      	ldrb	r3, [r2, r3]
 8001a66:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001a68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a6a:	23c0      	movs	r3, #192	; 0xc0
 8001a6c:	025b      	lsls	r3, r3, #9
 8001a6e:	401a      	ands	r2, r3
 8001a70:	2380      	movs	r3, #128	; 0x80
 8001a72:	025b      	lsls	r3, r3, #9
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d109      	bne.n	8001a8c <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001a78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a7a:	481c      	ldr	r0, [pc, #112]	; (8001aec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a7c:	f7fe fb42 	bl	8000104 <__udivsi3>
 8001a80:	0003      	movs	r3, r0
 8001a82:	001a      	movs	r2, r3
 8001a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a86:	4353      	muls	r3, r2
 8001a88:	637b      	str	r3, [r7, #52]	; 0x34
 8001a8a:	e01a      	b.n	8001ac2 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001a8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a8e:	23c0      	movs	r3, #192	; 0xc0
 8001a90:	025b      	lsls	r3, r3, #9
 8001a92:	401a      	ands	r2, r3
 8001a94:	23c0      	movs	r3, #192	; 0xc0
 8001a96:	025b      	lsls	r3, r3, #9
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d109      	bne.n	8001ab0 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001a9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a9e:	4814      	ldr	r0, [pc, #80]	; (8001af0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001aa0:	f7fe fb30 	bl	8000104 <__udivsi3>
 8001aa4:	0003      	movs	r3, r0
 8001aa6:	001a      	movs	r2, r3
 8001aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aaa:	4353      	muls	r3, r2
 8001aac:	637b      	str	r3, [r7, #52]	; 0x34
 8001aae:	e008      	b.n	8001ac2 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ab0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001ab2:	480e      	ldr	r0, [pc, #56]	; (8001aec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ab4:	f7fe fb26 	bl	8000104 <__udivsi3>
 8001ab8:	0003      	movs	r3, r0
 8001aba:	001a      	movs	r2, r3
 8001abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abe:	4353      	muls	r3, r2
 8001ac0:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ac4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ac6:	e005      	b.n	8001ad4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001ac8:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001aca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001acc:	e002      	b.n	8001ad4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ace:	4b07      	ldr	r3, [pc, #28]	; (8001aec <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ad0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ad2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	b00f      	add	sp, #60	; 0x3c
 8001adc:	bd90      	pop	{r4, r7, pc}
 8001ade:	46c0      	nop			; (mov r8, r8)
 8001ae0:	08002cdc 	.word	0x08002cdc
 8001ae4:	08002cec 	.word	0x08002cec
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	007a1200 	.word	0x007a1200
 8001af0:	02dc6c00 	.word	0x02dc6c00

08001af4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001af8:	4b02      	ldr	r3, [pc, #8]	; (8001b04 <HAL_RCC_GetHCLKFreq+0x10>)
 8001afa:	681b      	ldr	r3, [r3, #0]
}
 8001afc:	0018      	movs	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	46c0      	nop			; (mov r8, r8)
 8001b04:	20000000 	.word	0x20000000

08001b08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001b0c:	f7ff fff2 	bl	8001af4 <HAL_RCC_GetHCLKFreq>
 8001b10:	0001      	movs	r1, r0
 8001b12:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	0a1b      	lsrs	r3, r3, #8
 8001b18:	2207      	movs	r2, #7
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b1e:	5cd3      	ldrb	r3, [r2, r3]
 8001b20:	40d9      	lsrs	r1, r3
 8001b22:	000b      	movs	r3, r1
}    
 8001b24:	0018      	movs	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	46c0      	nop			; (mov r8, r8)
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	08002d0c 	.word	0x08002d0c

08001b34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2380      	movs	r3, #128	; 0x80
 8001b4a:	025b      	lsls	r3, r3, #9
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d100      	bne.n	8001b52 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001b50:	e08e      	b.n	8001c70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001b52:	2017      	movs	r0, #23
 8001b54:	183b      	adds	r3, r7, r0
 8001b56:	2200      	movs	r2, #0
 8001b58:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b5a:	4b6e      	ldr	r3, [pc, #440]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b5c:	69da      	ldr	r2, [r3, #28]
 8001b5e:	2380      	movs	r3, #128	; 0x80
 8001b60:	055b      	lsls	r3, r3, #21
 8001b62:	4013      	ands	r3, r2
 8001b64:	d110      	bne.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b66:	4b6b      	ldr	r3, [pc, #428]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b68:	69da      	ldr	r2, [r3, #28]
 8001b6a:	4b6a      	ldr	r3, [pc, #424]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b6c:	2180      	movs	r1, #128	; 0x80
 8001b6e:	0549      	lsls	r1, r1, #21
 8001b70:	430a      	orrs	r2, r1
 8001b72:	61da      	str	r2, [r3, #28]
 8001b74:	4b67      	ldr	r3, [pc, #412]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b76:	69da      	ldr	r2, [r3, #28]
 8001b78:	2380      	movs	r3, #128	; 0x80
 8001b7a:	055b      	lsls	r3, r3, #21
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	60bb      	str	r3, [r7, #8]
 8001b80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b82:	183b      	adds	r3, r7, r0
 8001b84:	2201      	movs	r2, #1
 8001b86:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b88:	4b63      	ldr	r3, [pc, #396]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	2380      	movs	r3, #128	; 0x80
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	4013      	ands	r3, r2
 8001b92:	d11a      	bne.n	8001bca <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b94:	4b60      	ldr	r3, [pc, #384]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	4b5f      	ldr	r3, [pc, #380]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001b9a:	2180      	movs	r1, #128	; 0x80
 8001b9c:	0049      	lsls	r1, r1, #1
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ba2:	f7fe fe69 	bl	8000878 <HAL_GetTick>
 8001ba6:	0003      	movs	r3, r0
 8001ba8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001baa:	e008      	b.n	8001bbe <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bac:	f7fe fe64 	bl	8000878 <HAL_GetTick>
 8001bb0:	0002      	movs	r2, r0
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	2b64      	cmp	r3, #100	; 0x64
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e0a6      	b.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bbe:	4b56      	ldr	r3, [pc, #344]	; (8001d18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	2380      	movs	r3, #128	; 0x80
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	d0f0      	beq.n	8001bac <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001bca:	4b52      	ldr	r3, [pc, #328]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bcc:	6a1a      	ldr	r2, [r3, #32]
 8001bce:	23c0      	movs	r3, #192	; 0xc0
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d034      	beq.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685a      	ldr	r2, [r3, #4]
 8001be0:	23c0      	movs	r3, #192	; 0xc0
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	4013      	ands	r3, r2
 8001be6:	68fa      	ldr	r2, [r7, #12]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d02c      	beq.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001bec:	4b49      	ldr	r3, [pc, #292]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bee:	6a1b      	ldr	r3, [r3, #32]
 8001bf0:	4a4a      	ldr	r2, [pc, #296]	; (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001bf6:	4b47      	ldr	r3, [pc, #284]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bf8:	6a1a      	ldr	r2, [r3, #32]
 8001bfa:	4b46      	ldr	r3, [pc, #280]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001bfc:	2180      	movs	r1, #128	; 0x80
 8001bfe:	0249      	lsls	r1, r1, #9
 8001c00:	430a      	orrs	r2, r1
 8001c02:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c04:	4b43      	ldr	r3, [pc, #268]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c06:	6a1a      	ldr	r2, [r3, #32]
 8001c08:	4b42      	ldr	r3, [pc, #264]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c0a:	4945      	ldr	r1, [pc, #276]	; (8001d20 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001c0c:	400a      	ands	r2, r1
 8001c0e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001c10:	4b40      	ldr	r3, [pc, #256]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d013      	beq.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1e:	f7fe fe2b 	bl	8000878 <HAL_GetTick>
 8001c22:	0003      	movs	r3, r0
 8001c24:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c26:	e009      	b.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c28:	f7fe fe26 	bl	8000878 <HAL_GetTick>
 8001c2c:	0002      	movs	r2, r0
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	4a3c      	ldr	r2, [pc, #240]	; (8001d24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e067      	b.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c3c:	4b35      	ldr	r3, [pc, #212]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	2202      	movs	r2, #2
 8001c42:	4013      	ands	r3, r2
 8001c44:	d0f0      	beq.n	8001c28 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c46:	4b33      	ldr	r3, [pc, #204]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c48:	6a1b      	ldr	r3, [r3, #32]
 8001c4a:	4a34      	ldr	r2, [pc, #208]	; (8001d1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	0019      	movs	r1, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	4b2f      	ldr	r3, [pc, #188]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c56:	430a      	orrs	r2, r1
 8001c58:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c5a:	2317      	movs	r3, #23
 8001c5c:	18fb      	adds	r3, r7, r3
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d105      	bne.n	8001c70 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c64:	4b2b      	ldr	r3, [pc, #172]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c66:	69da      	ldr	r2, [r3, #28]
 8001c68:	4b2a      	ldr	r3, [pc, #168]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c6a:	492f      	ldr	r1, [pc, #188]	; (8001d28 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001c6c:	400a      	ands	r2, r1
 8001c6e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2201      	movs	r2, #1
 8001c76:	4013      	ands	r3, r2
 8001c78:	d009      	beq.n	8001c8e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c7a:	4b26      	ldr	r3, [pc, #152]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	2203      	movs	r2, #3
 8001c80:	4393      	bics	r3, r2
 8001c82:	0019      	movs	r1, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	4b22      	ldr	r3, [pc, #136]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2202      	movs	r2, #2
 8001c94:	4013      	ands	r3, r2
 8001c96:	d009      	beq.n	8001cac <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c98:	4b1e      	ldr	r3, [pc, #120]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9c:	4a23      	ldr	r2, [pc, #140]	; (8001d2c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	0019      	movs	r1, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68da      	ldr	r2, [r3, #12]
 8001ca6:	4b1b      	ldr	r3, [pc, #108]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	2380      	movs	r3, #128	; 0x80
 8001cb2:	02db      	lsls	r3, r3, #11
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	d009      	beq.n	8001ccc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001cb8:	4b16      	ldr	r3, [pc, #88]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbc:	4a1c      	ldr	r2, [pc, #112]	; (8001d30 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	0019      	movs	r1, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691a      	ldr	r2, [r3, #16]
 8001cc6:	4b13      	ldr	r3, [pc, #76]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001cc8:	430a      	orrs	r2, r1
 8001cca:	631a      	str	r2, [r3, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2220      	movs	r2, #32
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	d009      	beq.n	8001cea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001cd6:	4b0f      	ldr	r3, [pc, #60]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	2210      	movs	r2, #16
 8001cdc:	4393      	bics	r3, r2
 8001cde:	0019      	movs	r1, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	695a      	ldr	r2, [r3, #20]
 8001ce4:	4b0b      	ldr	r3, [pc, #44]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ce6:	430a      	orrs	r2, r1
 8001ce8:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	2380      	movs	r3, #128	; 0x80
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	d009      	beq.n	8001d0a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001cf6:	4b07      	ldr	r3, [pc, #28]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	2240      	movs	r2, #64	; 0x40
 8001cfc:	4393      	bics	r3, r2
 8001cfe:	0019      	movs	r1, r3
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	699a      	ldr	r2, [r3, #24]
 8001d04:	4b03      	ldr	r3, [pc, #12]	; (8001d14 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001d06:	430a      	orrs	r2, r1
 8001d08:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001d0a:	2300      	movs	r3, #0
}
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	b006      	add	sp, #24
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40007000 	.word	0x40007000
 8001d1c:	fffffcff 	.word	0xfffffcff
 8001d20:	fffeffff 	.word	0xfffeffff
 8001d24:	00001388 	.word	0x00001388
 8001d28:	efffffff 	.word	0xefffffff
 8001d2c:	fffcffff 	.word	0xfffcffff
 8001d30:	fff3ffff 	.word	0xfff3ffff

08001d34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e044      	b.n	8001dd0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d107      	bne.n	8001d5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2274      	movs	r2, #116	; 0x74
 8001d52:	2100      	movs	r1, #0
 8001d54:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	0018      	movs	r0, r3
 8001d5a:	f7fe fc07 	bl	800056c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2224      	movs	r2, #36	; 0x24
 8001d62:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2101      	movs	r1, #1
 8001d70:	438a      	bics	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	0018      	movs	r0, r3
 8001d78:	f000 fb24 	bl	80023c4 <UART_SetConfig>
 8001d7c:	0003      	movs	r3, r0
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d101      	bne.n	8001d86 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e024      	b.n	8001dd0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d003      	beq.n	8001d96 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	0018      	movs	r0, r3
 8001d92:	f000 fcff 	bl	8002794 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	490d      	ldr	r1, [pc, #52]	; (8001dd8 <HAL_UART_Init+0xa4>)
 8001da2:	400a      	ands	r2, r1
 8001da4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	689a      	ldr	r2, [r3, #8]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	212a      	movs	r1, #42	; 0x2a
 8001db2:	438a      	bics	r2, r1
 8001db4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	0018      	movs	r0, r3
 8001dca:	f000 fd97 	bl	80028fc <UART_CheckIdleState>
 8001dce:	0003      	movs	r3, r0
}
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	b002      	add	sp, #8
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	ffffb7ff 	.word	0xffffb7ff

08001ddc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001ddc:	b590      	push	{r4, r7, lr}
 8001dde:	b0ab      	sub	sp, #172	; 0xac
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	22a4      	movs	r2, #164	; 0xa4
 8001dec:	18b9      	adds	r1, r7, r2
 8001dee:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	20a0      	movs	r0, #160	; 0xa0
 8001df8:	1839      	adds	r1, r7, r0
 8001dfa:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	219c      	movs	r1, #156	; 0x9c
 8001e04:	1879      	adds	r1, r7, r1
 8001e06:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001e08:	0011      	movs	r1, r2
 8001e0a:	18bb      	adds	r3, r7, r2
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a99      	ldr	r2, [pc, #612]	; (8002074 <HAL_UART_IRQHandler+0x298>)
 8001e10:	4013      	ands	r3, r2
 8001e12:	2298      	movs	r2, #152	; 0x98
 8001e14:	18bc      	adds	r4, r7, r2
 8001e16:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8001e18:	18bb      	adds	r3, r7, r2
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d114      	bne.n	8001e4a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001e20:	187b      	adds	r3, r7, r1
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2220      	movs	r2, #32
 8001e26:	4013      	ands	r3, r2
 8001e28:	d00f      	beq.n	8001e4a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001e2a:	183b      	adds	r3, r7, r0
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2220      	movs	r2, #32
 8001e30:	4013      	ands	r3, r2
 8001e32:	d00a      	beq.n	8001e4a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d100      	bne.n	8001e3e <HAL_UART_IRQHandler+0x62>
 8001e3c:	e296      	b.n	800236c <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	0010      	movs	r0, r2
 8001e46:	4798      	blx	r3
      }
      return;
 8001e48:	e290      	b.n	800236c <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8001e4a:	2398      	movs	r3, #152	; 0x98
 8001e4c:	18fb      	adds	r3, r7, r3
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d100      	bne.n	8001e56 <HAL_UART_IRQHandler+0x7a>
 8001e54:	e114      	b.n	8002080 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001e56:	239c      	movs	r3, #156	; 0x9c
 8001e58:	18fb      	adds	r3, r7, r3
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d106      	bne.n	8001e70 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001e62:	23a0      	movs	r3, #160	; 0xa0
 8001e64:	18fb      	adds	r3, r7, r3
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a83      	ldr	r2, [pc, #524]	; (8002078 <HAL_UART_IRQHandler+0x29c>)
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	d100      	bne.n	8001e70 <HAL_UART_IRQHandler+0x94>
 8001e6e:	e107      	b.n	8002080 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001e70:	23a4      	movs	r3, #164	; 0xa4
 8001e72:	18fb      	adds	r3, r7, r3
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2201      	movs	r2, #1
 8001e78:	4013      	ands	r3, r2
 8001e7a:	d012      	beq.n	8001ea2 <HAL_UART_IRQHandler+0xc6>
 8001e7c:	23a0      	movs	r3, #160	; 0xa0
 8001e7e:	18fb      	adds	r3, r7, r3
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	2380      	movs	r3, #128	; 0x80
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	4013      	ands	r3, r2
 8001e88:	d00b      	beq.n	8001ea2 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2280      	movs	r2, #128	; 0x80
 8001e96:	589b      	ldr	r3, [r3, r2]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2180      	movs	r1, #128	; 0x80
 8001ea0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001ea2:	23a4      	movs	r3, #164	; 0xa4
 8001ea4:	18fb      	adds	r3, r7, r3
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	4013      	ands	r3, r2
 8001eac:	d011      	beq.n	8001ed2 <HAL_UART_IRQHandler+0xf6>
 8001eae:	239c      	movs	r3, #156	; 0x9c
 8001eb0:	18fb      	adds	r3, r7, r3
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	d00b      	beq.n	8001ed2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2280      	movs	r2, #128	; 0x80
 8001ec6:	589b      	ldr	r3, [r3, r2]
 8001ec8:	2204      	movs	r2, #4
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2180      	movs	r1, #128	; 0x80
 8001ed0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001ed2:	23a4      	movs	r3, #164	; 0xa4
 8001ed4:	18fb      	adds	r3, r7, r3
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2204      	movs	r2, #4
 8001eda:	4013      	ands	r3, r2
 8001edc:	d011      	beq.n	8001f02 <HAL_UART_IRQHandler+0x126>
 8001ede:	239c      	movs	r3, #156	; 0x9c
 8001ee0:	18fb      	adds	r3, r7, r3
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d00b      	beq.n	8001f02 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2204      	movs	r2, #4
 8001ef0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2280      	movs	r2, #128	; 0x80
 8001ef6:	589b      	ldr	r3, [r3, r2]
 8001ef8:	2202      	movs	r2, #2
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2180      	movs	r1, #128	; 0x80
 8001f00:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001f02:	23a4      	movs	r3, #164	; 0xa4
 8001f04:	18fb      	adds	r3, r7, r3
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2208      	movs	r2, #8
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	d017      	beq.n	8001f3e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001f0e:	23a0      	movs	r3, #160	; 0xa0
 8001f10:	18fb      	adds	r3, r7, r3
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2220      	movs	r2, #32
 8001f16:	4013      	ands	r3, r2
 8001f18:	d105      	bne.n	8001f26 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001f1a:	239c      	movs	r3, #156	; 0x9c
 8001f1c:	18fb      	adds	r3, r7, r3
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2201      	movs	r2, #1
 8001f22:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001f24:	d00b      	beq.n	8001f3e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2208      	movs	r2, #8
 8001f2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2280      	movs	r2, #128	; 0x80
 8001f32:	589b      	ldr	r3, [r3, r2]
 8001f34:	2208      	movs	r2, #8
 8001f36:	431a      	orrs	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2180      	movs	r1, #128	; 0x80
 8001f3c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001f3e:	23a4      	movs	r3, #164	; 0xa4
 8001f40:	18fb      	adds	r3, r7, r3
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	2380      	movs	r3, #128	; 0x80
 8001f46:	011b      	lsls	r3, r3, #4
 8001f48:	4013      	ands	r3, r2
 8001f4a:	d013      	beq.n	8001f74 <HAL_UART_IRQHandler+0x198>
 8001f4c:	23a0      	movs	r3, #160	; 0xa0
 8001f4e:	18fb      	adds	r3, r7, r3
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	2380      	movs	r3, #128	; 0x80
 8001f54:	04db      	lsls	r3, r3, #19
 8001f56:	4013      	ands	r3, r2
 8001f58:	d00c      	beq.n	8001f74 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2280      	movs	r2, #128	; 0x80
 8001f60:	0112      	lsls	r2, r2, #4
 8001f62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2280      	movs	r2, #128	; 0x80
 8001f68:	589b      	ldr	r3, [r3, r2]
 8001f6a:	2220      	movs	r2, #32
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2180      	movs	r1, #128	; 0x80
 8001f72:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2280      	movs	r2, #128	; 0x80
 8001f78:	589b      	ldr	r3, [r3, r2]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d100      	bne.n	8001f80 <HAL_UART_IRQHandler+0x1a4>
 8001f7e:	e1f7      	b.n	8002370 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001f80:	23a4      	movs	r3, #164	; 0xa4
 8001f82:	18fb      	adds	r3, r7, r3
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2220      	movs	r2, #32
 8001f88:	4013      	ands	r3, r2
 8001f8a:	d00e      	beq.n	8001faa <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001f8c:	23a0      	movs	r3, #160	; 0xa0
 8001f8e:	18fb      	adds	r3, r7, r3
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2220      	movs	r2, #32
 8001f94:	4013      	ands	r3, r2
 8001f96:	d008      	beq.n	8001faa <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d004      	beq.n	8001faa <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	0010      	movs	r0, r2
 8001fa8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2280      	movs	r2, #128	; 0x80
 8001fae:	589b      	ldr	r3, [r3, r2]
 8001fb0:	2194      	movs	r1, #148	; 0x94
 8001fb2:	187a      	adds	r2, r7, r1
 8001fb4:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	2240      	movs	r2, #64	; 0x40
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	2b40      	cmp	r3, #64	; 0x40
 8001fc2:	d004      	beq.n	8001fce <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001fc4:	187b      	adds	r3, r7, r1
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2228      	movs	r2, #40	; 0x28
 8001fca:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001fcc:	d047      	beq.n	800205e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	f000 fd9f 	bl	8002b14 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	2240      	movs	r2, #64	; 0x40
 8001fde:	4013      	ands	r3, r2
 8001fe0:	2b40      	cmp	r3, #64	; 0x40
 8001fe2:	d137      	bne.n	8002054 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fe4:	f3ef 8310 	mrs	r3, PRIMASK
 8001fe8:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8001fea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001fec:	2090      	movs	r0, #144	; 0x90
 8001fee:	183a      	adds	r2, r7, r0
 8001ff0:	6013      	str	r3, [r2, #0]
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ff6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ff8:	f383 8810 	msr	PRIMASK, r3
}
 8001ffc:	46c0      	nop			; (mov r8, r8)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2140      	movs	r1, #64	; 0x40
 800200a:	438a      	bics	r2, r1
 800200c:	609a      	str	r2, [r3, #8]
 800200e:	183b      	adds	r3, r7, r0
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002014:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002016:	f383 8810 	msr	PRIMASK, r3
}
 800201a:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002020:	2b00      	cmp	r3, #0
 8002022:	d012      	beq.n	800204a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002028:	4a14      	ldr	r2, [pc, #80]	; (800207c <HAL_UART_IRQHandler+0x2a0>)
 800202a:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002030:	0018      	movs	r0, r3
 8002032:	f7fe fdad 	bl	8000b90 <HAL_DMA_Abort_IT>
 8002036:	1e03      	subs	r3, r0, #0
 8002038:	d01a      	beq.n	8002070 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800203e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002044:	0018      	movs	r0, r3
 8002046:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002048:	e012      	b.n	8002070 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	0018      	movs	r0, r3
 800204e:	f000 f9a5 	bl	800239c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002052:	e00d      	b.n	8002070 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	0018      	movs	r0, r3
 8002058:	f000 f9a0 	bl	800239c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800205c:	e008      	b.n	8002070 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	0018      	movs	r0, r3
 8002062:	f000 f99b 	bl	800239c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2280      	movs	r2, #128	; 0x80
 800206a:	2100      	movs	r1, #0
 800206c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800206e:	e17f      	b.n	8002370 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002070:	46c0      	nop			; (mov r8, r8)
    return;
 8002072:	e17d      	b.n	8002370 <HAL_UART_IRQHandler+0x594>
 8002074:	0000080f 	.word	0x0000080f
 8002078:	04000120 	.word	0x04000120
 800207c:	08002bd9 	.word	0x08002bd9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002084:	2b01      	cmp	r3, #1
 8002086:	d000      	beq.n	800208a <HAL_UART_IRQHandler+0x2ae>
 8002088:	e131      	b.n	80022ee <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800208a:	23a4      	movs	r3, #164	; 0xa4
 800208c:	18fb      	adds	r3, r7, r3
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2210      	movs	r2, #16
 8002092:	4013      	ands	r3, r2
 8002094:	d100      	bne.n	8002098 <HAL_UART_IRQHandler+0x2bc>
 8002096:	e12a      	b.n	80022ee <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002098:	23a0      	movs	r3, #160	; 0xa0
 800209a:	18fb      	adds	r3, r7, r3
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2210      	movs	r2, #16
 80020a0:	4013      	ands	r3, r2
 80020a2:	d100      	bne.n	80020a6 <HAL_UART_IRQHandler+0x2ca>
 80020a4:	e123      	b.n	80022ee <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2210      	movs	r2, #16
 80020ac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	2240      	movs	r2, #64	; 0x40
 80020b6:	4013      	ands	r3, r2
 80020b8:	2b40      	cmp	r3, #64	; 0x40
 80020ba:	d000      	beq.n	80020be <HAL_UART_IRQHandler+0x2e2>
 80020bc:	e09b      	b.n	80021f6 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	685a      	ldr	r2, [r3, #4]
 80020c6:	217e      	movs	r1, #126	; 0x7e
 80020c8:	187b      	adds	r3, r7, r1
 80020ca:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80020cc:	187b      	adds	r3, r7, r1
 80020ce:	881b      	ldrh	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d100      	bne.n	80020d6 <HAL_UART_IRQHandler+0x2fa>
 80020d4:	e14e      	b.n	8002374 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2258      	movs	r2, #88	; 0x58
 80020da:	5a9b      	ldrh	r3, [r3, r2]
 80020dc:	187a      	adds	r2, r7, r1
 80020de:	8812      	ldrh	r2, [r2, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d300      	bcc.n	80020e6 <HAL_UART_IRQHandler+0x30a>
 80020e4:	e146      	b.n	8002374 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	187a      	adds	r2, r7, r1
 80020ea:	215a      	movs	r1, #90	; 0x5a
 80020ec:	8812      	ldrh	r2, [r2, #0]
 80020ee:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	2b20      	cmp	r3, #32
 80020f8:	d06e      	beq.n	80021d8 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020fa:	f3ef 8310 	mrs	r3, PRIMASK
 80020fe:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002102:	67bb      	str	r3, [r7, #120]	; 0x78
 8002104:	2301      	movs	r3, #1
 8002106:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800210a:	f383 8810 	msr	PRIMASK, r3
}
 800210e:	46c0      	nop			; (mov r8, r8)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	499a      	ldr	r1, [pc, #616]	; (8002384 <HAL_UART_IRQHandler+0x5a8>)
 800211c:	400a      	ands	r2, r1
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002122:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002126:	f383 8810 	msr	PRIMASK, r3
}
 800212a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800212c:	f3ef 8310 	mrs	r3, PRIMASK
 8002130:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002134:	677b      	str	r3, [r7, #116]	; 0x74
 8002136:	2301      	movs	r3, #1
 8002138:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800213a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800213c:	f383 8810 	msr	PRIMASK, r3
}
 8002140:	46c0      	nop			; (mov r8, r8)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2101      	movs	r1, #1
 800214e:	438a      	bics	r2, r1
 8002150:	609a      	str	r2, [r3, #8]
 8002152:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002154:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002156:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002158:	f383 8810 	msr	PRIMASK, r3
}
 800215c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800215e:	f3ef 8310 	mrs	r3, PRIMASK
 8002162:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002164:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002166:	673b      	str	r3, [r7, #112]	; 0x70
 8002168:	2301      	movs	r3, #1
 800216a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800216c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800216e:	f383 8810 	msr	PRIMASK, r3
}
 8002172:	46c0      	nop			; (mov r8, r8)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	689a      	ldr	r2, [r3, #8]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2140      	movs	r1, #64	; 0x40
 8002180:	438a      	bics	r2, r1
 8002182:	609a      	str	r2, [r3, #8]
 8002184:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002186:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002188:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800218a:	f383 8810 	msr	PRIMASK, r3
}
 800218e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2220      	movs	r2, #32
 8002194:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800219c:	f3ef 8310 	mrs	r3, PRIMASK
 80021a0:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80021a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80021a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80021a6:	2301      	movs	r3, #1
 80021a8:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80021ac:	f383 8810 	msr	PRIMASK, r3
}
 80021b0:	46c0      	nop			; (mov r8, r8)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2110      	movs	r1, #16
 80021be:	438a      	bics	r2, r1
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021c4:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80021c8:	f383 8810 	msr	PRIMASK, r3
}
 80021cc:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021d2:	0018      	movs	r0, r3
 80021d4:	f7fe fca4 	bl	8000b20 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2258      	movs	r2, #88	; 0x58
 80021dc:	5a9a      	ldrh	r2, [r3, r2]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	215a      	movs	r1, #90	; 0x5a
 80021e2:	5a5b      	ldrh	r3, [r3, r1]
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	0011      	movs	r1, r2
 80021ee:	0018      	movs	r0, r3
 80021f0:	f000 f8dc 	bl	80023ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80021f4:	e0be      	b.n	8002374 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2258      	movs	r2, #88	; 0x58
 80021fa:	5a99      	ldrh	r1, [r3, r2]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	225a      	movs	r2, #90	; 0x5a
 8002200:	5a9b      	ldrh	r3, [r3, r2]
 8002202:	b29a      	uxth	r2, r3
 8002204:	208e      	movs	r0, #142	; 0x8e
 8002206:	183b      	adds	r3, r7, r0
 8002208:	1a8a      	subs	r2, r1, r2
 800220a:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	225a      	movs	r2, #90	; 0x5a
 8002210:	5a9b      	ldrh	r3, [r3, r2]
 8002212:	b29b      	uxth	r3, r3
 8002214:	2b00      	cmp	r3, #0
 8002216:	d100      	bne.n	800221a <HAL_UART_IRQHandler+0x43e>
 8002218:	e0ae      	b.n	8002378 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 800221a:	183b      	adds	r3, r7, r0
 800221c:	881b      	ldrh	r3, [r3, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d100      	bne.n	8002224 <HAL_UART_IRQHandler+0x448>
 8002222:	e0a9      	b.n	8002378 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002224:	f3ef 8310 	mrs	r3, PRIMASK
 8002228:	60fb      	str	r3, [r7, #12]
  return(result);
 800222a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800222c:	2488      	movs	r4, #136	; 0x88
 800222e:	193a      	adds	r2, r7, r4
 8002230:	6013      	str	r3, [r2, #0]
 8002232:	2301      	movs	r3, #1
 8002234:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	f383 8810 	msr	PRIMASK, r3
}
 800223c:	46c0      	nop			; (mov r8, r8)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	494f      	ldr	r1, [pc, #316]	; (8002388 <HAL_UART_IRQHandler+0x5ac>)
 800224a:	400a      	ands	r2, r1
 800224c:	601a      	str	r2, [r3, #0]
 800224e:	193b      	adds	r3, r7, r4
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	f383 8810 	msr	PRIMASK, r3
}
 800225a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800225c:	f3ef 8310 	mrs	r3, PRIMASK
 8002260:	61bb      	str	r3, [r7, #24]
  return(result);
 8002262:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002264:	2484      	movs	r4, #132	; 0x84
 8002266:	193a      	adds	r2, r7, r4
 8002268:	6013      	str	r3, [r2, #0]
 800226a:	2301      	movs	r3, #1
 800226c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	f383 8810 	msr	PRIMASK, r3
}
 8002274:	46c0      	nop			; (mov r8, r8)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2101      	movs	r1, #1
 8002282:	438a      	bics	r2, r1
 8002284:	609a      	str	r2, [r3, #8]
 8002286:	193b      	adds	r3, r7, r4
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800228c:	6a3b      	ldr	r3, [r7, #32]
 800228e:	f383 8810 	msr	PRIMASK, r3
}
 8002292:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2220      	movs	r2, #32
 8002298:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022a6:	f3ef 8310 	mrs	r3, PRIMASK
 80022aa:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80022ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80022ae:	2480      	movs	r4, #128	; 0x80
 80022b0:	193a      	adds	r2, r7, r4
 80022b2:	6013      	str	r3, [r2, #0]
 80022b4:	2301      	movs	r3, #1
 80022b6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ba:	f383 8810 	msr	PRIMASK, r3
}
 80022be:	46c0      	nop			; (mov r8, r8)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2110      	movs	r1, #16
 80022cc:	438a      	bics	r2, r1
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	193b      	adds	r3, r7, r4
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d8:	f383 8810 	msr	PRIMASK, r3
}
 80022dc:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80022de:	183b      	adds	r3, r7, r0
 80022e0:	881a      	ldrh	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	0011      	movs	r1, r2
 80022e6:	0018      	movs	r0, r3
 80022e8:	f000 f860 	bl	80023ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80022ec:	e044      	b.n	8002378 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80022ee:	23a4      	movs	r3, #164	; 0xa4
 80022f0:	18fb      	adds	r3, r7, r3
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	2380      	movs	r3, #128	; 0x80
 80022f6:	035b      	lsls	r3, r3, #13
 80022f8:	4013      	ands	r3, r2
 80022fa:	d010      	beq.n	800231e <HAL_UART_IRQHandler+0x542>
 80022fc:	239c      	movs	r3, #156	; 0x9c
 80022fe:	18fb      	adds	r3, r7, r3
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	2380      	movs	r3, #128	; 0x80
 8002304:	03db      	lsls	r3, r3, #15
 8002306:	4013      	ands	r3, r2
 8002308:	d009      	beq.n	800231e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2280      	movs	r2, #128	; 0x80
 8002310:	0352      	lsls	r2, r2, #13
 8002312:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	0018      	movs	r0, r3
 8002318:	f000 fca0 	bl	8002c5c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800231c:	e02f      	b.n	800237e <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800231e:	23a4      	movs	r3, #164	; 0xa4
 8002320:	18fb      	adds	r3, r7, r3
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2280      	movs	r2, #128	; 0x80
 8002326:	4013      	ands	r3, r2
 8002328:	d00f      	beq.n	800234a <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800232a:	23a0      	movs	r3, #160	; 0xa0
 800232c:	18fb      	adds	r3, r7, r3
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2280      	movs	r2, #128	; 0x80
 8002332:	4013      	ands	r3, r2
 8002334:	d009      	beq.n	800234a <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800233a:	2b00      	cmp	r3, #0
 800233c:	d01e      	beq.n	800237c <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	0010      	movs	r0, r2
 8002346:	4798      	blx	r3
    }
    return;
 8002348:	e018      	b.n	800237c <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800234a:	23a4      	movs	r3, #164	; 0xa4
 800234c:	18fb      	adds	r3, r7, r3
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2240      	movs	r2, #64	; 0x40
 8002352:	4013      	ands	r3, r2
 8002354:	d013      	beq.n	800237e <HAL_UART_IRQHandler+0x5a2>
 8002356:	23a0      	movs	r3, #160	; 0xa0
 8002358:	18fb      	adds	r3, r7, r3
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2240      	movs	r2, #64	; 0x40
 800235e:	4013      	ands	r3, r2
 8002360:	d00d      	beq.n	800237e <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	0018      	movs	r0, r3
 8002366:	f000 fc4e 	bl	8002c06 <UART_EndTransmit_IT>
    return;
 800236a:	e008      	b.n	800237e <HAL_UART_IRQHandler+0x5a2>
      return;
 800236c:	46c0      	nop			; (mov r8, r8)
 800236e:	e006      	b.n	800237e <HAL_UART_IRQHandler+0x5a2>
    return;
 8002370:	46c0      	nop			; (mov r8, r8)
 8002372:	e004      	b.n	800237e <HAL_UART_IRQHandler+0x5a2>
      return;
 8002374:	46c0      	nop			; (mov r8, r8)
 8002376:	e002      	b.n	800237e <HAL_UART_IRQHandler+0x5a2>
      return;
 8002378:	46c0      	nop			; (mov r8, r8)
 800237a:	e000      	b.n	800237e <HAL_UART_IRQHandler+0x5a2>
    return;
 800237c:	46c0      	nop			; (mov r8, r8)
  }

}
 800237e:	46bd      	mov	sp, r7
 8002380:	b02b      	add	sp, #172	; 0xac
 8002382:	bd90      	pop	{r4, r7, pc}
 8002384:	fffffeff 	.word	0xfffffeff
 8002388:	fffffedf 	.word	0xfffffedf

0800238c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002394:	46c0      	nop			; (mov r8, r8)
 8002396:	46bd      	mov	sp, r7
 8002398:	b002      	add	sp, #8
 800239a:	bd80      	pop	{r7, pc}

0800239c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80023a4:	46c0      	nop			; (mov r8, r8)
 80023a6:	46bd      	mov	sp, r7
 80023a8:	b002      	add	sp, #8
 80023aa:	bd80      	pop	{r7, pc}

080023ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	000a      	movs	r2, r1
 80023b6:	1cbb      	adds	r3, r7, #2
 80023b8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80023ba:	46c0      	nop			; (mov r8, r8)
 80023bc:	46bd      	mov	sp, r7
 80023be:	b002      	add	sp, #8
 80023c0:	bd80      	pop	{r7, pc}
	...

080023c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b088      	sub	sp, #32
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80023cc:	231e      	movs	r3, #30
 80023ce:	18fb      	adds	r3, r7, r3
 80023d0:	2200      	movs	r2, #0
 80023d2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689a      	ldr	r2, [r3, #8]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	431a      	orrs	r2, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	431a      	orrs	r2, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	69db      	ldr	r3, [r3, #28]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4abe      	ldr	r2, [pc, #760]	; (80026ec <UART_SetConfig+0x328>)
 80023f4:	4013      	ands	r3, r2
 80023f6:	0019      	movs	r1, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	430a      	orrs	r2, r1
 8002400:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	4ab9      	ldr	r2, [pc, #740]	; (80026f0 <UART_SetConfig+0x32c>)
 800240a:	4013      	ands	r3, r2
 800240c:	0019      	movs	r1, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	68da      	ldr	r2, [r3, #12]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	699b      	ldr	r3, [r3, #24]
 800241e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	4313      	orrs	r3, r2
 8002428:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	4ab0      	ldr	r2, [pc, #704]	; (80026f4 <UART_SetConfig+0x330>)
 8002432:	4013      	ands	r3, r2
 8002434:	0019      	movs	r1, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	697a      	ldr	r2, [r7, #20]
 800243c:	430a      	orrs	r2, r1
 800243e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4aac      	ldr	r2, [pc, #688]	; (80026f8 <UART_SetConfig+0x334>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d127      	bne.n	800249a <UART_SetConfig+0xd6>
 800244a:	4bac      	ldr	r3, [pc, #688]	; (80026fc <UART_SetConfig+0x338>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244e:	2203      	movs	r2, #3
 8002450:	4013      	ands	r3, r2
 8002452:	2b03      	cmp	r3, #3
 8002454:	d00d      	beq.n	8002472 <UART_SetConfig+0xae>
 8002456:	d81b      	bhi.n	8002490 <UART_SetConfig+0xcc>
 8002458:	2b02      	cmp	r3, #2
 800245a:	d014      	beq.n	8002486 <UART_SetConfig+0xc2>
 800245c:	d818      	bhi.n	8002490 <UART_SetConfig+0xcc>
 800245e:	2b00      	cmp	r3, #0
 8002460:	d002      	beq.n	8002468 <UART_SetConfig+0xa4>
 8002462:	2b01      	cmp	r3, #1
 8002464:	d00a      	beq.n	800247c <UART_SetConfig+0xb8>
 8002466:	e013      	b.n	8002490 <UART_SetConfig+0xcc>
 8002468:	231f      	movs	r3, #31
 800246a:	18fb      	adds	r3, r7, r3
 800246c:	2200      	movs	r2, #0
 800246e:	701a      	strb	r2, [r3, #0]
 8002470:	e0bd      	b.n	80025ee <UART_SetConfig+0x22a>
 8002472:	231f      	movs	r3, #31
 8002474:	18fb      	adds	r3, r7, r3
 8002476:	2202      	movs	r2, #2
 8002478:	701a      	strb	r2, [r3, #0]
 800247a:	e0b8      	b.n	80025ee <UART_SetConfig+0x22a>
 800247c:	231f      	movs	r3, #31
 800247e:	18fb      	adds	r3, r7, r3
 8002480:	2204      	movs	r2, #4
 8002482:	701a      	strb	r2, [r3, #0]
 8002484:	e0b3      	b.n	80025ee <UART_SetConfig+0x22a>
 8002486:	231f      	movs	r3, #31
 8002488:	18fb      	adds	r3, r7, r3
 800248a:	2208      	movs	r2, #8
 800248c:	701a      	strb	r2, [r3, #0]
 800248e:	e0ae      	b.n	80025ee <UART_SetConfig+0x22a>
 8002490:	231f      	movs	r3, #31
 8002492:	18fb      	adds	r3, r7, r3
 8002494:	2210      	movs	r2, #16
 8002496:	701a      	strb	r2, [r3, #0]
 8002498:	e0a9      	b.n	80025ee <UART_SetConfig+0x22a>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a98      	ldr	r2, [pc, #608]	; (8002700 <UART_SetConfig+0x33c>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d134      	bne.n	800250e <UART_SetConfig+0x14a>
 80024a4:	4b95      	ldr	r3, [pc, #596]	; (80026fc <UART_SetConfig+0x338>)
 80024a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024a8:	23c0      	movs	r3, #192	; 0xc0
 80024aa:	029b      	lsls	r3, r3, #10
 80024ac:	4013      	ands	r3, r2
 80024ae:	22c0      	movs	r2, #192	; 0xc0
 80024b0:	0292      	lsls	r2, r2, #10
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d017      	beq.n	80024e6 <UART_SetConfig+0x122>
 80024b6:	22c0      	movs	r2, #192	; 0xc0
 80024b8:	0292      	lsls	r2, r2, #10
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d822      	bhi.n	8002504 <UART_SetConfig+0x140>
 80024be:	2280      	movs	r2, #128	; 0x80
 80024c0:	0292      	lsls	r2, r2, #10
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d019      	beq.n	80024fa <UART_SetConfig+0x136>
 80024c6:	2280      	movs	r2, #128	; 0x80
 80024c8:	0292      	lsls	r2, r2, #10
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d81a      	bhi.n	8002504 <UART_SetConfig+0x140>
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d004      	beq.n	80024dc <UART_SetConfig+0x118>
 80024d2:	2280      	movs	r2, #128	; 0x80
 80024d4:	0252      	lsls	r2, r2, #9
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d00a      	beq.n	80024f0 <UART_SetConfig+0x12c>
 80024da:	e013      	b.n	8002504 <UART_SetConfig+0x140>
 80024dc:	231f      	movs	r3, #31
 80024de:	18fb      	adds	r3, r7, r3
 80024e0:	2200      	movs	r2, #0
 80024e2:	701a      	strb	r2, [r3, #0]
 80024e4:	e083      	b.n	80025ee <UART_SetConfig+0x22a>
 80024e6:	231f      	movs	r3, #31
 80024e8:	18fb      	adds	r3, r7, r3
 80024ea:	2202      	movs	r2, #2
 80024ec:	701a      	strb	r2, [r3, #0]
 80024ee:	e07e      	b.n	80025ee <UART_SetConfig+0x22a>
 80024f0:	231f      	movs	r3, #31
 80024f2:	18fb      	adds	r3, r7, r3
 80024f4:	2204      	movs	r2, #4
 80024f6:	701a      	strb	r2, [r3, #0]
 80024f8:	e079      	b.n	80025ee <UART_SetConfig+0x22a>
 80024fa:	231f      	movs	r3, #31
 80024fc:	18fb      	adds	r3, r7, r3
 80024fe:	2208      	movs	r2, #8
 8002500:	701a      	strb	r2, [r3, #0]
 8002502:	e074      	b.n	80025ee <UART_SetConfig+0x22a>
 8002504:	231f      	movs	r3, #31
 8002506:	18fb      	adds	r3, r7, r3
 8002508:	2210      	movs	r2, #16
 800250a:	701a      	strb	r2, [r3, #0]
 800250c:	e06f      	b.n	80025ee <UART_SetConfig+0x22a>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a7c      	ldr	r2, [pc, #496]	; (8002704 <UART_SetConfig+0x340>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d134      	bne.n	8002582 <UART_SetConfig+0x1be>
 8002518:	4b78      	ldr	r3, [pc, #480]	; (80026fc <UART_SetConfig+0x338>)
 800251a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800251c:	23c0      	movs	r3, #192	; 0xc0
 800251e:	031b      	lsls	r3, r3, #12
 8002520:	4013      	ands	r3, r2
 8002522:	22c0      	movs	r2, #192	; 0xc0
 8002524:	0312      	lsls	r2, r2, #12
 8002526:	4293      	cmp	r3, r2
 8002528:	d017      	beq.n	800255a <UART_SetConfig+0x196>
 800252a:	22c0      	movs	r2, #192	; 0xc0
 800252c:	0312      	lsls	r2, r2, #12
 800252e:	4293      	cmp	r3, r2
 8002530:	d822      	bhi.n	8002578 <UART_SetConfig+0x1b4>
 8002532:	2280      	movs	r2, #128	; 0x80
 8002534:	0312      	lsls	r2, r2, #12
 8002536:	4293      	cmp	r3, r2
 8002538:	d019      	beq.n	800256e <UART_SetConfig+0x1aa>
 800253a:	2280      	movs	r2, #128	; 0x80
 800253c:	0312      	lsls	r2, r2, #12
 800253e:	4293      	cmp	r3, r2
 8002540:	d81a      	bhi.n	8002578 <UART_SetConfig+0x1b4>
 8002542:	2b00      	cmp	r3, #0
 8002544:	d004      	beq.n	8002550 <UART_SetConfig+0x18c>
 8002546:	2280      	movs	r2, #128	; 0x80
 8002548:	02d2      	lsls	r2, r2, #11
 800254a:	4293      	cmp	r3, r2
 800254c:	d00a      	beq.n	8002564 <UART_SetConfig+0x1a0>
 800254e:	e013      	b.n	8002578 <UART_SetConfig+0x1b4>
 8002550:	231f      	movs	r3, #31
 8002552:	18fb      	adds	r3, r7, r3
 8002554:	2200      	movs	r2, #0
 8002556:	701a      	strb	r2, [r3, #0]
 8002558:	e049      	b.n	80025ee <UART_SetConfig+0x22a>
 800255a:	231f      	movs	r3, #31
 800255c:	18fb      	adds	r3, r7, r3
 800255e:	2202      	movs	r2, #2
 8002560:	701a      	strb	r2, [r3, #0]
 8002562:	e044      	b.n	80025ee <UART_SetConfig+0x22a>
 8002564:	231f      	movs	r3, #31
 8002566:	18fb      	adds	r3, r7, r3
 8002568:	2204      	movs	r2, #4
 800256a:	701a      	strb	r2, [r3, #0]
 800256c:	e03f      	b.n	80025ee <UART_SetConfig+0x22a>
 800256e:	231f      	movs	r3, #31
 8002570:	18fb      	adds	r3, r7, r3
 8002572:	2208      	movs	r2, #8
 8002574:	701a      	strb	r2, [r3, #0]
 8002576:	e03a      	b.n	80025ee <UART_SetConfig+0x22a>
 8002578:	231f      	movs	r3, #31
 800257a:	18fb      	adds	r3, r7, r3
 800257c:	2210      	movs	r2, #16
 800257e:	701a      	strb	r2, [r3, #0]
 8002580:	e035      	b.n	80025ee <UART_SetConfig+0x22a>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a60      	ldr	r2, [pc, #384]	; (8002708 <UART_SetConfig+0x344>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d104      	bne.n	8002596 <UART_SetConfig+0x1d2>
 800258c:	231f      	movs	r3, #31
 800258e:	18fb      	adds	r3, r7, r3
 8002590:	2200      	movs	r2, #0
 8002592:	701a      	strb	r2, [r3, #0]
 8002594:	e02b      	b.n	80025ee <UART_SetConfig+0x22a>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a5c      	ldr	r2, [pc, #368]	; (800270c <UART_SetConfig+0x348>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d104      	bne.n	80025aa <UART_SetConfig+0x1e6>
 80025a0:	231f      	movs	r3, #31
 80025a2:	18fb      	adds	r3, r7, r3
 80025a4:	2200      	movs	r2, #0
 80025a6:	701a      	strb	r2, [r3, #0]
 80025a8:	e021      	b.n	80025ee <UART_SetConfig+0x22a>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a58      	ldr	r2, [pc, #352]	; (8002710 <UART_SetConfig+0x34c>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d104      	bne.n	80025be <UART_SetConfig+0x1fa>
 80025b4:	231f      	movs	r3, #31
 80025b6:	18fb      	adds	r3, r7, r3
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]
 80025bc:	e017      	b.n	80025ee <UART_SetConfig+0x22a>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a54      	ldr	r2, [pc, #336]	; (8002714 <UART_SetConfig+0x350>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d104      	bne.n	80025d2 <UART_SetConfig+0x20e>
 80025c8:	231f      	movs	r3, #31
 80025ca:	18fb      	adds	r3, r7, r3
 80025cc:	2200      	movs	r2, #0
 80025ce:	701a      	strb	r2, [r3, #0]
 80025d0:	e00d      	b.n	80025ee <UART_SetConfig+0x22a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a50      	ldr	r2, [pc, #320]	; (8002718 <UART_SetConfig+0x354>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d104      	bne.n	80025e6 <UART_SetConfig+0x222>
 80025dc:	231f      	movs	r3, #31
 80025de:	18fb      	adds	r3, r7, r3
 80025e0:	2200      	movs	r2, #0
 80025e2:	701a      	strb	r2, [r3, #0]
 80025e4:	e003      	b.n	80025ee <UART_SetConfig+0x22a>
 80025e6:	231f      	movs	r3, #31
 80025e8:	18fb      	adds	r3, r7, r3
 80025ea:	2210      	movs	r2, #16
 80025ec:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	69da      	ldr	r2, [r3, #28]
 80025f2:	2380      	movs	r3, #128	; 0x80
 80025f4:	021b      	lsls	r3, r3, #8
 80025f6:	429a      	cmp	r2, r3
 80025f8:	d15d      	bne.n	80026b6 <UART_SetConfig+0x2f2>
  {
    switch (clocksource)
 80025fa:	231f      	movs	r3, #31
 80025fc:	18fb      	adds	r3, r7, r3
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	2b08      	cmp	r3, #8
 8002602:	d015      	beq.n	8002630 <UART_SetConfig+0x26c>
 8002604:	dc18      	bgt.n	8002638 <UART_SetConfig+0x274>
 8002606:	2b04      	cmp	r3, #4
 8002608:	d00d      	beq.n	8002626 <UART_SetConfig+0x262>
 800260a:	dc15      	bgt.n	8002638 <UART_SetConfig+0x274>
 800260c:	2b00      	cmp	r3, #0
 800260e:	d002      	beq.n	8002616 <UART_SetConfig+0x252>
 8002610:	2b02      	cmp	r3, #2
 8002612:	d005      	beq.n	8002620 <UART_SetConfig+0x25c>
 8002614:	e010      	b.n	8002638 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002616:	f7ff fa77 	bl	8001b08 <HAL_RCC_GetPCLK1Freq>
 800261a:	0003      	movs	r3, r0
 800261c:	61bb      	str	r3, [r7, #24]
        break;
 800261e:	e012      	b.n	8002646 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002620:	4b3e      	ldr	r3, [pc, #248]	; (800271c <UART_SetConfig+0x358>)
 8002622:	61bb      	str	r3, [r7, #24]
        break;
 8002624:	e00f      	b.n	8002646 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002626:	f7ff f9e5 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 800262a:	0003      	movs	r3, r0
 800262c:	61bb      	str	r3, [r7, #24]
        break;
 800262e:	e00a      	b.n	8002646 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002630:	2380      	movs	r3, #128	; 0x80
 8002632:	021b      	lsls	r3, r3, #8
 8002634:	61bb      	str	r3, [r7, #24]
        break;
 8002636:	e006      	b.n	8002646 <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 8002638:	2300      	movs	r3, #0
 800263a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800263c:	231e      	movs	r3, #30
 800263e:	18fb      	adds	r3, r7, r3
 8002640:	2201      	movs	r2, #1
 8002642:	701a      	strb	r2, [r3, #0]
        break;
 8002644:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d100      	bne.n	800264e <UART_SetConfig+0x28a>
 800264c:	e095      	b.n	800277a <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	005a      	lsls	r2, r3, #1
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	085b      	lsrs	r3, r3, #1
 8002658:	18d2      	adds	r2, r2, r3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	0019      	movs	r1, r3
 8002660:	0010      	movs	r0, r2
 8002662:	f7fd fd4f 	bl	8000104 <__udivsi3>
 8002666:	0003      	movs	r3, r0
 8002668:	b29b      	uxth	r3, r3
 800266a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	2b0f      	cmp	r3, #15
 8002670:	d91c      	bls.n	80026ac <UART_SetConfig+0x2e8>
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	2380      	movs	r3, #128	; 0x80
 8002676:	025b      	lsls	r3, r3, #9
 8002678:	429a      	cmp	r2, r3
 800267a:	d217      	bcs.n	80026ac <UART_SetConfig+0x2e8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	b29a      	uxth	r2, r3
 8002680:	200e      	movs	r0, #14
 8002682:	183b      	adds	r3, r7, r0
 8002684:	210f      	movs	r1, #15
 8002686:	438a      	bics	r2, r1
 8002688:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	085b      	lsrs	r3, r3, #1
 800268e:	b29b      	uxth	r3, r3
 8002690:	2207      	movs	r2, #7
 8002692:	4013      	ands	r3, r2
 8002694:	b299      	uxth	r1, r3
 8002696:	183b      	adds	r3, r7, r0
 8002698:	183a      	adds	r2, r7, r0
 800269a:	8812      	ldrh	r2, [r2, #0]
 800269c:	430a      	orrs	r2, r1
 800269e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	183a      	adds	r2, r7, r0
 80026a6:	8812      	ldrh	r2, [r2, #0]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	e066      	b.n	800277a <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 80026ac:	231e      	movs	r3, #30
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	2201      	movs	r2, #1
 80026b2:	701a      	strb	r2, [r3, #0]
 80026b4:	e061      	b.n	800277a <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80026b6:	231f      	movs	r3, #31
 80026b8:	18fb      	adds	r3, r7, r3
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	2b08      	cmp	r3, #8
 80026be:	d02f      	beq.n	8002720 <UART_SetConfig+0x35c>
 80026c0:	dc32      	bgt.n	8002728 <UART_SetConfig+0x364>
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d00d      	beq.n	80026e2 <UART_SetConfig+0x31e>
 80026c6:	dc2f      	bgt.n	8002728 <UART_SetConfig+0x364>
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d002      	beq.n	80026d2 <UART_SetConfig+0x30e>
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d005      	beq.n	80026dc <UART_SetConfig+0x318>
 80026d0:	e02a      	b.n	8002728 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026d2:	f7ff fa19 	bl	8001b08 <HAL_RCC_GetPCLK1Freq>
 80026d6:	0003      	movs	r3, r0
 80026d8:	61bb      	str	r3, [r7, #24]
        break;
 80026da:	e02c      	b.n	8002736 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026dc:	4b0f      	ldr	r3, [pc, #60]	; (800271c <UART_SetConfig+0x358>)
 80026de:	61bb      	str	r3, [r7, #24]
        break;
 80026e0:	e029      	b.n	8002736 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026e2:	f7ff f987 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 80026e6:	0003      	movs	r3, r0
 80026e8:	61bb      	str	r3, [r7, #24]
        break;
 80026ea:	e024      	b.n	8002736 <UART_SetConfig+0x372>
 80026ec:	efff69f3 	.word	0xefff69f3
 80026f0:	ffffcfff 	.word	0xffffcfff
 80026f4:	fffff4ff 	.word	0xfffff4ff
 80026f8:	40013800 	.word	0x40013800
 80026fc:	40021000 	.word	0x40021000
 8002700:	40004400 	.word	0x40004400
 8002704:	40004800 	.word	0x40004800
 8002708:	40004c00 	.word	0x40004c00
 800270c:	40005000 	.word	0x40005000
 8002710:	40011400 	.word	0x40011400
 8002714:	40011800 	.word	0x40011800
 8002718:	40011c00 	.word	0x40011c00
 800271c:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002720:	2380      	movs	r3, #128	; 0x80
 8002722:	021b      	lsls	r3, r3, #8
 8002724:	61bb      	str	r3, [r7, #24]
        break;
 8002726:	e006      	b.n	8002736 <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 8002728:	2300      	movs	r3, #0
 800272a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800272c:	231e      	movs	r3, #30
 800272e:	18fb      	adds	r3, r7, r3
 8002730:	2201      	movs	r2, #1
 8002732:	701a      	strb	r2, [r3, #0]
        break;
 8002734:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d01e      	beq.n	800277a <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	085a      	lsrs	r2, r3, #1
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	18d2      	adds	r2, r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	0019      	movs	r1, r3
 800274c:	0010      	movs	r0, r2
 800274e:	f7fd fcd9 	bl	8000104 <__udivsi3>
 8002752:	0003      	movs	r3, r0
 8002754:	b29b      	uxth	r3, r3
 8002756:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	2b0f      	cmp	r3, #15
 800275c:	d909      	bls.n	8002772 <UART_SetConfig+0x3ae>
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	2380      	movs	r3, #128	; 0x80
 8002762:	025b      	lsls	r3, r3, #9
 8002764:	429a      	cmp	r2, r3
 8002766:	d204      	bcs.n	8002772 <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = usartdiv;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	60da      	str	r2, [r3, #12]
 8002770:	e003      	b.n	800277a <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8002772:	231e      	movs	r3, #30
 8002774:	18fb      	adds	r3, r7, r3
 8002776:	2201      	movs	r2, #1
 8002778:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002786:	231e      	movs	r3, #30
 8002788:	18fb      	adds	r3, r7, r3
 800278a:	781b      	ldrb	r3, [r3, #0]
}
 800278c:	0018      	movs	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	b008      	add	sp, #32
 8002792:	bd80      	pop	{r7, pc}

08002794 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a0:	2201      	movs	r2, #1
 80027a2:	4013      	ands	r3, r2
 80027a4:	d00b      	beq.n	80027be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	4a4a      	ldr	r2, [pc, #296]	; (80028d8 <UART_AdvFeatureConfig+0x144>)
 80027ae:	4013      	ands	r3, r2
 80027b0:	0019      	movs	r1, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	430a      	orrs	r2, r1
 80027bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c2:	2202      	movs	r2, #2
 80027c4:	4013      	ands	r3, r2
 80027c6:	d00b      	beq.n	80027e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	4a43      	ldr	r2, [pc, #268]	; (80028dc <UART_AdvFeatureConfig+0x148>)
 80027d0:	4013      	ands	r3, r2
 80027d2:	0019      	movs	r1, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	430a      	orrs	r2, r1
 80027de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e4:	2204      	movs	r2, #4
 80027e6:	4013      	ands	r3, r2
 80027e8:	d00b      	beq.n	8002802 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	4a3b      	ldr	r2, [pc, #236]	; (80028e0 <UART_AdvFeatureConfig+0x14c>)
 80027f2:	4013      	ands	r3, r2
 80027f4:	0019      	movs	r1, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	430a      	orrs	r2, r1
 8002800:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002806:	2208      	movs	r2, #8
 8002808:	4013      	ands	r3, r2
 800280a:	d00b      	beq.n	8002824 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	4a34      	ldr	r2, [pc, #208]	; (80028e4 <UART_AdvFeatureConfig+0x150>)
 8002814:	4013      	ands	r3, r2
 8002816:	0019      	movs	r1, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	430a      	orrs	r2, r1
 8002822:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002828:	2210      	movs	r2, #16
 800282a:	4013      	ands	r3, r2
 800282c:	d00b      	beq.n	8002846 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	4a2c      	ldr	r2, [pc, #176]	; (80028e8 <UART_AdvFeatureConfig+0x154>)
 8002836:	4013      	ands	r3, r2
 8002838:	0019      	movs	r1, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	430a      	orrs	r2, r1
 8002844:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284a:	2220      	movs	r2, #32
 800284c:	4013      	ands	r3, r2
 800284e:	d00b      	beq.n	8002868 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	4a25      	ldr	r2, [pc, #148]	; (80028ec <UART_AdvFeatureConfig+0x158>)
 8002858:	4013      	ands	r3, r2
 800285a:	0019      	movs	r1, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	430a      	orrs	r2, r1
 8002866:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286c:	2240      	movs	r2, #64	; 0x40
 800286e:	4013      	ands	r3, r2
 8002870:	d01d      	beq.n	80028ae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	4a1d      	ldr	r2, [pc, #116]	; (80028f0 <UART_AdvFeatureConfig+0x15c>)
 800287a:	4013      	ands	r3, r2
 800287c:	0019      	movs	r1, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800288e:	2380      	movs	r3, #128	; 0x80
 8002890:	035b      	lsls	r3, r3, #13
 8002892:	429a      	cmp	r2, r3
 8002894:	d10b      	bne.n	80028ae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	4a15      	ldr	r2, [pc, #84]	; (80028f4 <UART_AdvFeatureConfig+0x160>)
 800289e:	4013      	ands	r3, r2
 80028a0:	0019      	movs	r1, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	430a      	orrs	r2, r1
 80028ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b2:	2280      	movs	r2, #128	; 0x80
 80028b4:	4013      	ands	r3, r2
 80028b6:	d00b      	beq.n	80028d0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	4a0e      	ldr	r2, [pc, #56]	; (80028f8 <UART_AdvFeatureConfig+0x164>)
 80028c0:	4013      	ands	r3, r2
 80028c2:	0019      	movs	r1, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	605a      	str	r2, [r3, #4]
  }
}
 80028d0:	46c0      	nop			; (mov r8, r8)
 80028d2:	46bd      	mov	sp, r7
 80028d4:	b002      	add	sp, #8
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	fffdffff 	.word	0xfffdffff
 80028dc:	fffeffff 	.word	0xfffeffff
 80028e0:	fffbffff 	.word	0xfffbffff
 80028e4:	ffff7fff 	.word	0xffff7fff
 80028e8:	ffffefff 	.word	0xffffefff
 80028ec:	ffffdfff 	.word	0xffffdfff
 80028f0:	ffefffff 	.word	0xffefffff
 80028f4:	ff9fffff 	.word	0xff9fffff
 80028f8:	fff7ffff 	.word	0xfff7ffff

080028fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af02      	add	r7, sp, #8
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2280      	movs	r2, #128	; 0x80
 8002908:	2100      	movs	r1, #0
 800290a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800290c:	f7fd ffb4 	bl	8000878 <HAL_GetTick>
 8002910:	0003      	movs	r3, r0
 8002912:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2208      	movs	r2, #8
 800291c:	4013      	ands	r3, r2
 800291e:	2b08      	cmp	r3, #8
 8002920:	d10c      	bne.n	800293c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2280      	movs	r2, #128	; 0x80
 8002926:	0391      	lsls	r1, r2, #14
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	4a17      	ldr	r2, [pc, #92]	; (8002988 <UART_CheckIdleState+0x8c>)
 800292c:	9200      	str	r2, [sp, #0]
 800292e:	2200      	movs	r2, #0
 8002930:	f000 f82c 	bl	800298c <UART_WaitOnFlagUntilTimeout>
 8002934:	1e03      	subs	r3, r0, #0
 8002936:	d001      	beq.n	800293c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e021      	b.n	8002980 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2204      	movs	r2, #4
 8002944:	4013      	ands	r3, r2
 8002946:	2b04      	cmp	r3, #4
 8002948:	d10c      	bne.n	8002964 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2280      	movs	r2, #128	; 0x80
 800294e:	03d1      	lsls	r1, r2, #15
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	4a0d      	ldr	r2, [pc, #52]	; (8002988 <UART_CheckIdleState+0x8c>)
 8002954:	9200      	str	r2, [sp, #0]
 8002956:	2200      	movs	r2, #0
 8002958:	f000 f818 	bl	800298c <UART_WaitOnFlagUntilTimeout>
 800295c:	1e03      	subs	r3, r0, #0
 800295e:	d001      	beq.n	8002964 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e00d      	b.n	8002980 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2220      	movs	r2, #32
 8002968:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2220      	movs	r2, #32
 800296e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2274      	movs	r2, #116	; 0x74
 800297a:	2100      	movs	r1, #0
 800297c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	0018      	movs	r0, r3
 8002982:	46bd      	mov	sp, r7
 8002984:	b004      	add	sp, #16
 8002986:	bd80      	pop	{r7, pc}
 8002988:	01ffffff 	.word	0x01ffffff

0800298c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b094      	sub	sp, #80	; 0x50
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	603b      	str	r3, [r7, #0]
 8002998:	1dfb      	adds	r3, r7, #7
 800299a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800299c:	e0a3      	b.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800299e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029a0:	3301      	adds	r3, #1
 80029a2:	d100      	bne.n	80029a6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80029a4:	e09f      	b.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029a6:	f7fd ff67 	bl	8000878 <HAL_GetTick>
 80029aa:	0002      	movs	r2, r0
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d302      	bcc.n	80029bc <UART_WaitOnFlagUntilTimeout+0x30>
 80029b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d13d      	bne.n	8002a38 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029bc:	f3ef 8310 	mrs	r3, PRIMASK
 80029c0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80029c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029c4:	647b      	str	r3, [r7, #68]	; 0x44
 80029c6:	2301      	movs	r3, #1
 80029c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029cc:	f383 8810 	msr	PRIMASK, r3
}
 80029d0:	46c0      	nop			; (mov r8, r8)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	494c      	ldr	r1, [pc, #304]	; (8002b10 <UART_WaitOnFlagUntilTimeout+0x184>)
 80029de:	400a      	ands	r2, r1
 80029e0:	601a      	str	r2, [r3, #0]
 80029e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029e4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029e8:	f383 8810 	msr	PRIMASK, r3
}
 80029ec:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029ee:	f3ef 8310 	mrs	r3, PRIMASK
 80029f2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80029f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029f6:	643b      	str	r3, [r7, #64]	; 0x40
 80029f8:	2301      	movs	r3, #1
 80029fa:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029fe:	f383 8810 	msr	PRIMASK, r3
}
 8002a02:	46c0      	nop			; (mov r8, r8)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689a      	ldr	r2, [r3, #8]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2101      	movs	r1, #1
 8002a10:	438a      	bics	r2, r1
 8002a12:	609a      	str	r2, [r3, #8]
 8002a14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a16:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a1a:	f383 8810 	msr	PRIMASK, r3
}
 8002a1e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2220      	movs	r2, #32
 8002a24:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2220      	movs	r2, #32
 8002a2a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2274      	movs	r2, #116	; 0x74
 8002a30:	2100      	movs	r1, #0
 8002a32:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e067      	b.n	8002b08 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2204      	movs	r2, #4
 8002a40:	4013      	ands	r3, r2
 8002a42:	d050      	beq.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	69da      	ldr	r2, [r3, #28]
 8002a4a:	2380      	movs	r3, #128	; 0x80
 8002a4c:	011b      	lsls	r3, r3, #4
 8002a4e:	401a      	ands	r2, r3
 8002a50:	2380      	movs	r3, #128	; 0x80
 8002a52:	011b      	lsls	r3, r3, #4
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d146      	bne.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2280      	movs	r2, #128	; 0x80
 8002a5e:	0112      	lsls	r2, r2, #4
 8002a60:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a62:	f3ef 8310 	mrs	r3, PRIMASK
 8002a66:	613b      	str	r3, [r7, #16]
  return(result);
 8002a68:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	f383 8810 	msr	PRIMASK, r3
}
 8002a76:	46c0      	nop			; (mov r8, r8)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4923      	ldr	r1, [pc, #140]	; (8002b10 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002a84:	400a      	ands	r2, r1
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a8a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a8c:	69bb      	ldr	r3, [r7, #24]
 8002a8e:	f383 8810 	msr	PRIMASK, r3
}
 8002a92:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a94:	f3ef 8310 	mrs	r3, PRIMASK
 8002a98:	61fb      	str	r3, [r7, #28]
  return(result);
 8002a9a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a9c:	64bb      	str	r3, [r7, #72]	; 0x48
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aa2:	6a3b      	ldr	r3, [r7, #32]
 8002aa4:	f383 8810 	msr	PRIMASK, r3
}
 8002aa8:	46c0      	nop			; (mov r8, r8)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	438a      	bics	r2, r1
 8002ab8:	609a      	str	r2, [r3, #8]
 8002aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002abc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac0:	f383 8810 	msr	PRIMASK, r3
}
 8002ac4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2220      	movs	r2, #32
 8002aca:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2280      	movs	r2, #128	; 0x80
 8002ad6:	2120      	movs	r1, #32
 8002ad8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2274      	movs	r2, #116	; 0x74
 8002ade:	2100      	movs	r1, #0
 8002ae0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e010      	b.n	8002b08 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	69db      	ldr	r3, [r3, #28]
 8002aec:	68ba      	ldr	r2, [r7, #8]
 8002aee:	4013      	ands	r3, r2
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	425a      	negs	r2, r3
 8002af6:	4153      	adcs	r3, r2
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	001a      	movs	r2, r3
 8002afc:	1dfb      	adds	r3, r7, #7
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d100      	bne.n	8002b06 <UART_WaitOnFlagUntilTimeout+0x17a>
 8002b04:	e74b      	b.n	800299e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	0018      	movs	r0, r3
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	b014      	add	sp, #80	; 0x50
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	fffffe5f 	.word	0xfffffe5f

08002b14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08e      	sub	sp, #56	; 0x38
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b1c:	f3ef 8310 	mrs	r3, PRIMASK
 8002b20:	617b      	str	r3, [r7, #20]
  return(result);
 8002b22:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b24:	637b      	str	r3, [r7, #52]	; 0x34
 8002b26:	2301      	movs	r3, #1
 8002b28:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	f383 8810 	msr	PRIMASK, r3
}
 8002b30:	46c0      	nop			; (mov r8, r8)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4925      	ldr	r1, [pc, #148]	; (8002bd4 <UART_EndRxTransfer+0xc0>)
 8002b3e:	400a      	ands	r2, r1
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	f383 8810 	msr	PRIMASK, r3
}
 8002b4c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b4e:	f3ef 8310 	mrs	r3, PRIMASK
 8002b52:	623b      	str	r3, [r7, #32]
  return(result);
 8002b54:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b56:	633b      	str	r3, [r7, #48]	; 0x30
 8002b58:	2301      	movs	r3, #1
 8002b5a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5e:	f383 8810 	msr	PRIMASK, r3
}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689a      	ldr	r2, [r3, #8]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2101      	movs	r1, #1
 8002b70:	438a      	bics	r2, r1
 8002b72:	609a      	str	r2, [r3, #8]
 8002b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b76:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b7a:	f383 8810 	msr	PRIMASK, r3
}
 8002b7e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d118      	bne.n	8002bba <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b88:	f3ef 8310 	mrs	r3, PRIMASK
 8002b8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b8e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b92:	2301      	movs	r3, #1
 8002b94:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f383 8810 	msr	PRIMASK, r3
}
 8002b9c:	46c0      	nop			; (mov r8, r8)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2110      	movs	r1, #16
 8002baa:	438a      	bics	r2, r1
 8002bac:	601a      	str	r2, [r3, #0]
 8002bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bb0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	f383 8810 	msr	PRIMASK, r3
}
 8002bb8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	665a      	str	r2, [r3, #100]	; 0x64
}
 8002bcc:	46c0      	nop			; (mov r8, r8)
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	b00e      	add	sp, #56	; 0x38
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	fffffedf 	.word	0xfffffedf

08002bd8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	225a      	movs	r2, #90	; 0x5a
 8002bea:	2100      	movs	r1, #0
 8002bec:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2252      	movs	r2, #82	; 0x52
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	f7ff fbcf 	bl	800239c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002bfe:	46c0      	nop			; (mov r8, r8)
 8002c00:	46bd      	mov	sp, r7
 8002c02:	b004      	add	sp, #16
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b086      	sub	sp, #24
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c0e:	f3ef 8310 	mrs	r3, PRIMASK
 8002c12:	60bb      	str	r3, [r7, #8]
  return(result);
 8002c14:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002c16:	617b      	str	r3, [r7, #20]
 8002c18:	2301      	movs	r3, #1
 8002c1a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f383 8810 	msr	PRIMASK, r3
}
 8002c22:	46c0      	nop			; (mov r8, r8)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2140      	movs	r1, #64	; 0x40
 8002c30:	438a      	bics	r2, r1
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	f383 8810 	msr	PRIMASK, r3
}
 8002c3e:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2220      	movs	r2, #32
 8002c44:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f7ff fb9c 	bl	800238c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c54:	46c0      	nop			; (mov r8, r8)
 8002c56:	46bd      	mov	sp, r7
 8002c58:	b006      	add	sp, #24
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002c64:	46c0      	nop			; (mov r8, r8)
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b002      	add	sp, #8
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <__libc_init_array>:
 8002c6c:	b570      	push	{r4, r5, r6, lr}
 8002c6e:	2600      	movs	r6, #0
 8002c70:	4d0c      	ldr	r5, [pc, #48]	; (8002ca4 <__libc_init_array+0x38>)
 8002c72:	4c0d      	ldr	r4, [pc, #52]	; (8002ca8 <__libc_init_array+0x3c>)
 8002c74:	1b64      	subs	r4, r4, r5
 8002c76:	10a4      	asrs	r4, r4, #2
 8002c78:	42a6      	cmp	r6, r4
 8002c7a:	d109      	bne.n	8002c90 <__libc_init_array+0x24>
 8002c7c:	2600      	movs	r6, #0
 8002c7e:	f000 f821 	bl	8002cc4 <_init>
 8002c82:	4d0a      	ldr	r5, [pc, #40]	; (8002cac <__libc_init_array+0x40>)
 8002c84:	4c0a      	ldr	r4, [pc, #40]	; (8002cb0 <__libc_init_array+0x44>)
 8002c86:	1b64      	subs	r4, r4, r5
 8002c88:	10a4      	asrs	r4, r4, #2
 8002c8a:	42a6      	cmp	r6, r4
 8002c8c:	d105      	bne.n	8002c9a <__libc_init_array+0x2e>
 8002c8e:	bd70      	pop	{r4, r5, r6, pc}
 8002c90:	00b3      	lsls	r3, r6, #2
 8002c92:	58eb      	ldr	r3, [r5, r3]
 8002c94:	4798      	blx	r3
 8002c96:	3601      	adds	r6, #1
 8002c98:	e7ee      	b.n	8002c78 <__libc_init_array+0xc>
 8002c9a:	00b3      	lsls	r3, r6, #2
 8002c9c:	58eb      	ldr	r3, [r5, r3]
 8002c9e:	4798      	blx	r3
 8002ca0:	3601      	adds	r6, #1
 8002ca2:	e7f2      	b.n	8002c8a <__libc_init_array+0x1e>
 8002ca4:	08002d14 	.word	0x08002d14
 8002ca8:	08002d14 	.word	0x08002d14
 8002cac:	08002d14 	.word	0x08002d14
 8002cb0:	08002d18 	.word	0x08002d18

08002cb4 <memset>:
 8002cb4:	0003      	movs	r3, r0
 8002cb6:	1882      	adds	r2, r0, r2
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d100      	bne.n	8002cbe <memset+0xa>
 8002cbc:	4770      	bx	lr
 8002cbe:	7019      	strb	r1, [r3, #0]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	e7f9      	b.n	8002cb8 <memset+0x4>

08002cc4 <_init>:
 8002cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cc6:	46c0      	nop			; (mov r8, r8)
 8002cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cca:	bc08      	pop	{r3}
 8002ccc:	469e      	mov	lr, r3
 8002cce:	4770      	bx	lr

08002cd0 <_fini>:
 8002cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd2:	46c0      	nop			; (mov r8, r8)
 8002cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cd6:	bc08      	pop	{r3}
 8002cd8:	469e      	mov	lr, r3
 8002cda:	4770      	bx	lr
