<module name="CBASS0_ISC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_0_control" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_0_control" offset="0x400" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_r region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x4" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_0_start_address_l" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_0_start_address_l" offset="0x410" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_r region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_0_start_address_h" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_0_start_address_h" offset="0x414" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_r region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_0_end_address_l" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_0_end_address_l" offset="0x418" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_r region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_0_end_address_h" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_0_end_address_h" offset="0x41C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_r region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_def_control" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_r_isc_region_def_control" offset="0x420" width="32" description="The ISC Default Region Control Register defines the control fields for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_r region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x4" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_0_control" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_0_control" offset="0x800" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_w region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x4" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_0_start_address_l" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_0_start_address_l" offset="0x810" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_w region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_0_start_address_h" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_0_start_address_h" offset="0x814" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_w region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_0_end_address_l" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_0_end_address_l" offset="0x818" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_w region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_0_end_address_h" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_0_end_address_h" offset="0x81C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_w region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_def_control" acronym="ISC_REGS_Isam62_a53_512kb_wrap_main_0_a53_quad_wrap_cba_axi_w_isc_region_def_control" offset="0x820" width="32" description="The ISC Default Region Control Register defines the control fields for the master Isam62_a53_512kb_wrap_main_0.a53_quad_wrap_cba_axi_w region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x4" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_0_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_0_control" offset="0xC00" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_0_start_address_l" offset="0xC10" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_0_start_address_h" offset="0xC14" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_0_end_address_l" offset="0xC18" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_0_end_address_h" offset="0xC1C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_1_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_1_control" offset="0xC20" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_1_start_address_l" offset="0xC30" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_1_start_address_h" offset="0xC34" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_1_end_address_l" offset="0xC38" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_1_end_address_h" offset="0xC3C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_2_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_2_control" offset="0xC40" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_2_start_address_l" offset="0xC50" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_2_start_address_h" offset="0xC54" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_2_end_address_l" offset="0xC58" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_2_end_address_h" offset="0xC5C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_3_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_3_control" offset="0xC60" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_3_start_address_l" offset="0xC70" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_3_start_address_h" offset="0xC74" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_3_end_address_l" offset="0xC78" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_3_end_address_h" offset="0xC7C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_4_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_4_control" offset="0xC80" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_4_start_address_l" offset="0xC90" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_4_start_address_h" offset="0xC94" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_4_end_address_l" offset="0xC98" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_4_end_address_h" offset="0xC9C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_5_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_5_control" offset="0xCA0" width="32" description="The ISC Region 5 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_5_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_5_start_address_l" offset="0xCB0" width="32" description="The ISC Region 5 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 5 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_5_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_5_start_address_h" offset="0xCB4" width="32" description="The ISC Region 5 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 5 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_5_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_5_end_address_l" offset="0xCB8" width="32" description="The ISC Region 5 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 5 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_5_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_5_end_address_h" offset="0xCBC" width="32" description="The ISC Region 5 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 5 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_def_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_w_isc_region_def_control" offset="0xCC0" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_w region 6 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_0_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_0_control" offset="0x1000" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_0_start_address_l" offset="0x1010" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_0_start_address_h" offset="0x1014" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_0_end_address_l" offset="0x1018" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_0_end_address_h" offset="0x101C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_1_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_1_control" offset="0x1020" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_1_start_address_l" offset="0x1030" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_1_start_address_h" offset="0x1034" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_1_end_address_l" offset="0x1038" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_1_end_address_h" offset="0x103C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_2_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_2_control" offset="0x1040" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_2_start_address_l" offset="0x1050" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_2_start_address_h" offset="0x1054" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_2_end_address_l" offset="0x1058" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_2_end_address_h" offset="0x105C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_3_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_3_control" offset="0x1060" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_3_start_address_l" offset="0x1070" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_3_start_address_h" offset="0x1074" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_3_end_address_l" offset="0x1078" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_3_end_address_h" offset="0x107C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_4_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_4_control" offset="0x1080" width="32" description="The ISC Region 4 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_4_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_4_start_address_l" offset="0x1090" width="32" description="The ISC Region 4 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 4 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_4_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_4_start_address_h" offset="0x1094" width="32" description="The ISC Region 4 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 4 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_4_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_4_end_address_l" offset="0x1098" width="32" description="The ISC Region 4 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 4 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_4_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_4_end_address_h" offset="0x109C" width="32" description="The ISC Region 4 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 4 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_5_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_5_control" offset="0x10A0" width="32" description="The ISC Region 5 Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 5 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_5_start_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_5_start_address_l" offset="0x10B0" width="32" description="The ISC Region 5 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 5 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_5_start_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_5_start_address_h" offset="0x10B4" width="32" description="The ISC Region 5 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 5 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_5_end_address_l" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_5_end_address_l" offset="0x10B8" width="32" description="The ISC Region 5 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 5 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_5_end_address_h" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_5_end_address_h" offset="0x10BC" width="32" description="The ISC Region 5 End Address High Register defines the end address bits 47 to 32 for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 5 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_def_control" acronym="ISC_REGS_Ik3_gpu_axe116m_main_0_k3_gpu_m_vbusm_r_isc_region_def_control" offset="0x10C0" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_gpu_axe116m_main_0.k3_gpu_m_vbusm_r region 6 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x187" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_0_control" acronym="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_0_control" offset="0x1400" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_led2vbus_main_0.vbusp region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x176" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_0_start_address_l" offset="0x1410" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_led2vbus_main_0.vbusp region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_0_start_address_h" offset="0x1414" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_led2vbus_main_0.vbusp region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_0_end_address_l" offset="0x1418" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_led2vbus_main_0.vbusp region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_0_end_address_h" offset="0x141C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_led2vbus_main_0.vbusp region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_def_control" acronym="ISC_REGS_Ik3_led2vbus_main_0_vbusp_isc_region_def_control" offset="0x1420" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_led2vbus_main_0.vbusp region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x176" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_0_control" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_0_control" offset="0x1800" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Idebugss_k3_wrap_cv0_main_0.vbusmw region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x177" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_0_start_address_l" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_0_start_address_l" offset="0x1810" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Idebugss_k3_wrap_cv0_main_0.vbusmw region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_0_start_address_h" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_0_start_address_h" offset="0x1814" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Idebugss_k3_wrap_cv0_main_0.vbusmw region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_0_end_address_l" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_0_end_address_l" offset="0x1818" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Idebugss_k3_wrap_cv0_main_0.vbusmw region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_0_end_address_h" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_0_end_address_h" offset="0x181C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Idebugss_k3_wrap_cv0_main_0.vbusmw region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_def_control" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmw_isc_region_def_control" offset="0x1820" width="32" description="The ISC Default Region Control Register defines the control fields for the master Idebugss_k3_wrap_cv0_main_0.vbusmw region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x177" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_0_control" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_0_control" offset="0x1C00" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Idebugss_k3_wrap_cv0_main_0.vbusmr region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x177" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_0_start_address_l" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_0_start_address_l" offset="0x1C10" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Idebugss_k3_wrap_cv0_main_0.vbusmr region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_0_start_address_h" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_0_start_address_h" offset="0x1C14" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Idebugss_k3_wrap_cv0_main_0.vbusmr region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_0_end_address_l" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_0_end_address_l" offset="0x1C18" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Idebugss_k3_wrap_cv0_main_0.vbusmr region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_0_end_address_h" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_0_end_address_h" offset="0x1C1C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Idebugss_k3_wrap_cv0_main_0.vbusmr region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_def_control" acronym="ISC_REGS_Idebugss_k3_wrap_cv0_main_0_vbusmr_isc_region_def_control" offset="0x1C20" width="32" description="The ISC Default Region Control Register defines the control fields for the master Idebugss_k3_wrap_cv0_main_0.vbusmr region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x177" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_0_control" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_0_control" offset="0x2000" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Igic500ss_1_4_main_0.mem_wr_vbusm region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x154" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_0_start_address_l" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_0_start_address_l" offset="0x2010" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Igic500ss_1_4_main_0.mem_wr_vbusm region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_0_start_address_h" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_0_start_address_h" offset="0x2014" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Igic500ss_1_4_main_0.mem_wr_vbusm region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_0_end_address_l" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_0_end_address_l" offset="0x2018" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Igic500ss_1_4_main_0.mem_wr_vbusm region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_0_end_address_h" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_0_end_address_h" offset="0x201C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Igic500ss_1_4_main_0.mem_wr_vbusm region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_def_control" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_wr_vbusm_isc_region_def_control" offset="0x2020" width="32" description="The ISC Default Region Control Register defines the control fields for the master Igic500ss_1_4_main_0.mem_wr_vbusm region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x154" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_0_control" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_0_control" offset="0x2400" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Igic500ss_1_4_main_0.mem_rd_vbusm region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x154" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_0_start_address_l" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_0_start_address_l" offset="0x2410" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Igic500ss_1_4_main_0.mem_rd_vbusm region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_0_start_address_h" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_0_start_address_h" offset="0x2414" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Igic500ss_1_4_main_0.mem_rd_vbusm region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_0_end_address_l" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_0_end_address_l" offset="0x2418" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Igic500ss_1_4_main_0.mem_rd_vbusm region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_0_end_address_h" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_0_end_address_h" offset="0x241C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Igic500ss_1_4_main_0.mem_rd_vbusm region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_def_control" acronym="ISC_REGS_Igic500ss_1_4_main_0_mem_rd_vbusm_isc_region_def_control" offset="0x2420" width="32" description="The ISC Default Region Control Register defines the control fields for the master Igic500ss_1_4_main_0.mem_rd_vbusm region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x154" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_0_control" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_0_control" offset="0x2800" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Iemmcsd8ss_main_0.emmcsdss_rd region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x128" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_0_start_address_l" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_0_start_address_l" offset="0x2810" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Iemmcsd8ss_main_0.emmcsdss_rd region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_0_start_address_h" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_0_start_address_h" offset="0x2814" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Iemmcsd8ss_main_0.emmcsdss_rd region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_0_end_address_l" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_0_end_address_l" offset="0x2818" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Iemmcsd8ss_main_0.emmcsdss_rd region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_0_end_address_h" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_0_end_address_h" offset="0x281C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Iemmcsd8ss_main_0.emmcsdss_rd region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_def_control" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_rd_isc_region_def_control" offset="0x2820" width="32" description="The ISC Default Region Control Register defines the control fields for the master Iemmcsd8ss_main_0.emmcsdss_rd region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x128" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_0_control" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_0_control" offset="0x2C00" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Iemmcsd8ss_main_0.emmcsdss_wr region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x128" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_0_start_address_l" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_0_start_address_l" offset="0x2C10" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Iemmcsd8ss_main_0.emmcsdss_wr region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_0_start_address_h" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_0_start_address_h" offset="0x2C14" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Iemmcsd8ss_main_0.emmcsdss_wr region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_0_end_address_l" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_0_end_address_l" offset="0x2C18" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Iemmcsd8ss_main_0.emmcsdss_wr region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_0_end_address_h" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_0_end_address_h" offset="0x2C1C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Iemmcsd8ss_main_0.emmcsdss_wr region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_def_control" acronym="ISC_REGS_Iemmcsd8ss_main_0_emmcsdss_wr_isc_region_def_control" offset="0x2C20" width="32" description="The ISC Default Region Control Register defines the control fields for the master Iemmcsd8ss_main_0.emmcsdss_wr region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x128" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_0_control" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_0_control" offset="0x3000" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Iemmcsd4ss_main_0.emmcsdss_rd region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x129" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_0_start_address_l" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_0_start_address_l" offset="0x3010" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Iemmcsd4ss_main_0.emmcsdss_rd region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_0_start_address_h" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_0_start_address_h" offset="0x3014" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Iemmcsd4ss_main_0.emmcsdss_rd region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_0_end_address_l" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_0_end_address_l" offset="0x3018" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Iemmcsd4ss_main_0.emmcsdss_rd region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_0_end_address_h" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_0_end_address_h" offset="0x301C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Iemmcsd4ss_main_0.emmcsdss_rd region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_def_control" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_rd_isc_region_def_control" offset="0x3020" width="32" description="The ISC Default Region Control Register defines the control fields for the master Iemmcsd4ss_main_0.emmcsdss_rd region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x129" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_0_control" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_0_control" offset="0x3400" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Iemmcsd4ss_main_0.emmcsdss_wr region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x129" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_0_start_address_l" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_0_start_address_l" offset="0x3410" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Iemmcsd4ss_main_0.emmcsdss_wr region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_0_start_address_h" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_0_start_address_h" offset="0x3414" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Iemmcsd4ss_main_0.emmcsdss_wr region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_0_end_address_l" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_0_end_address_l" offset="0x3418" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Iemmcsd4ss_main_0.emmcsdss_wr region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_0_end_address_h" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_0_end_address_h" offset="0x341C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Iemmcsd4ss_main_0.emmcsdss_wr region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_def_control" acronym="ISC_REGS_Iemmcsd4ss_main_0_emmcsdss_wr_isc_region_def_control" offset="0x3420" width="32" description="The ISC Default Region Control Register defines the control fields for the master Iemmcsd4ss_main_0.emmcsdss_wr region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x129" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_0_control" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_0_control" offset="0x3800" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Iemmcsd4ss_main_1.emmcsdss_wr region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x130" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_0_start_address_l" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_0_start_address_l" offset="0x3810" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Iemmcsd4ss_main_1.emmcsdss_wr region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_0_start_address_h" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_0_start_address_h" offset="0x3814" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Iemmcsd4ss_main_1.emmcsdss_wr region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_0_end_address_l" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_0_end_address_l" offset="0x3818" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Iemmcsd4ss_main_1.emmcsdss_wr region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_0_end_address_h" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_0_end_address_h" offset="0x381C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Iemmcsd4ss_main_1.emmcsdss_wr region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_def_control" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_wr_isc_region_def_control" offset="0x3820" width="32" description="The ISC Default Region Control Register defines the control fields for the master Iemmcsd4ss_main_1.emmcsdss_wr region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x130" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_0_control" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_0_control" offset="0x3C00" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Iemmcsd4ss_main_1.emmcsdss_rd region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x130" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_0_start_address_l" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_0_start_address_l" offset="0x3C10" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Iemmcsd4ss_main_1.emmcsdss_rd region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_0_start_address_h" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_0_start_address_h" offset="0x3C14" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Iemmcsd4ss_main_1.emmcsdss_rd region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_0_end_address_l" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_0_end_address_l" offset="0x3C18" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Iemmcsd4ss_main_1.emmcsdss_rd region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_0_end_address_h" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_0_end_address_h" offset="0x3C1C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Iemmcsd4ss_main_1.emmcsdss_rd region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_def_control" acronym="ISC_REGS_Iemmcsd4ss_main_1_emmcsdss_rd_isc_region_def_control" offset="0x3C20" width="32" description="The ISC Default Region Control Register defines the control fields for the master Iemmcsd4ss_main_1.emmcsdss_rd region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x130" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_0_control" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_0_control" offset="0x4000" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Iusb2ss_16ffc_main_0.mstw0 region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x155" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_0_start_address_l" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_0_start_address_l" offset="0x4010" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Iusb2ss_16ffc_main_0.mstw0 region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_0_start_address_h" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_0_start_address_h" offset="0x4014" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Iusb2ss_16ffc_main_0.mstw0 region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_0_end_address_l" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_0_end_address_l" offset="0x4018" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Iusb2ss_16ffc_main_0.mstw0 region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_0_end_address_h" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_0_end_address_h" offset="0x401C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Iusb2ss_16ffc_main_0.mstw0 region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_def_control" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstw0_isc_region_def_control" offset="0x4020" width="32" description="The ISC Default Region Control Register defines the control fields for the master Iusb2ss_16ffc_main_0.mstw0 region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x155" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_0_control" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_0_control" offset="0x4400" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Iusb2ss_16ffc_main_0.mstr0 region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x155" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_0_start_address_l" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_0_start_address_l" offset="0x4410" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Iusb2ss_16ffc_main_0.mstr0 region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_0_start_address_h" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_0_start_address_h" offset="0x4414" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Iusb2ss_16ffc_main_0.mstr0 region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_0_end_address_l" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_0_end_address_l" offset="0x4418" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Iusb2ss_16ffc_main_0.mstr0 region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_0_end_address_h" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_0_end_address_h" offset="0x441C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Iusb2ss_16ffc_main_0.mstr0 region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_def_control" acronym="ISC_REGS_Iusb2ss_16ffc_main_0_mstr0_isc_region_def_control" offset="0x4420" width="32" description="The ISC Default Region Control Register defines the control fields for the master Iusb2ss_16ffc_main_0.mstr0 region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x155" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_0_control" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_0_control" offset="0x4800" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Iusb2ss_16ffc_main_1.mstr0 region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x156" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_0_start_address_l" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_0_start_address_l" offset="0x4810" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Iusb2ss_16ffc_main_1.mstr0 region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_0_start_address_h" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_0_start_address_h" offset="0x4814" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Iusb2ss_16ffc_main_1.mstr0 region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_0_end_address_l" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_0_end_address_l" offset="0x4818" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Iusb2ss_16ffc_main_1.mstr0 region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_0_end_address_h" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_0_end_address_h" offset="0x481C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Iusb2ss_16ffc_main_1.mstr0 region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_def_control" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstr0_isc_region_def_control" offset="0x4820" width="32" description="The ISC Default Region Control Register defines the control fields for the master Iusb2ss_16ffc_main_1.mstr0 region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x156" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_0_control" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_0_control" offset="0x4C00" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Iusb2ss_16ffc_main_1.mstw0 region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x156" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_0_start_address_l" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_0_start_address_l" offset="0x4C10" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Iusb2ss_16ffc_main_1.mstw0 region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_0_start_address_h" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_0_start_address_h" offset="0x4C14" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Iusb2ss_16ffc_main_1.mstw0 region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_0_end_address_l" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_0_end_address_l" offset="0x4C18" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Iusb2ss_16ffc_main_1.mstw0 region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_0_end_address_h" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_0_end_address_h" offset="0x4C1C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Iusb2ss_16ffc_main_1.mstw0 region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_def_control" acronym="ISC_REGS_Iusb2ss_16ffc_main_1_mstw0_isc_region_def_control" offset="0x4C20" width="32" description="The ISC Default Region Control Register defines the control fields for the master Iusb2ss_16ffc_main_1.mstw0 region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x156" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_0_control" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_0_control" offset="0x5000" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Ik3_dss_ul_main_0.vbusm_dma region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_0_start_address_l" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_0_start_address_l" offset="0x5010" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_ul_main_0.vbusm_dma region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_0_start_address_h" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_0_start_address_h" offset="0x5014" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_ul_main_0.vbusm_dma region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_0_end_address_l" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_0_end_address_l" offset="0x5018" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_ul_main_0.vbusm_dma region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_0_end_address_h" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_0_end_address_h" offset="0x501C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_ul_main_0.vbusm_dma region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_1_control" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_1_control" offset="0x5020" width="32" description="The ISC Region 1 Control Register defines the control fields for the master Ik3_dss_ul_main_0.vbusm_dma region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_1_start_address_l" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_1_start_address_l" offset="0x5030" width="32" description="The ISC Region 1 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_ul_main_0.vbusm_dma region 1 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_1_start_address_h" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_1_start_address_h" offset="0x5034" width="32" description="The ISC Region 1 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_ul_main_0.vbusm_dma region 1 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_1_end_address_l" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_1_end_address_l" offset="0x5038" width="32" description="The ISC Region 1 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_ul_main_0.vbusm_dma region 1 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_1_end_address_h" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_1_end_address_h" offset="0x503C" width="32" description="The ISC Region 1 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_ul_main_0.vbusm_dma region 1 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_2_control" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_2_control" offset="0x5040" width="32" description="The ISC Region 2 Control Register defines the control fields for the master Ik3_dss_ul_main_0.vbusm_dma region 2 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_2_start_address_l" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_2_start_address_l" offset="0x5050" width="32" description="The ISC Region 2 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_ul_main_0.vbusm_dma region 2 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_2_start_address_h" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_2_start_address_h" offset="0x5054" width="32" description="The ISC Region 2 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_ul_main_0.vbusm_dma region 2 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_2_end_address_l" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_2_end_address_l" offset="0x5058" width="32" description="The ISC Region 2 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_ul_main_0.vbusm_dma region 2 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_2_end_address_h" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_2_end_address_h" offset="0x505C" width="32" description="The ISC Region 2 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_ul_main_0.vbusm_dma region 2 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_3_control" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_3_control" offset="0x5060" width="32" description="The ISC Region 3 Control Register defines the control fields for the master Ik3_dss_ul_main_0.vbusm_dma region 3 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_3_start_address_l" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_3_start_address_l" offset="0x5070" width="32" description="The ISC Region 3 Start Address Low Register defines the start address bits 31 to 0 for the master Ik3_dss_ul_main_0.vbusm_dma region 3 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_3_start_address_h" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_3_start_address_h" offset="0x5074" width="32" description="The ISC Region 3 Start Address High Register defines the start address bits 47 to 32 for the master Ik3_dss_ul_main_0.vbusm_dma region 3 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_3_end_address_l" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_3_end_address_l" offset="0x5078" width="32" description="The ISC Region 3 End Address Low Register defines the end included address bits 31 to 0 for the master Ik3_dss_ul_main_0.vbusm_dma region 3 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_3_end_address_h" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_3_end_address_h" offset="0x507C" width="32" description="The ISC Region 3 End Address High Register defines the end address bits 47 to 32 for the master Ik3_dss_ul_main_0.vbusm_dma region 3 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_def_control" acronym="ISC_REGS_Ik3_dss_ul_main_0_vbusm_dma_isc_region_def_control" offset="0x5080" width="32" description="The ISC Default Region Control Register defines the control fields for the master Ik3_dss_ul_main_0.vbusm_dma region 4 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x173" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_0_control" acronym="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_0_control" offset="0x5400" width="32" description="The ISC Region 0 Control Register defines the control fields for the master Isa3ss_am62_main_0.ctxcach_ext_dma region 0 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement, pass through value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA enables, others disable." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x152" description="Priv ID." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x0" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R/W"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x0" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_0_start_address_l" acronym="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_0_start_address_l" offset="0x5410" width="32" description="The ISC Region 0 Start Address Low Register defines the start address bits 31 to 0 for the master Isa3ss_am62_main_0.ctxcach_ext_dma region 0 ISC.">
		<bitfield id="START_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="Start address bits 31 to 12." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="START_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 must be 0 as address must be 4KB aligned in address mode. Can also be channel number in channel mode." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_0_start_address_h" acronym="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_0_start_address_h" offset="0x5414" width="32" description="The ISC Region 0 Start Address High Register defines the start address bits 47 to 32 for the master Isa3ss_am62_main_0.ctxcach_ext_dma region 0 ISC.">
		<bitfield id="START_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="Start address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_0_end_address_l" acronym="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_0_end_address_l" offset="0x5418" width="32" description="The ISC Region 0 End Address Low Register defines the end included address bits 31 to 0 for the master Isa3ss_am62_main_0.ctxcach_ext_dma region 0 ISC.">
		<bitfield id="END_ADDRESS_L" width="20" begin="31" end="12" resetval="0x0" description="End address bits 31 to 12 to include in the match." range="31 - 12" rwaccess="R/W"/> 
		<bitfield id="END_ADDRESS_LSB" width="12" begin="11" end="0" resetval="0x4095" description="End address bits 11 to 0 are forced to Fs as address must be 4KB aligned." range="11 - 0" rwaccess="R"/>
	</register>
	<register id="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_0_end_address_h" acronym="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_0_end_address_h" offset="0x541C" width="32" description="The ISC Region 0 End Address High Register defines the end address bits 47 to 32 for the master Isa3ss_am62_main_0.ctxcach_ext_dma region 0 ISC.">
		<bitfield id="END_ADDRESS_H" width="16" begin="15" end="0" resetval="0x0" description="End address bits 47 to 32." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_def_control" acronym="ISC_REGS_Isa3ss_am62_main_0_ctxcach_ext_dma_isc_region_def_control" offset="0x5420" width="32" description="The ISC Default Region Control Register defines the control fields for the master Isa3ss_am62_main_0.ctxcach_ext_dma region 1 ISC.">
		<bitfield id="NOPRIV" width="2" begin="27" end="26" resetval="0x0" description="Clear output priv attribute. If each bit is set then the outgoing priv bit is cleared, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="PRIV" width="2" begin="25" end="24" resetval="0x0" description="Set outgoing priv attribute. If each bit is set then the outgoing priv bit is set, else the bit is unchanged. Do not set both priv and nopriv for the same bit." range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="PASS" width="1" begin="21" end="21" resetval="0x0" description="No privID replacement. A value of 1 will pass through privid value. A value of 0 will replace privid with priv_id field value." range="21" rwaccess="R/W"/> 
		<bitfield id="NONSEC" width="1" begin="20" end="20" resetval="0x0" description="Make outgoing non-secure. A value of 1 forces secure clear, others do nothing. Do not set both sec and nonsec." range="20" rwaccess="R/W"/> 
		<bitfield id="SEC" width="4" begin="19" end="16" resetval="0x0" description="Make outgoing secure. A value of 0xA forces secure set, others do nothing. Do not set both sec and nonsec." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRIV_ID" width="8" begin="15" end="8" resetval="0x152" description="Priv ID value to use if pass is 0." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DEF" width="1" begin="6" end="6" resetval="0x1" description="Default region indication. The default region is used when all other regions do not match." range="6" rwaccess="R"/> 
		<bitfield id="CH_MODE" width="1" begin="5" end="5" resetval="0x0" description="Enable channel mode to match region to a chanid value. Otherwise use address mode to match region to an address range." range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock region. Once set, the region values cannot be modified." range="4" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0x10" description="Enable region. A value of 0xA enables, others disable." range="3 - 0" rwaccess="R"/>
	</register>
</module>