Analysis & Synthesis report for Design_Of_Graduation
Thu Apr 22 09:54:55 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Port Connectivity Checks: "expe_select:expe_select1"
 19. Port Connectivity Checks: "UART_R:wesdfgh|BaudRate_Clk:BCLSdasff"
 20. Port Connectivity Checks: "UART_R:wesdfgh"
 21. Signal Tap Logic Analyzer Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 22 09:54:55 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; Design_Of_Graduation                            ;
; Top-level Entity Name              ; Design_Of_Graduation                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,245                                           ;
;     Total combinational functions  ; 719                                             ;
;     Dedicated logic registers      ; 906                                             ;
; Total registers                    ; 906                                             ;
; Total pins                         ; 27                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 106,496                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+----------------------+----------------------+
; Option                                                           ; Setting              ; Default Value        ;
+------------------------------------------------------------------+----------------------+----------------------+
; Device                                                           ; EP4CE10F17C8L        ;                      ;
; Top-level entity name                                            ; Design_Of_Graduation ; Design_Of_Graduation ;
; Family name                                                      ; Cyclone IV E         ; Cyclone V            ;
; Use smart compilation                                            ; On                   ; Off                  ;
; Maximum processors allowed for parallel compilation              ; All                  ;                      ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                      ; Off                  ; Off                  ;
; Restructure Multiplexers                                         ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                  ;
; Preserve fewer node names                                        ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable               ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                         ; Auto                 ; Auto                 ;
; Safe State Machine                                               ; Off                  ; Off                  ;
; Extract Verilog State Machines                                   ; On                   ; On                   ;
; Extract VHDL State Machines                                      ; On                   ; On                   ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                   ;
; Parallel Synthesis                                               ; On                   ; On                   ;
; DSP Block Balancing                                              ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                               ; On                   ; On                   ;
; Power-Up Don't Care                                              ; On                   ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                  ;
; Remove Duplicate Registers                                       ; On                   ; On                   ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                              ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                  ;
; Optimization Technique                                           ; Balanced             ; Balanced             ;
; Carry Chain Length                                               ; 70                   ; 70                   ;
; Auto Carry Chains                                                ; On                   ; On                   ;
; Auto Open-Drain Pins                                             ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                  ;
; Auto ROM Replacement                                             ; On                   ; On                   ;
; Auto RAM Replacement                                             ; On                   ; On                   ;
; Auto DSP Block Replacement                                       ; On                   ; On                   ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                   ; On                   ;
; Strict RAM Replacement                                           ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                         ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                  ;
; Auto Resource Sharing                                            ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                          ; On                   ; On                   ;
; Report Parameter Settings                                        ; On                   ; On                   ;
; Report Source Assignments                                        ; On                   ; On                   ;
; Report Connectivity Checks                                       ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                  ;
; Synchronization Register Chain Length                            ; 2                    ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                  ;
; Clock MUX Protection                                             ; On                   ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                  ;
; Block Design Naming                                              ; Auto                 ; Auto                 ;
; SDC constraint protection                                        ; Off                  ; Off                  ;
; Synthesis Effort                                                 ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                   ;
+------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; Design_Of_Graduation.v                                             ; yes             ; User Verilog HDL File                        ; D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v                                             ;             ;
; UART.v                                                             ; yes             ; User Verilog HDL File                        ; D:/temp_desktop/Graduate/Design/FPGA/UART.v                                                             ;             ;
; Lesson_1/And_Not_Gate_1_1.v                                        ; yes             ; User Verilog HDL File                        ; D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/And_Not_Gate_1_1.v                                        ;             ;
; expe_select.v                                                      ; yes             ; User Verilog HDL File                        ; D:/temp_desktop/Graduate/Design/FPGA/expe_select.v                                                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_constant.inc                                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/dffeea.inc                                                   ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/aglobal181.inc                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                 ;             ;
; db/altsyncram_fb24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/temp_desktop/Graduate/Design/FPGA/db/altsyncram_fb24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altdpram.tdf                                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/others/maxplus2/memmodes.inc                                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/a_hdffe.inc                                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altsyncram.inc                                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/muxlut.inc                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/altshift.inc                                                 ;             ;
; db/mux_8tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/temp_desktop/Graduate/Design/FPGA/db/mux_8tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/declut.inc                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                              ;             ;
; db/decode_lvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/temp_desktop/Graduate/Design/FPGA/db/decode_lvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/cmpconst.inc                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                                      ;             ;
; db/cntr_mgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/temp_desktop/Graduate/Design/FPGA/db/cntr_mgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/temp_desktop/Graduate/Design/FPGA/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/temp_desktop/Graduate/Design/FPGA/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_jgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/temp_desktop/Graduate/Design/FPGA/db/cntr_jgi.tdf                                                    ;             ;
; db/cntr_b3j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/temp_desktop/Graduate/Design/FPGA/db/cntr_b3j.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                  ; altera_sld  ;
; db/ip/sldd3613774/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 1,245      ;
;                                             ;            ;
; Total combinational functions               ; 719        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 343        ;
;     -- 3 input functions                    ; 185        ;
;     -- <=2 input functions                  ; 191        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 613        ;
;     -- arithmetic mode                      ; 106        ;
;                                             ;            ;
; Total registers                             ; 906        ;
;     -- Dedicated logic registers            ; 906        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 27         ;
; Total memory bits                           ; 106496     ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; tclk~input ;
; Maximum fan-out                             ; 481        ;
; Total fan-out                               ; 5832       ;
; Average fan-out                             ; 3.40       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Design_Of_Graduation                                                                                                                   ; 719 (18)            ; 906 (15)                  ; 106496      ; 0            ; 0       ; 0         ; 27   ; 0            ; |Design_Of_Graduation                                                                                                                                                                                                                                                                                                                                            ; Design_Of_Graduation              ; work         ;
;    |UART_R:wesdfgh|                                                                                                                     ; 70 (36)             ; 38 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|UART_R:wesdfgh                                                                                                                                                                                                                                                                                                                             ; UART_R                            ; work         ;
;       |BaudRate_Clk:BCLSdasff|                                                                                                          ; 34 (34)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|UART_R:wesdfgh|BaudRate_Clk:BCLSdasff                                                                                                                                                                                                                                                                                                      ; BaudRate_Clk                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 505 (2)             ; 762 (52)                  ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 503 (0)             ; 710 (0)                   ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 503 (88)            ; 710 (184)                 ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 105 (0)             ; 174 (174)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_lvf:auto_generated|                                                                                           ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_lvf:auto_generated                                                                                                                   ; decode_lvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 95 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_8tc:auto_generated|                                                                                              ; 95 (95)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_8tc:auto_generated                                                                                                                              ; mux_8tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_fb24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 106496      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb24:auto_generated                                                                                                                                                 ; altsyncram_fb24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 77 (77)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 62 (1)              ; 146 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 52 (0)              ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 52 (0)              ; 52 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 9 (9)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 108 (9)             ; 95 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_mgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                             ; cntr_mgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                            ; cntr_jgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_b3j:auto_generated|                                                                                             ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_b3j:auto_generated                                                                               ; cntr_b3j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 26 (26)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fb24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 26           ; 4096         ; 26           ; 106496 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Design_Of_Graduation|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal   ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------+------------------------+
; UART_R:wesdfgh|En_CLK                              ; UART_R:wesdfgh|En_CLK ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                       ;                        ;
+----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UART_R:wesdfgh|NStatus[2]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; UART_R:wesdfgh|CStatus[2]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 2                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[1]                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[2]                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 28                                                                                                                                                 ;                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; UART_R:wesdfgh|NStatus[2]                                                                                                                                    ; Stuck at GND              ; UART_R:wesdfgh|CStatus[2]                                                                                                                                     ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 906   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 262   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 514   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_R:wesdfgh|CStatus[1]                                                                                                                                                                                                                                                                                                       ; 4       ;
; UART_R:wesdfgh|NStatus[0]                                                                                                                                                                                                                                                                                                       ; 10      ;
; UART_R:wesdfgh|CStatus[0]                                                                                                                                                                                                                                                                                                       ; 4       ;
; UART_R:wesdfgh|n_bit[0]                                                                                                                                                                                                                                                                                                         ; 10      ;
; UART_R:wesdfgh|BaudRate_Clk:BCLSdasff|ntime[7]                                                                                                                                                                                                                                                                                  ; 1       ;
; UART_R:wesdfgh|BaudRate_Clk:BCLSdasff|ntime[6]                                                                                                                                                                                                                                                                                  ; 1       ;
; UART_R:wesdfgh|BaudRate_Clk:BCLSdasff|ntime[4]                                                                                                                                                                                                                                                                                  ; 1       ;
; UART_R:wesdfgh|BaudRate_Clk:BCLSdasff|ntime[3]                                                                                                                                                                                                                                                                                  ; 1       ;
; UART_R:wesdfgh|BaudRate_Clk:BCLSdasff|ntime[0]                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 21                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |Design_Of_Graduation|UART_R:wesdfgh|NStatus[1]                                                                                                                                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |Design_Of_Graduation|UART_R:wesdfgh|CStatus[0]                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |Design_Of_Graduation|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                          ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 26                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 26                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 101                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 26                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "expe_select:expe_select1"                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; En_12 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_13 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_14 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_15 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_21 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_22 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_23 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_24 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_25 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_26 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_27 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_28 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_29 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_32 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_33 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_34 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_35 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_36 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_41 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_42 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_43 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_44 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_45 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; En_46 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_R:wesdfgh|BaudRate_Clk:BCLSdasff"                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tclk_temp ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_R:wesdfgh"                                                                                                                                                                                ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BaudRate         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BaudRate[16..14] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BaudRate[19..17] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BaudRate[13..10] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BaudRate[8..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BaudRate[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 26                  ; 26               ; 4096         ; 8        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 27                          ;
; cycloneiii_ff         ; 53                          ;
;     ENA               ; 12                          ;
;     plain             ; 41                          ;
; cycloneiii_lcell_comb ; 88                          ;
;     arith             ; 19                          ;
;         2 data inputs ; 19                          ;
;     normal            ; 69                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 41                          ;
;                       ;                             ;
; Max LUT depth         ; 5.50                        ;
; Average LUT depth     ; 3.48                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 214                                                    ;
; cycloneiii_ff         ; 762                                                    ;
;     CLR               ; 75                                                     ;
;     ENA               ; 238                                                    ;
;     ENA CLR           ; 149                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 15                                                     ;
;     SLD               ; 10                                                     ;
;     plain             ; 239                                                    ;
; cycloneiii_lcell_comb ; 505                                                    ;
;     arith             ; 79                                                     ;
;         2 data inputs ; 78                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 426                                                    ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 6                                                      ;
;         2 data inputs ; 35                                                     ;
;         3 data inputs ; 132                                                    ;
;         4 data inputs ; 248                                                    ;
; cycloneiii_ram_block  ; 26                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 2.11                                                   ;
+-----------------------+--------------------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:03     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; DATA_R[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[0]            ; N/A     ;
; DATA_R[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[0]            ; N/A     ;
; DATA_R[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[1]            ; N/A     ;
; DATA_R[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[1]            ; N/A     ;
; DATA_R[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[2]            ; N/A     ;
; DATA_R[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[2]            ; N/A     ;
; DATA_R[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[3]            ; N/A     ;
; DATA_R[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[3]            ; N/A     ;
; DATA_R[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[4]            ; N/A     ;
; DATA_R[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[4]            ; N/A     ;
; DATA_R[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[5]            ; N/A     ;
; DATA_R[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[5]            ; N/A     ;
; DATA_R[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[6]            ; N/A     ;
; DATA_R[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[6]            ; N/A     ;
; DATA_R[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[7]            ; N/A     ;
; DATA_R[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|DATA_R[7]            ; N/A     ;
; RXD                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RXD                                 ; N/A     ;
; RXD                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RXD                                 ; N/A     ;
; intr_rcive           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|intr_rcive           ; N/A     ;
; intr_rcive           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_R:wesdfgh|intr_rcive           ; N/A     ;
; logic_output[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; logic_output[0]~reg0                ; N/A     ;
; logic_output[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; logic_output[0]~reg0                ; N/A     ;
; logic_output[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; logic_output[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; tclk                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; tclk                                ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Apr 22 09:53:52 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Design_Of_Graduation -c Design_Of_Graduation
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file design_of_graduation.v
    Info (12023): Found entity 1: Design_Of_Graduation File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file uart.v
    Info (12023): Found entity 1: UART File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 8
    Info (12023): Found entity 2: UART_R File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 25
    Info (12023): Found entity 3: UART_T File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 74
    Info (12023): Found entity 4: BaudRate_Clk File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 133
    Info (12023): Found entity 5: Parity_Check File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 152
Info (12021): Found 1 design units, including 1 entities, in source file lesson_1/and_not_gate_1_1.v
    Info (12023): Found entity 1: And_Not_Gate_1_1 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/And_Not_Gate_1_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_1/semi_adder_1_2.v
    Info (12023): Found entity 1: Semi_Adder_1_2 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Semi_Adder_1_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_1/full_adder_1_3.v
    Info (12023): Found entity 1: Full_Adder_1_3 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Full_Adder_1_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_1/fire_alarm_system_1_4.v
    Info (12023): Found entity 1: Fire_Alarm_System_1_4 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Fire_Alarm_System_1_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_1/four_vote_1_5.v
    Info (12023): Found entity 1: Four_Vote_1_5 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_1/Four_Vote_1_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_2/decoder_74hc138_2_1.v
    Info (12023): Found entity 1: Decoder_74hc138_2_1 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Decoder_74hc138_2_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_2/led_74ls138_2_2.v
    Info (12023): Found entity 1: Led_74ls138_2_2 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Led_74ls138_2_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_2/dual_mux_74hc173_2_3.v
    Info (12023): Found entity 1: Dual_MUX_74hc173_2_3 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Dual_MUX_74hc173_2_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_2/mux_8_1_2_4.v
    Info (12023): Found entity 1: MUX_8_1_2_4 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/MUX_8_1_2_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_2/full_adder_74hc153_2_5.v
    Info (12023): Found entity 1: Full_Adder_74hc153_2_5 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Full_Adder_74hc153_2_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_2/digital_tube_decoder_2_6.v
    Info (12023): Found entity 1: Digital_Tube_Decoder_2_6 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Digital_Tube_Decoder_2_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_2/coder_8_3_74hc151_2_7.v
    Info (12023): Found entity 1: Coder_8_3_74hc151_2_7 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Coder_8_3_74hc151_2_7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_2/four_vote_74hc151_2_8.v
    Info (12023): Found entity 1: Four_Vote_74hc151_2_8 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Four_Vote_74hc151_2_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_2/decode_display_2_9.v
    Info (12023): Found entity 1: Decode_Display_2_9 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_2/Decode_Display_2_9.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_3/rs_trigger_3_1.v
    Info (12023): Found entity 1: RS_Trigger_3_1 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/RS_Trigger_3_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_3/d_trigger_3_2.v
    Info (12023): Found entity 1: D_Trigger_3_2 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/D_Trigger_3_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_3/crossover_24_d_3_3.v
    Info (12023): Found entity 1: CrossOver_24_D_3_3 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/CrossOver_24_D_3_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_3/jk_trigger_3_4.v
    Info (12023): Found entity 1: JK_Trigger_3_4 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/JK_Trigger_3_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_3/crossover_24_jk_3_5.v
    Info (12023): Found entity 1: CrossOver_24_JK_3_5 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/CrossOver_24_JK_3_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_3/four_snatcher_3_6.v
    Info (12023): Found entity 1: Four_Snatcher_3_6 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_3/Four_Snatcher_3_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_4/decimal_synchronous_addition_counter-74hc162_4_1.v
    Info (12023): Found entity 1: Decimal_Synchronous_Addition_Counter_74hc162_4_1 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Decimal_Synchronous_Addition_Counter-74hc162_4_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_4/pentadecimal_counter_74hc162_4_2.v
    Info (12023): Found entity 1: Pentadecimal_Counter_74hc162_4_2 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Pentadecimal_Counter_74hc162_4_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_4/counter_24_74hc162_4_3.v
    Info (12023): Found entity 1: Counter_24_74hc162_4_3 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Counter_24_74hc162_4_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_4/fourbit_bidirectional_shift_register_4_4.v
    Info (12023): Found entity 1: Fourbit_Bidirectional_Shift_Register_4_4 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Fourbit_Bidirectional_Shift_Register_4_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_4/circular_shifter_74hc194_4_5.v
    Info (12023): Found entity 1: Circular_Shifter_74hc194_4_5 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Circular_Shifter_74hc194_4_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lesson_4/eightbit_bidirectional_shift_register_4_6.v
    Info (12023): Found entity 1: Eightbit_Bidirectional_Shift_Register_4_6 File: D:/temp_desktop/Graduate/Design/FPGA/Lesson_4/Eightbit_Bidirectional_Shift_Register_4_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file expe_select.v
    Info (12023): Found entity 1: expe_select File: D:/temp_desktop/Graduate/Design/FPGA/expe_select.v Line: 1
Info (12127): Elaborating entity "Design_Of_Graduation" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Design_Of_Graduation.v(27): truncated value with size 32 to match size of target (3) File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 27
Warning (10230): Verilog HDL assignment warning at Design_Of_Graduation.v(28): truncated value with size 32 to match size of target (3) File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 28
Warning (10230): Verilog HDL assignment warning at Design_Of_Graduation.v(29): truncated value with size 32 to match size of target (3) File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 29
Warning (10230): Verilog HDL assignment warning at Design_Of_Graduation.v(30): truncated value with size 32 to match size of target (3) File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 30
Info (12128): Elaborating entity "UART_R" for hierarchy "UART_R:wesdfgh" File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 18
Warning (10240): Verilog HDL Always Construct warning at UART.v(51): inferring latch(es) for variable "En_CLK", which holds its previous value in one or more paths through the always construct File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 51
Warning (10230): Verilog HDL assignment warning at UART.v(62): truncated value with size 32 to match size of target (4) File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 62
Warning (10230): Verilog HDL assignment warning at UART.v(63): truncated value with size 32 to match size of target (4) File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 63
Warning (10230): Verilog HDL assignment warning at UART.v(64): truncated value with size 32 to match size of target (4) File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 64
Warning (10230): Verilog HDL assignment warning at UART.v(65): truncated value with size 32 to match size of target (4) File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 65
Info (10041): Inferred latch for "En_CLK" at UART.v(57) File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 57
Info (12128): Elaborating entity "BaudRate_Clk" for hierarchy "UART_R:wesdfgh|BaudRate_Clk:BCLSdasff" File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 39
Warning (10230): Verilog HDL assignment warning at UART.v(144): truncated value with size 32 to match size of target (20) File: D:/temp_desktop/Graduate/Design/FPGA/UART.v Line: 144
Info (12128): Elaborating entity "expe_select" for hierarchy "expe_select:expe_select1" File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 23
Info (12128): Elaborating entity "And_Not_Gate_1_1" for hierarchy "And_Not_Gate_1_1:asdfaadfswefa" File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fb24.tdf
    Info (12023): Found entity 1: altsyncram_fb24 File: D:/temp_desktop/Graduate/Design/FPGA/db/altsyncram_fb24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8tc.tdf
    Info (12023): Found entity 1: mux_8tc File: D:/temp_desktop/Graduate/Design/FPGA/db/mux_8tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lvf.tdf
    Info (12023): Found entity 1: decode_lvf File: D:/temp_desktop/Graduate/Design/FPGA/db/decode_lvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: D:/temp_desktop/Graduate/Design/FPGA/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: D:/temp_desktop/Graduate/Design/FPGA/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: D:/temp_desktop/Graduate/Design/FPGA/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi File: D:/temp_desktop/Graduate/Design/FPGA/db/cntr_jgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b3j.tdf
    Info (12023): Found entity 1: cntr_b3j File: D:/temp_desktop/Graduate/Design/FPGA/db/cntr_b3j.tdf Line: 25
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.04.22.09:54:28 Progress: Loading sldd3613774/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3613774/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/temp_desktop/Graduate/Design/FPGA/db/ip/sldd3613774/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "logic_output[1]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[2]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[3]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[4]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[5]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[6]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[7]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[8]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[9]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[10]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[11]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[12]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[13]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[14]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
    Warning (13410): Pin "logic_output[15]" is stuck at GND File: D:/temp_desktop/Graduate/Design/FPGA/Design_Of_Graduation.v Line: 7
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: d:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (144001): Generated suppressed messages file D:/temp_desktop/Graduate/Design/FPGA/output_files/Design_Of_Graduation.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1338 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 1280 logic cells
    Info (21064): Implemented 26 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Thu Apr 22 09:54:55 2021
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/temp_desktop/Graduate/Design/FPGA/output_files/Design_Of_Graduation.map.smsg.


