// Seed: 1848748548
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_21(
      .id_0(1), .id_1(1), .id_2(id_20 != id_4), .id_3(1)
  );
  assign id_10 = ~id_10;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output wor id_2,
    input tri id_3,
    input wand id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri id_8,
    output uwire id_9,
    output uwire id_10,
    input wand id_11,
    input tri0 id_12,
    input wor id_13,
    output supply1 id_14,
    output tri0 id_15,
    input wand id_16,
    output uwire id_17,
    input supply0 id_18,
    input wand id_19,
    input wand id_20
);
  wire id_22;
  module_0(
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
