{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558156483647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558156483653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 00:14:43 2019 " "Processing started: Sat May 18 00:14:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558156483653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156483653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_p03 -c top_p03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_p03 -c top_p03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156483653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558156484227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558156484227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/uart_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_pkg (SystemVerilog) " "Found design unit 1: uart_pkg (SystemVerilog)" {  } { { "src/uart_pkg.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/uart_pkg.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "src/uart.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/uart.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_top " "Found entity 1: tx_top" {  } { { "src/tx_top.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/tx_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_mux " "Found entity 1: tx_mux" {  } { { "src/tx_mux.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/tx_mux.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "src/tx_fsm.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/tx_fsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_processors.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_processors.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_processors " "Found entity 1: top_processors" {  } { { "src/top_processors.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_processors.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_p03_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_p03_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_p03_tb " "Found entity 1: top_p03_tb" {  } { { "src/top_p03_tb.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_p03.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_p03.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_p03 " "Found entity 1: top_p03" {  } { { "src/top_p03.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_cmd " "Found entity 1: top_cmd" {  } { { "src/top_cmd.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_cmd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/time_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/time_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_mux " "Found entity 1: time_mux" {  } { { "src/time_mux.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/time_mux.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sipo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sipo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "src/sipo.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/sipo.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rx_top " "Found entity 1: rx_top" {  } { { "src/rx_top.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/rx_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm " "Found entity 1: rx_fsm" {  } { { "src/rx_fsm.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/rx_fsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "src/register.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/register.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ram_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_vector " "Found entity 1: ram_vector" {  } { { "src/ram_vector.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/ram_vector.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ram_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_matrix " "Found entity 1: ram_matrix" {  } { { "src/ram_matrix.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/ram_matrix.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/processor_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_pkg (SystemVerilog) " "Found design unit 1: processor_pkg (SystemVerilog)" {  } { { "src/processor_pkg.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/processor_pkg.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "src/processor.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/processor.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498425 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pointers_M.sv(53) " "Verilog HDL information at pointers_M.sv(53): always construct contains both blocking and non-blocking assignments" {  } { { "src/pointers_M.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/pointers_M.sv" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558156498429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pointers_m.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pointers_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pointers_M " "Found entity 1: pointers_M" {  } { { "src/pointers_M.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/pointers_M.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pointers.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pointers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pointers " "Found entity 1: pointers" {  } { { "src/pointers.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/pointers.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/piso_lsb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/piso_lsb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piso_lsb " "Found entity 1: piso_lsb" {  } { { "src/piso_lsb.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/piso_lsb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nibb_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/nibb_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nibb_reg " "Found entity 1: nibb_reg" {  } { { "src/nibb_reg.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/nibb_reg.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logic_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/logic_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_xor " "Found entity 1: logic_xor" {  } { { "src/logic_xor.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/logic_xor.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/logic_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/logic_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_and " "Found entity 1: logic_and" {  } { { "src/logic_and.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/logic_and.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/interrupt_rgstr.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/interrupt_rgstr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_rgstr " "Found entity 1: interrupt_rgstr" {  } { { "src/interrupt_rgstr.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/interrupt_rgstr.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/global_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/global_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_pkg (SystemVerilog) " "Found design unit 1: global_pkg (SystemVerilog)" {  } { { "src/global_pkg.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/global_pkg.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498491 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm_processor.sv(218) " "Verilog HDL information at fsm_processor.sv(218): always construct contains both blocking and non-blocking assignments" {  } { { "src/fsm_processor.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fsm_processor.sv" 218 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558156498499 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm_processor.sv(243) " "Verilog HDL information at fsm_processor.sv(243): always construct contains both blocking and non-blocking assignments" {  } { { "src/fsm_processor.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fsm_processor.sv" 243 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558156498499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_processor " "Found entity 1: fsm_processor" {  } { { "src/fsm_processor.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fsm_processor.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fsm_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fsm_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_fifo " "Found entity 1: fsm_fifo" {  } { { "src/fsm_fifo.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fsm_fifo.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_vector " "Found entity 1: fifo_vector" {  } { { "src/fifo_vector.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_vector.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/fifo_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_pkg (SystemVerilog) " "Found design unit 1: fifo_pkg (SystemVerilog)" {  } { { "src/fifo_pkg.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_pkg.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo_matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo_matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_matrix " "Found entity 1: fifo_matrix" {  } { { "src/fifo_matrix.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_matrix.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498532 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.sv(44) " "Verilog HDL information at counter.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "src/counter.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/counter.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558156498536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/counter.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmd_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cmd_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_fsm " "Found entity 1: cmd_fsm" {  } { { "src/cmd_fsm.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/cmd_fsm.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498548 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkdiv.sv(44) " "Verilog HDL information at clkdiv.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "src/clkdiv.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/clkdiv.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558156498552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "src/clkdiv.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/clkdiv.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/and_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/and_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_start " "Found entity 1: and_start" {  } { { "src/and_start.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/and_start.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156498559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156498559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_p03_tb " "Elaborating entity \"top_p03_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558156498690 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx top_p03_tb.sv(10) " "Output port \"tx\" at top_p03_tb.sv(10) has no driver" {  } { { "src/top_p03_tb.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558156498692 "|top_p03_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_fsm cmd_fsm:cmd_fsm_inst " "Elaborating entity \"cmd_fsm\" for hierarchy \"cmd_fsm:cmd_fsm_inst\"" {  } { { "src/top_p03_tb.sv" "cmd_fsm_inst" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498713 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cmd_fsm.sv(168) " "Verilog HDL Case Statement information at cmd_fsm.sv(168): all case item expressions in this case statement are onehot" {  } { { "src/cmd_fsm.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/cmd_fsm.sv" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1558156498715 "|top_p03_tb|cmd_fsm:cmd_fsm_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clear_interrupt cmd_fsm.sv(40) " "Output port \"clear_interrupt\" at cmd_fsm.sv(40) has no driver" {  } { { "src/cmd_fsm.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/cmd_fsm.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558156498716 "|top_p03_tb|cmd_fsm:cmd_fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nibb_reg nibb_reg:size_register " "Elaborating entity \"nibb_reg\" for hierarchy \"nibb_reg:size_register\"" {  } { { "src/top_p03_tb.sv" "size_register" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_processors top_processors:top_processors_inst " "Elaborating entity \"top_processors\" for hierarchy \"top_processors:top_processors_inst\"" {  } { { "src/top_p03_tb.sv" "top_processors_inst" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_matrix top_processors:top_processors_inst\|fifo_matrix:matrix " "Elaborating entity \"fifo_matrix\" for hierarchy \"top_processors:top_processors_inst\|fifo_matrix:matrix\"" {  } { { "src/top_processors.sv" "matrix" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_processors.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_fifo top_processors:top_processors_inst\|fifo_matrix:matrix\|fsm_fifo:fsm_fifo_inst " "Elaborating entity \"fsm_fifo\" for hierarchy \"top_processors:top_processors_inst\|fifo_matrix:matrix\|fsm_fifo:fsm_fifo_inst\"" {  } { { "src/fifo_matrix.sv" "fsm_fifo_inst" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_matrix.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_matrix top_processors:top_processors_inst\|fifo_matrix:matrix\|ram_matrix:ramM " "Elaborating entity \"ram_matrix\" for hierarchy \"top_processors:top_processors_inst\|fifo_matrix:matrix\|ram_matrix:ramM\"" {  } { { "src/fifo_matrix.sv" "ramM" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_matrix.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pointers_M top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst " "Elaborating entity \"pointers_M\" for hierarchy \"top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\"" {  } { { "src/fifo_matrix.sv" "pointers_M_inst" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_matrix.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_vector top_processors:top_processors_inst\|fifo_vector:vector " "Elaborating entity \"fifo_vector\" for hierarchy \"top_processors:top_processors_inst\|fifo_vector:vector\"" {  } { { "src/top_processors.sv" "vector" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_processors.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_vector top_processors:top_processors_inst\|fifo_vector:vector\|ram_vector:ramV " "Elaborating entity \"ram_vector\" for hierarchy \"top_processors:top_processors_inst\|fifo_vector:vector\|ram_vector:ramV\"" {  } { { "src/fifo_vector.sv" "ramV" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_vector.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pointers top_processors:top_processors_inst\|fifo_vector:vector\|pointers:pointers_inst " "Elaborating entity \"pointers\" for hierarchy \"top_processors:top_processors_inst\|fifo_vector:vector\|pointers:pointers_inst\"" {  } { { "src/fifo_vector.sv" "pointers_inst" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_vector.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_and top_processors:top_processors_inst\|logic_and:logic_and_inst " "Elaborating entity \"logic_and\" for hierarchy \"top_processors:top_processors_inst\|logic_and:logic_and_inst\"" {  } { { "src/top_processors.sv" "logic_and_inst" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_processors.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor top_processors:top_processors_inst\|processor:processor1_inst " "Elaborating entity \"processor\" for hierarchy \"top_processors:top_processors_inst\|processor:processor1_inst\"" {  } { { "src/top_processors.sv" "processor1_inst" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_processors.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_processor top_processors:top_processors_inst\|fsm_processor:fsm_p_inst " "Elaborating entity \"fsm_processor\" for hierarchy \"top_processors:top_processors_inst\|fsm_processor:fsm_p_inst\"" {  } { { "src/top_processors.sv" "fsm_p_inst" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_processors.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156498979 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "count_pop pointers_inst 3 4 " "Port \"count_pop\" on the entity instantiation of \"pointers_inst\" is connected to a signal of width 3. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "src/fifo_vector.sv" "pointers_inst" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_vector.sv" 110 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1558156499062 "|top_p03_tb|top_processors:top_processors_inst|fifo_vector:vector|pointers:pointers_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "count_push pointers_inst 3 4 " "Port \"count_push\" on the entity instantiation of \"pointers_inst\" is connected to a signal of width 3. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "src/fifo_vector.sv" "pointers_inst" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_vector.sv" 110 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1558156499062 "|top_p03_tb|top_processors:top_processors_inst|fifo_vector:vector|pointers:pointers_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|Mult0\"" {  } { { "src/pointers_M.sv" "Mult0" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/pointers_M.sv" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558156499365 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558156499365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\"" {  } { { "src/pointers_M.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/pointers_M.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156499471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558156499471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558156499471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558156499471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558156499471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558156499471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558156499471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558156499471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558156499471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558156499471 ""}  } { { "src/pointers_M.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/pointers_M.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558156499471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/db/mult_j8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558156499565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156499565 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/pointers_M.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/pointers_M.sv" 51 -1 0 } } { "src/fifo_matrix.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_matrix.sv" 110 0 0 } } { "src/top_processors.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_processors.sv" 67 0 0 } } { "src/top_p03_tb.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558156499611 "|top_p03_tb|top_processors:top_processors_inst|fifo_matrix:matrix|pointers_M:pointers_M_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558156499611 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558156499611 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[5\] " "Synthesized away node \"top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/db/mult_j8t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/pointers_M.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/pointers_M.sv" 51 -1 0 } } { "src/fifo_matrix.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_matrix.sv" 110 0 0 } } { "src/top_processors.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_processors.sv" 67 0 0 } } { "src/top_p03_tb.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558156499613 "|top_p03_tb|top_processors:top_processors_inst|fifo_matrix:matrix|pointers_M:pointers_M_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[4\] " "Synthesized away node \"top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/db/mult_j8t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/pointers_M.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/pointers_M.sv" 51 -1 0 } } { "src/fifo_matrix.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_matrix.sv" 110 0 0 } } { "src/top_processors.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_processors.sv" 67 0 0 } } { "src/top_p03_tb.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558156499613 "|top_p03_tb|top_processors:top_processors_inst|fifo_matrix:matrix|pointers_M:pointers_M_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[3\] " "Synthesized away node \"top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/pointers_M.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/pointers_M.sv" 51 -1 0 } } { "src/fifo_matrix.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_matrix.sv" 110 0 0 } } { "src/top_processors.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_processors.sv" 67 0 0 } } { "src/top_p03_tb.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558156499613 "|top_p03_tb|top_processors:top_processors_inst|fifo_matrix:matrix|pointers_M:pointers_M_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[2\] " "Synthesized away node \"top_processors:top_processors_inst\|fifo_matrix:matrix\|pointers_M:pointers_M_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "src/pointers_M.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/pointers_M.sv" 51 -1 0 } } { "src/fifo_matrix.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/fifo_matrix.sv" 110 0 0 } } { "src/top_processors.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_processors.sv" 67 0 0 } } { "src/top_p03_tb.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 63 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558156499613 "|top_p03_tb|top_processors:top_processors_inst|fifo_matrix:matrix|pointers_M:pointers_M_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[2]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558156499613 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558156499613 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558156499826 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1558156499841 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "28 " "Ignored 28 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1558156499841 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1558156499841 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx GND " "Pin \"tx\" is stuck at GND" {  } { { "src/top_p03_tb.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558156499960 "|top_p03_tb|tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "clear_interrupt GND " "Pin \"clear_interrupt\" is stuck at GND" {  } { { "src/top_p03_tb.sv" "" { Text "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/src/top_p03_tb.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558156499960 "|top_p03_tb|clear_interrupt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558156499960 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558156500114 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558156500612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/output_files/top_p03.map.smsg " "Generated suppressed messages file C:/Users/luisr/OneDrive/Escritorio/repo_veri/p03/output_files/top_p03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156500668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558156500842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558156500842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558156500940 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558156500940 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558156500940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558156500940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558156500980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 00:15:00 2019 " "Processing ended: Sat May 18 00:15:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558156500980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558156500980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558156500980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558156500980 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558156511351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558156511358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 00:15:11 2019 " "Processing started: Sat May 18 00:15:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558156511358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558156511358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp top_p03 -c top_p03 --netlist_type=sgate " "Command: quartus_npp top_p03 -c top_p03 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558156511358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1558156511560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558156511622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 00:15:11 2019 " "Processing ended: Sat May 18 00:15:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558156511622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558156511622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558156511622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558156511622 ""}
