#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 27 16:12:51 2019
# Process ID: 3622
# Current directory: /home/joterom/workspace/OctaveSax
# Command line: vivado
# Log file: /home/joterom/workspace/OctaveSax/vivado.log
# Journal file: /home/joterom/workspace/OctaveSax/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.xpr
INFO: [Project 1-313] Project file moved from 'D:/UNI/TFG/OctaveSax/Vivado/octave_main' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6115.625 ; gain = 109.910 ; free physical = 111 ; free virtual = 6871
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/clk_generator/clk_generator_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_generator_clk_generator_clk_wiz
INFO: [VRFC 10-307] analyzing entity clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/ip/ram_memo/ram_memo_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_memo_bindec
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_mux
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized1\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized2\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized3\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized4\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized5\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_wrapper__parameterized6\
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized3\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized4\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized5\
INFO: [VRFC 10-307] analyzing entity \ram_memo_blk_mem_gen_prim_width__parameterized6\
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity ram_memo_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity ram_memo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/project_trunk.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/sampling.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampling
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_register
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/memo_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity memo_controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/display_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/fsm_global.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fsm_global
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/display_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/tb_fft_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fft_ip
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/window_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity window_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6140.637 ; gain = 0.000 ; free physical = 505 ; free virtual = 6858
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -view {/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg} -view {/home/joterom/workspace/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg
open_wave_config /home/joterom/workspace/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg
WARNING: Simulation object /window_tb/UUT/clk was not found in the design.
WARNING: Simulation object /window_tb/UUT/for_inv was not found in the design.
WARNING: Simulation object /window_tb/UUT/start_proc_win was not found in the design.
WARNING: Simulation object /window_tb/end_proc_win was not found in the design.
WARNING: Simulation object /window_tb/UUT/working was not found in the design.
WARNING: Simulation object /window_tb/buf1_2 was not found in the design.
WARNING: Simulation object /window_tb/UUT/multiplicand was not found in the design.
WARNING: Simulation object /window_tb/UUT/value was not found in the design.
WARNING: Simulation object /window_tb/UUT/mult_reg was not found in the design.
WARNING: Simulation object /window_tb/UUT/mult_reg2 was not found in the design.
WARNING: Simulation object /window_tb/UUT/factor was not found in the design.
WARNING: Simulation object /window_tb/factor_buf1 was not found in the design.
WARNING: Simulation object /window_tb/factor_buf2 was not found in the design.
WARNING: Simulation object /window_tb/UUT/multiplicatorSTFT was not found in the design.
WARNING: Simulation object /window_tb/UUT/multiplicatoriSTFT was not found in the design.
WARNING: Simulation object /window_tb/UUT/pre_resultSTFT was not found in the design.
WARNING: Simulation object /window_tb/UUT/pre_resultiSTFT was not found in the design.
WARNING: Simulation object /window_tb/result1 was not found in the design.
WARNING: Simulation object /window_tb/result2 was not found in the design.
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 6249.293 ; gain = 108.656 ; free physical = 500 ; free virtual = 6824
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:30 ; elapsed = 00:02:09 . Memory (MB): peak = 6249.355 ; gain = 0.062 ; free physical = 373 ; free virtual = 6805
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6352.113 ; gain = 0.000 ; free physical = 503 ; free virtual = 6808
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6352.113 ; gain = 0.000 ; free physical = 503 ; free virtual = 6808
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:02:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6352.113 ; gain = 0.000 ; free physical = 525 ; free virtual = 6797
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:22 ; elapsed = 00:02:08 . Memory (MB): peak = 6352.113 ; gain = 0.000 ; free physical = 408 ; free virtual = 6788
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6355.109 ; gain = 0.000 ; free physical = 503 ; free virtual = 6796
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6355.109 ; gain = 0.000 ; free physical = 503 ; free virtual = 6796
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:02:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6355.109 ; gain = 0.000 ; free physical = 521 ; free virtual = 6782
save_wave_config {/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6355.109 ; gain = 0.000 ; free physical = 518 ; free virtual = 6779
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:29 ; elapsed = 00:02:11 . Memory (MB): peak = 6355.160 ; gain = 0.051 ; free physical = 408 ; free virtual = 6778
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6414.719 ; gain = 0.000 ; free physical = 499 ; free virtual = 6782
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6414.719 ; gain = 0.000 ; free physical = 499 ; free virtual = 6782
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:02:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6414.719 ; gain = 0.000 ; free physical = 520 ; free virtual = 6771
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 6419.711 ; gain = 4.992 ; free physical = 474 ; free virtual = 6769
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6435.730 ; gain = 0.000 ; free physical = 515 ; free virtual = 6778
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6435.730 ; gain = 0.000 ; free physical = 515 ; free virtual = 6778
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 6435.730 ; gain = 0.000 ; free physical = 518 ; free virtual = 6769
save_wave_config {/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:16 ; elapsed = 00:01:13 . Memory (MB): peak = 6435.730 ; gain = 0.000 ; free physical = 453 ; free virtual = 6766
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6446.734 ; gain = 0.000 ; free physical = 504 ; free virtual = 6773
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6446.734 ; gain = 0.000 ; free physical = 504 ; free virtual = 6773
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:01:15 ; elapsed = 00:00:10 . Memory (MB): peak = 6446.734 ; gain = 0.000 ; free physical = 515 ; free virtual = 6766
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:28 ; elapsed = 00:02:12 . Memory (MB): peak = 6446.734 ; gain = 0.000 ; free physical = 404 ; free virtual = 6763
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6462.742 ; gain = 0.000 ; free physical = 497 ; free virtual = 6770
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6462.742 ; gain = 0.000 ; free physical = 497 ; free virtual = 6770
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:02:07 ; elapsed = 00:00:10 . Memory (MB): peak = 6462.742 ; gain = 0.000 ; free physical = 523 ; free virtual = 6764
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
run: Time (s): cpu = 00:00:22 ; elapsed = 00:02:07 . Memory (MB): peak = 6462.742 ; gain = 0.000 ; free physical = 415 ; free virtual = 6763
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ram_memo_bindec [ram_memo_bindec_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_mux [ram_memo_blk_mem_gen_mux_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_wrapper [ram_memo_blk_mem_gen_prim_wrappe...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_prim_width [ram_memo_blk_mem_gen_prim_width_...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized0\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized1\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized1\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized2\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized2\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized3\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized3\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized4\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized4\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized5\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized5\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_wrapper__parameterized6\ [\ram_memo_blk_mem_gen_prim_wrapp...]
Compiling architecture structure of entity xil_defaultlib.\ram_memo_blk_mem_gen_prim_width__parameterized6\ [\ram_memo_blk_mem_gen_prim_width...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_generic_cstr [ram_memo_blk_mem_gen_generic_cst...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_top [ram_memo_blk_mem_gen_top_default]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1_synth [ram_memo_blk_mem_gen_v8_4_1_synt...]
Compiling architecture structure of entity xil_defaultlib.ram_memo_blk_mem_gen_v8_4_1 [ram_memo_blk_mem_gen_v8_4_1_defa...]
Compiling architecture structure of entity xil_defaultlib.ram_memo [ram_memo_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6478.750 ; gain = 0.000 ; free physical = 506 ; free virtual = 6769
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6478.750 ; gain = 0.000 ; free physical = 506 ; free virtual = 6769
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:02:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6478.750 ; gain = 0.000 ; free physical = 532 ; free virtual = 6762
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:20 ; elapsed = 00:01:36 . Memory (MB): peak = 6496.750 ; gain = 18.000 ; free physical = 448 ; free virtual = 6759
INFO: [Common 17-344] 'run' was cancelled
save_wave_config {/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg}
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Mar 27 17:13:20 2019] Launched synth_1...
Run output will be captured here: /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Mar 27 17:15:09 2019] Launched impl_1...
Run output will be captured here: /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.runs/impl_1/runme.log
open_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 17:27:09 2019...
