INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <chipscope_vio> already exists in the output
   directory. Output products for this core may be overwritten.
Configuring files for chipscope_vio root...
Gathering HDL files for chipscope_vio root...
Creating XST project for chipscope_vio...
Creating XST script file for chipscope_vio...
Creating XST instantiation file for chipscope_vio...
Running XST for chipscope_vio...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for chipscope_vio...
Skipping Verilog instantiation template for chipscope_vio...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'chipscope_vio'...
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_vio.xco
XMDF file found: chipscope_vio_xmdf.tcl
Adding
/home/ignaciotb/Documents/Semester2/EMB3/VHDL/vga_pong/EMB3-PROJECT/emb3_board_t
est/ipcore_dir/chipscope_icon/implement/tmp/_cg/chipscope_vio.asy -view all
-origin_type imported
Adding
/home/ignaciotb/Documents/Semester2/EMB3/VHDL/vga_pong/EMB3-PROJECT/emb3_board_t
est/ipcore_dir/chipscope_icon/implement/tmp/_cg/chipscope_vio.ngc -view all
-origin_type created
Checking file
"/home/ignaciotb/Documents/Semester2/EMB3/VHDL/vga_pong/EMB3-PROJECT/emb3_board_
test/ipcore_dir/chipscope_icon/implement/tmp/_cg/chipscope_vio.ngc" for project
device match ...
File
"/home/ignaciotb/Documents/Semester2/EMB3/VHDL/vga_pong/EMB3-PROJECT/emb3_board_
test/ipcore_dir/chipscope_icon/implement/tmp/_cg/chipscope_vio.ngc" device
information matches project device.
Adding
/home/ignaciotb/Documents/Semester2/EMB3/VHDL/vga_pong/EMB3-PROJECT/emb3_board_t
est/ipcore_dir/chipscope_icon/implement/tmp/_cg/chipscope_vio.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ignaciotb/Documents/Semester2/EMB3/VHDL/vga_pong/EMB3-PROJECT/emb3_boa
   rd_test/ipcore_dir/chipscope_icon/implement/tmp/_cg/chipscope_vio.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ignaciotb/Documents/Semester2/EMB3/VHDL/vga_pong/EMB3-PROJECT/emb3_board_t
est/ipcore_dir/chipscope_icon/implement/tmp/_cg/chipscope_vio.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_vio"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'chipscope_vio'.
