{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 24 12:28:31 2008 " "Info: Processing started: Sun Aug 24 12:28:31 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off timeSetPosition -c timeSetPosition --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off timeSetPosition -c timeSetPosition --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sw1 " "Info: Assuming node \"sw1\" is an undefined clock" {  } { { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 11 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sw1 register register set_time\[0\] set_time\[2\] 320.1 MHz Internal " "Info: Clock \"sw1\" Internal fmax is restricted to 320.1 MHz between source register \"set_time\[0\]\" and destination register \"set_time\[2\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.154 ns + Longest register register " "Info: + Longest register to register delay is 1.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set_time\[0\] 1 REG LC_X28_Y1_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y1_N9; Fanout = 4; REG Node = 'set_time\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_time[0] } "NODE_NAME" } } { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.653 ns) 1.154 ns set_time\[2\] 2 REG LC_X28_Y1_N0 4 " "Info: 2: + IC(0.501 ns) + CELL(0.653 ns) = 1.154 ns; Loc. = LC_X28_Y1_N0; Fanout = 4; REG Node = 'set_time\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { set_time[0] set_time[2] } "NODE_NAME" } } { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.653 ns ( 56.59 % ) " "Info: Total cell delay = 0.653 ns ( 56.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.501 ns ( 43.41 % ) " "Info: Total interconnect delay = 0.501 ns ( 43.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { set_time[0] set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.154 ns" { set_time[0] {} set_time[2] {} } { 0.000ns 0.501ns } { 0.000ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 destination 6.429 ns + Shortest register " "Info: + Shortest clock path from clock \"sw1\" to destination register is 6.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 3; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.501 ns) + CELL(0.629 ns) 6.429 ns set_time\[2\] 2 REG LC_X28_Y1_N0 4 " "Info: 2: + IC(4.501 ns) + CELL(0.629 ns) = 6.429 ns; Loc. = LC_X28_Y1_N0; Fanout = 4; REG Node = 'set_time\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { sw1 set_time[2] } "NODE_NAME" } } { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.99 % ) " "Info: Total cell delay = 1.928 ns ( 29.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.501 ns ( 70.01 % ) " "Info: Total interconnect delay = 4.501 ns ( 70.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { sw1 set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { sw1 {} sw1~out0 {} set_time[2] {} } { 0.000ns 0.000ns 4.501ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 source 6.429 ns - Longest register " "Info: - Longest clock path from clock \"sw1\" to source register is 6.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 3; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.501 ns) + CELL(0.629 ns) 6.429 ns set_time\[0\] 2 REG LC_X28_Y1_N9 4 " "Info: 2: + IC(4.501 ns) + CELL(0.629 ns) = 6.429 ns; Loc. = LC_X28_Y1_N9; Fanout = 4; REG Node = 'set_time\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { sw1 set_time[0] } "NODE_NAME" } } { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.99 % ) " "Info: Total cell delay = 1.928 ns ( 29.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.501 ns ( 70.01 % ) " "Info: Total interconnect delay = 4.501 ns ( 70.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { sw1 set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { sw1 {} sw1~out0 {} set_time[0] {} } { 0.000ns 0.000ns 4.501ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { sw1 set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { sw1 {} sw1~out0 {} set_time[2] {} } { 0.000ns 0.000ns 4.501ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { sw1 set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { sw1 {} sw1~out0 {} set_time[0] {} } { 0.000ns 0.000ns 4.501ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { set_time[0] set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.154 ns" { set_time[0] {} set_time[2] {} } { 0.000ns 0.501ns } { 0.000ns 0.653ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { sw1 set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { sw1 {} sw1~out0 {} set_time[2] {} } { 0.000ns 0.000ns 4.501ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { sw1 set_time[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { sw1 {} sw1~out0 {} set_time[0] {} } { 0.000ns 0.000ns 4.501ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { set_time[2] {} } {  } {  } "" } } { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 21 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sw1 set_time_out\[1\] set_time\[1\] 9.729 ns register " "Info: tco from clock \"sw1\" to destination pin \"set_time_out\[1\]\" through register \"set_time\[1\]\" is 9.729 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 source 6.429 ns + Longest register " "Info: + Longest clock path from clock \"sw1\" to source register is 6.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 3; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.501 ns) + CELL(0.629 ns) 6.429 ns set_time\[1\] 2 REG LC_X28_Y1_N2 4 " "Info: 2: + IC(4.501 ns) + CELL(0.629 ns) = 6.429 ns; Loc. = LC_X28_Y1_N2; Fanout = 4; REG Node = 'set_time\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.130 ns" { sw1 set_time[1] } "NODE_NAME" } } { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.99 % ) " "Info: Total cell delay = 1.928 ns ( 29.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.501 ns ( 70.01 % ) " "Info: Total interconnect delay = 4.501 ns ( 70.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { sw1 set_time[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { sw1 {} sw1~out0 {} set_time[1] {} } { 0.000ns 0.000ns 4.501ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.102 ns + Longest register pin " "Info: + Longest register to pin delay is 3.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set_time\[1\] 1 REG LC_X28_Y1_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y1_N2; Fanout = 4; REG Node = 'set_time\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_time[1] } "NODE_NAME" } } { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(1.879 ns) 3.102 ns set_time_out\[1\] 2 PIN PIN_T16 0 " "Info: 2: + IC(1.223 ns) + CELL(1.879 ns) = 3.102 ns; Loc. = PIN_T16; Fanout = 0; PIN Node = 'set_time_out\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { set_time[1] set_time_out[1] } "NODE_NAME" } } { "timeSetPosition.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatchDesign/timeSetPosition.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.879 ns ( 60.57 % ) " "Info: Total cell delay = 1.879 ns ( 60.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 39.43 % ) " "Info: Total interconnect delay = 1.223 ns ( 39.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { set_time[1] set_time_out[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { set_time[1] {} set_time_out[1] {} } { 0.000ns 1.223ns } { 0.000ns 1.879ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { sw1 set_time[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { sw1 {} sw1~out0 {} set_time[1] {} } { 0.000ns 0.000ns 4.501ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { set_time[1] set_time_out[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.102 ns" { set_time[1] {} set_time_out[1] {} } { 0.000ns 1.223ns } { 0.000ns 1.879ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Peak virtual memory: 120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 24 12:28:33 2008 " "Info: Processing ended: Sun Aug 24 12:28:33 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
