






# Generated by SOPCBuilderGenerator
# Module properties
# clock_reset
# conduit_interface
# fu_avalon_sfu_avalon_master
# fu_avalon_sfu_avalon_masterinterrupt_recv
# module hdl files
add_file prog.mif {SYNTHESIS SIMULATION}
add_file prog_data.mif {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/gcu_ic/decoder.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/gcu_ic/decompressor.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/gcu_ic/highest_pkg.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/gcu_ic/ic.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/gcu_ic/ifetch.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/gcu_ic/input_socket_3.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/gcu_ic/opcodes_pkg.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/gcu_ic/output_socket_1_1.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/gcu_ic/output_socket_3_1.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/platform/altera_onchip_ram_comp.vhd {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/platform/altera_onchip_rom_comp.vhd {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/platform/tta_avalon_sfu.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/platform/tta_avalon_sfu_params_pkg.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/add_and_eq_gt_gtu_ior_shl_shr_shru_sub_sxhw_sxqw_xor.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/avalon_sfu.vhd {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/avalon_tta_util_32bit.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/globals_pkg.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/imem_mau_pkg.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/ldh_ldhu_ldq_ldqu_ldw_sth_stq_stw.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/opcodes_avalon_sfu.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/rf_1wr_1rd_always_1_guarded_0.vhd {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/stratix_led_io.vhd {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/toplevel.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/toplevel_params_pkg.vhdl {SYNTHESIS SIMULATION}
add_file proge-out-avalon-sfu/vhdl/util_pkg.vhdl {SYNTHESIS SIMULATION}
add_interface clock_reset clock end
add_interface conduit_interface conduit end
add_interface fu_avalon_sfu_avalon_master avalon start
add_interface fu_avalon_sfu_avalon_masterinterrupt_recv interrupt start
add_interface_port clock_reset clk clk Input 1
add_interface_port clock_reset rstx reset_n Input 1
add_interface_port conduit_interface fu_leds_STRATIXII_LED export Output 8
add_interface_port fu_avalon_sfu_avalon_master fu_avalon_sfu_avalon_d_address address Output 32
add_interface_port fu_avalon_sfu_avalon_master fu_avalon_sfu_avalon_d_byteenable byteenable Output 4
add_interface_port fu_avalon_sfu_avalon_master fu_avalon_sfu_avalon_d_read read Output 1
add_interface_port fu_avalon_sfu_avalon_master fu_avalon_sfu_avalon_d_readdata readdata Input 32
add_interface_port fu_avalon_sfu_avalon_master fu_avalon_sfu_avalon_d_waitrequest waitrequest Input 1
add_interface_port fu_avalon_sfu_avalon_master fu_avalon_sfu_avalon_d_write write Output 1
add_interface_port fu_avalon_sfu_avalon_master fu_avalon_sfu_avalon_d_writedata writedata Output 32
add_interface_port fu_avalon_sfu_avalon_masterinterrupt_recv fu_avalon_sfu_avalon_d_irq irq Input 32
set_interface_property clock_reset ptfSchematicName ""
set_interface_property conduit_interface ASSOCIATED_CLOCK clock_reset
set_interface_property fu_avalon_sfu_avalon_master ASSOCIATED_CLOCK clock_reset
set_interface_property fu_avalon_sfu_avalon_master adaptsTo ""
set_interface_property fu_avalon_sfu_avalon_master burstOnBurstBoundariesOnly false
set_interface_property fu_avalon_sfu_avalon_master doStreamReads false
set_interface_property fu_avalon_sfu_avalon_master doStreamWrites false
set_interface_property fu_avalon_sfu_avalon_master linewrapBursts false
set_interface_property fu_avalon_sfu_avalon_masterinterrupt_recv ASSOCIATED_CLOCK clock_reset
set_interface_property fu_avalon_sfu_avalon_masterinterrupt_recv associatedAddressablePoint fu_avalon_sfu_avalon_master
set_interface_property fu_avalon_sfu_avalon_masterinterrupt_recv irqScheme INDIVIDUAL_REQUESTS
set_module_property DISPLAY_NAME tta_avalon_sfu
set_module_property EDITABLE false
set_module_property GROUP "User Logic"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property LIBRARIES {std.standard.all ieee.std_logic_1164.all ieee.std_logic_arith.all work.globals.all work.util.all work.imem_mau.all work.tta_avalon_sfu_params.all}
set_module_property NAME tta_avalon_sfu
set_module_property SIMULATION_MODEL_HAS_TULIPS false
set_module_property SIMULATION_MODEL_IN_VERILOG false
set_module_property SIMULATION_MODEL_IN_VHDL false
set_module_property SIMULATION_MODEL_IS_OBFUSCATED false
set_module_property TOP_LEVEL_HDL_FILE proge-out-avalon-sfu/platform/tta_avalon_sfu.vhdl
set_module_property TOP_LEVEL_HDL_MODULE tta_avalon_sfu
set_module_property VERSION 1.0
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use work.globals.all;
use work.util.all;
use work.imem_mau.all;
use work.tta_avalon_sfu_params.all;

entity tta_avalon_sfu is

  port (
    clk : in std_logic;
    rstx : in std_logic;
    fu_leds_STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0);
    fu_avalon_sfu_avalon_d_address : out std_logic_vector(fu_avalon_sfu_a_addrw_g-1 downto 0);
    fu_avalon_sfu_avalon_d_byteenable : out std_logic_vector(fu_avalon_sfu_a_byteenable_g-1 downto 0);
    fu_avalon_sfu_avalon_d_read : out std_logic;
    fu_avalon_sfu_avalon_d_write : out std_logic;
    fu_avalon_sfu_avalon_d_writedata : out std_logic_vector(fu_avalon_sfu_a_dataw_g-1 downto 0);
    fu_avalon_sfu_avalon_d_irq : in std_logic_vector(fu_avalon_sfu_a_irqw_g-1 downto 0);
    fu_avalon_sfu_avalon_d_readdata : in std_logic_vector(fu_avalon_sfu_a_dataw_g-1 downto 0);
    fu_avalon_sfu_avalon_d_waitrequest : in std_logic);

end tta_avalon_sfu;

architecture structural of tta_avalon_sfu is


  component toplevel
    port (
      clk : in std_logic;
      rstx : in std_logic;
      busy : in std_logic;
      imem_en_x : out std_logic;
      imem_addr : out std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      imem_data : in std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
      pc_init : in std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      fu_lsu_dmem_data_in : in std_logic_vector(fu_lsu_dataw-1 downto 0);
      fu_lsu_dmem_data_out : out std_logic_vector(fu_lsu_dataw-1 downto 0);
      fu_lsu_dmem_addr : out std_logic_vector(fu_lsu_addrw-2-1 downto 0);
      fu_lsu_dmem_mem_en_x : out std_logic_vector(1-1 downto 0);
      fu_lsu_dmem_wr_en_x : out std_logic_vector(1-1 downto 0);
      fu_lsu_dmem_bytemask : out std_logic_vector(fu_lsu_dataw/8-1 downto 0);
      fu_leds_STRATIXII_LED : out std_logic_vector(fu_leds_led_count-1 downto 0);
      fu_avalon_sfu_avalon_d_address : out std_logic_vector(fu_avalon_sfu_a_addrw_g-1 downto 0);
      fu_avalon_sfu_avalon_d_byteenable : out std_logic_vector(fu_avalon_sfu_a_byteenable_g-1 downto 0);
      fu_avalon_sfu_avalon_d_read : out std_logic_vector(1-1 downto 0);
      fu_avalon_sfu_avalon_d_write : out std_logic_vector(1-1 downto 0);
      fu_avalon_sfu_avalon_d_writedata : out std_logic_vector(fu_avalon_sfu_a_dataw_g-1 downto 0);
      fu_avalon_sfu_avalon_d_irq : in std_logic_vector(fu_avalon_sfu_a_irqw_g-1 downto 0);
      fu_avalon_sfu_avalon_d_readdata : in std_logic_vector(fu_avalon_sfu_a_dataw_g-1 downto 0);
      fu_avalon_sfu_avalon_d_waitrequest : in std_logic_vector(1-1 downto 0));
  end component;

  component altera_onchip_rom_comp
    port (
      clock : in std_logic;
      address : in std_logic_vector(IMEMADDRWIDTH-1 downto 0);
      q : out std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0));
  end component;

  component altera_onchip_ram_comp
    port (
      clock : in std_logic;
      address : in std_logic_vector(9-1 downto 0);
      byteena : in std_logic_vector(4-1 downto 0);
      q : out std_logic_vector(32-1 downto 0);
      data : in std_logic_vector(32-1 downto 0);
      clken : in std_logic;
      wren : in std_logic);
  end component;

  component util_inverter
    port (
      data_in : in std_logic;
      data_out : out std_logic);
  end component;


begin

  core_busy_wire <= '0';
  onchip_imem_address_wire <= core_imem_addr_wire;
  core_imem_data_wire <= onchip_imem_q_wire;
  core_pc_init_wire <= (others => '0');
  core_fu_lsu_dmem_data_in_wire <= onchip_dmem_q_wire;
  onchip_dmem_data_wire <= core_fu_lsu_dmem_data_out_wire;
  onchip_dmem_address_wire <= core_fu_lsu_dmem_addr_wire;
  fu_lsu_dmem_mem_en_x_util_inverter_data_in_wire <= core_fu_lsu_dmem_mem_en_x_wire(0);
  fu_lsu_dmem_wr_en_x_util_inverter_data_in_wire <= core_fu_lsu_dmem_wr_en_x_wire(0);
  onchip_dmem_byteena_wire <= core_fu_lsu_dmem_bytemask_wire;
  onchip_dmem_clken_wire <= fu_lsu_dmem_mem_en_x_util_inverter_data_out_wire;
  onchip_dmem_wren_wire <= fu_lsu_dmem_wr_en_x_util_inverter_data_out_wire;
  ground_signal <= (others => '0');

  core : toplevel
    port map (
      clk => clk,
      rstx => rstx,
      busy => core_busy_wire,
      imem_en_x => core_imem_en_x_wire,
      imem_addr => core_imem_addr_wire,
      imem_data => core_imem_data_wire,
      pc_init => core_pc_init_wire,
      fu_lsu_dmem_data_in => core_fu_lsu_dmem_data_in_wire,
      fu_lsu_dmem_data_out => core_fu_lsu_dmem_data_out_wire,
      fu_lsu_dmem_addr => core_fu_lsu_dmem_addr_wire,
      fu_lsu_dmem_mem_en_x => core_fu_lsu_dmem_mem_en_x_wire,
      fu_lsu_dmem_wr_en_x => core_fu_lsu_dmem_wr_en_x_wire,
      fu_lsu_dmem_bytemask => core_fu_lsu_dmem_bytemask_wire,
      fu_leds_STRATIXII_LED => fu_leds_STRATIXII_LED,
      fu_avalon_sfu_avalon_d_address => fu_avalon_sfu_avalon_d_address,
      fu_avalon_sfu_avalon_d_byteenable => fu_avalon_sfu_avalon_d_byteenable,
      fu_avalon_sfu_avalon_d_read(0) => fu_avalon_sfu_avalon_d_read,
      fu_avalon_sfu_avalon_d_write(0) => fu_avalon_sfu_avalon_d_write,
      fu_avalon_sfu_avalon_d_writedata => fu_avalon_sfu_avalon_d_writedata,
      fu_avalon_sfu_avalon_d_irq => fu_avalon_sfu_avalon_d_irq,
      fu_avalon_sfu_avalon_d_readdata => fu_avalon_sfu_avalon_d_readdata,
      fu_avalon_sfu_avalon_d_waitrequest(0) => fu_avalon_sfu_avalon_d_waitrequest);

  onchip_imem : altera_onchip_rom_comp
    port map (
      clock => clk,
      address => onchip_imem_address_wire,
      q => onchip_imem_q_wire);

  onchip_dmem : altera_onchip_ram_comp
    port map (
      clock => clk,
      address => onchip_dmem_address_wire,
      byteena => onchip_dmem_byteena_wire,
      q => onchip_dmem_q_wire,
      data => onchip_dmem_data_wire,
      clken => onchip_dmem_clken_wire,
      wren => onchip_dmem_wren_wire);

  fu_lsu_dmem_mem_en_x_util_inverter : util_inverter
    port map (
      data_in => fu_lsu_dmem_mem_en_x_util_inverter_data_in_wire,
      data_out => fu_lsu_dmem_mem_en_x_util_inverter_data_out_wire);

  fu_lsu_dmem_wr_en_x_util_inverter : util_inverter
    port map (
      data_in => fu_lsu_dmem_wr_en_x_util_inverter_data_in_wire,
      data_out => fu_lsu_dmem_wr_en_x_util_inverter_data_out_wire);

end structural;
  signal core_busy_wire : std_logic;
  signal core_fu_lsu_dmem_addr_wire : std_logic_vector(fu_lsu_addrw-2-1 downto 0);
  signal core_fu_lsu_dmem_bytemask_wire : std_logic_vector(fu_lsu_dataw/8-1 downto 0);
  signal core_fu_lsu_dmem_data_in_wire : std_logic_vector(31 downto 0);
  signal core_fu_lsu_dmem_data_out_wire : std_logic_vector(31 downto 0);
  signal core_fu_lsu_dmem_mem_en_x_wire : std_logic_vector(0 downto 0);
  signal core_fu_lsu_dmem_wr_en_x_wire : std_logic_vector(0 downto 0);
  signal core_imem_addr_wire : std_logic_vector(IMEMADDRWIDTH-1 downto 0);
  signal core_imem_data_wire : std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
  signal core_imem_en_x_wire : std_logic;
  signal core_pc_init_wire : std_logic_vector(IMEMADDRWIDTH-1 downto 0);
  signal fu_lsu_dmem_mem_en_x_util_inverter_data_in_wire : std_logic;
  signal fu_lsu_dmem_mem_en_x_util_inverter_data_out_wire : std_logic;
  signal fu_lsu_dmem_wr_en_x_util_inverter_data_in_wire : std_logic;
  signal fu_lsu_dmem_wr_en_x_util_inverter_data_out_wire : std_logic;
  signal ground_signal : std_logic_vector(0 downto 0);
  signal onchip_dmem_address_wire : std_logic_vector(8 downto 0);
  signal onchip_dmem_byteena_wire : std_logic_vector(3 downto 0);
  signal onchip_dmem_clken_wire : std_logic;
  signal onchip_dmem_data_wire : std_logic_vector(31 downto 0);
  signal onchip_dmem_q_wire : std_logic_vector(31 downto 0);
  signal onchip_dmem_wren_wire : std_logic;
  signal onchip_imem_address_wire : std_logic_vector(IMEMADDRWIDTH-1 downto 0);
  signal onchip_imem_q_wire : std_logic_vector(IMEMWIDTHINMAUS*IMEMMAUWIDTH-1 downto 0);
