

================================================================
== Vitis HLS Report for 'conv'
================================================================
* Date:           Thu Jul 21 11:39:49 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        reuse_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.366 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                                           |      100|      100|         1|          1|          1|   100|    yes   |
        |- VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3  |        ?|        ?|       437|          1|          1|     ?|    yes   |
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      734|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    15|        0|      151|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      194|    -|
|Register             |        -|     -|     1328|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    18|     1328|     1207|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U25  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32s_32s_32_1_1_U29    |mul_32s_32s_32_1_1    |        0|   3|  0|  20|    0|
    |mul_64ns_32ns_96_1_1_U26  |mul_64ns_32ns_96_1_1  |        0|   8|  0|  45|    0|
    |mul_7s_7s_7_1_1_U27       |mul_7s_7s_7_1_1       |        0|   0|  0|  33|    0|
    |mul_7s_7s_7_1_1_U28       |mul_7s_7s_7_1_1       |        0|   0|  0|  33|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  15|  0| 151|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_7s_7s_7ns_7_4_1_U30  |mac_muladd_7s_7s_7ns_7_4_1  | i0 * i1 + i2 |
    |mac_muladd_7s_7s_7ns_7_4_1_U31  |mac_muladd_7s_7s_7ns_7_4_1  | i0 * i1 + i2 |
    |mac_muladd_7s_7s_7s_7_4_1_U32   |mac_muladd_7s_7s_7s_7_4_1   | i0 + i1 * i2 |
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    +-----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |local_c_U  |conv_local_c  |        1|  0|   0|    0|   100|   32|     1|         3200|
    +-----------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |              |        1|  0|   0|    0|   100|   32|     1|         3200|
    +-----------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln38_1_fu_329_p2               |     +    |   0|  0|   39|           1|          32|
    |add_ln38_fu_310_p2                 |     +    |   0|  0|  107|           1|          96|
    |add_ln39_1_fu_409_p2               |     +    |   0|  0|   71|           1|          64|
    |add_ln39_fu_367_p2                 |     +    |   0|  0|   39|           1|          32|
    |add_ln40_fu_403_p2                 |     +    |   0|  0|   39|           1|          32|
    |add_ln46_1_fu_480_p2               |     +    |   0|  0|   39|          32|          32|
    |add_ln46_fu_445_p2                 |     +    |   0|  0|   15|           7|           7|
    |empty_30_fu_251_p2                 |     +    |   0|  0|   15|           7|           1|
    |ap_block_pp1                       |    and   |   0|  0|    2|           1|           1|
    |ap_enable_state8_pp1_iter3_stage0  |    and   |   0|  0|    2|           1|           1|
    |ap_enable_state9_pp1_iter4_stage0  |    and   |   0|  0|    2|           1|           1|
    |exitcond274_i_fu_245_p2            |   icmp   |   0|  0|   11|           7|           6|
    |icmp_ln38_fu_305_p2                |   icmp   |   0|  0|   50|          96|          96|
    |icmp_ln39_fu_316_p2                |   icmp   |   0|  0|   29|          64|          64|
    |icmp_ln40_1_fu_347_p2              |   icmp   |   0|  0|   20|          32|          32|
    |icmp_ln40_fu_292_p2                |   icmp   |   0|  0|   20|          32|           1|
    |ap_block_state1                    |    or    |   0|  0|    2|           1|           1|
    |or_ln39_fu_373_p2                  |    or    |   0|  0|    2|           1|           1|
    |grp_fu_495_p1                      |  select  |   0|  0|    7|           1|           7|
    |select_ln38_2_fu_427_p3            |  select  |   0|  0|    7|           1|           1|
    |select_ln38_3_fu_450_p3            |  select  |   0|  0|    7|           1|           7|
    |select_ln38_4_fu_352_p3            |  select  |   0|  0|    2|           1|           1|
    |select_ln38_5_fu_359_p3            |  select  |   0|  0|   32|           1|          32|
    |select_ln38_fu_321_p3              |  select  |   0|  0|   32|           1|           1|
    |select_ln39_1_fu_438_p3            |  select  |   0|  0|    7|           1|           7|
    |select_ln39_2_fu_455_p3            |  select  |   0|  0|    7|           1|           7|
    |select_ln39_3_fu_391_p3            |  select  |   0|  0|   32|           1|          32|
    |select_ln39_4_fu_415_p3            |  select  |   0|  0|   63|           1|           1|
    |select_ln39_fu_379_p3              |  select  |   0|  0|   32|           1|           1|
    |ap_enable_pp1                      |    xor   |   0|  0|    2|           1|           2|
    +-----------------------------------+----------+----+---+-----+------------+------------+
    |Total                              |          |   0|  0|  734|         299|         599|
    +-----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |a_reg_223                  |   9|          2|   32|         64|
    |ap_NS_fsm                  |  38|          7|    1|          7|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter436  |   9|          2|    1|          2|
    |c_reg_201                  |   9|          2|   32|         64|
    |empty_reg_179              |   9|          2|    7|         14|
    |indvar_flatten32_reg_190   |   9|          2|   96|        192|
    |indvar_flatten_reg_212     |   9|          2|   64|        128|
    |local_c_address0           |  15|          3|    7|         21|
    |local_c_d0                 |  15|          3|   32|         96|
    |n_reg_234                  |   9|          2|   32|         64|
    |tilen_blk_n                |   9|          2|    1|          2|
    |tilen_out_blk_n            |   9|          2|    1|          2|
    |tilenuma_blk_n             |   9|          2|    1|          2|
    |tilenumc_blk_n             |   9|          2|    1|          2|
    |tilenumc_out_blk_n         |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 194|         41|  311|        666|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |a_reg_223                            |  32|   0|   32|          0|
    |add_ln46_reg_640                     |   7|   0|    7|          0|
    |add_ln46_reg_640_pp1_iter2_reg       |   7|   0|    7|          0|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter100            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter101            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter102            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter103            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter104            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter105            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter106            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter107            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter108            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter109            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter110            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter111            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter112            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter113            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter114            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter115            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter116            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter117            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter118            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter119            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter120            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter121            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter122            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter123            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter124            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter125            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter126            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter127            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter128            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter129            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter130            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter131            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter132            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter133            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter134            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter135            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter136            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter137            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter138            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter139            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter140            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter141            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter142            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter143            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter144            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter145            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter146            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter147            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter148            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter149            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter150            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter151            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter152            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter153            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter154            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter155            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter156            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter157            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter158            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter159            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter160            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter161            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter162            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter163            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter164            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter165            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter166            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter167            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter168            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter169            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter170            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter171            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter172            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter173            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter174            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter175            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter176            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter177            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter178            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter179            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter180            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter181            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter182            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter183            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter184            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter185            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter186            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter187            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter188            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter189            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter190            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter191            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter192            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter193            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter194            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter195            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter196            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter197            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter198            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter199            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter200            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter201            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter202            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter203            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter204            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter205            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter206            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter207            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter208            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter209            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter210            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter211            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter212            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter213            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter214            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter215            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter216            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter217            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter218            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter219            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter220            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter221            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter222            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter223            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter224            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter225            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter226            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter227            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter228            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter229            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter230            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter231            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter232            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter233            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter234            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter235            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter236            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter237            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter238            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter239            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter240            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter241            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter242            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter243            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter244            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter245            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter246            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter247            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter248            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter249            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter250            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter251            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter252            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter253            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter254            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter255            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter256            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter257            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter258            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter259            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter260            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter261            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter262            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter263            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter264            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter265            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter266            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter267            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter268            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter269            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter270            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter271            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter272            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter273            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter274            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter275            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter276            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter277            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter278            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter279            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter280            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter281            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter282            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter283            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter284            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter285            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter286            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter287            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter288            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter289            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter290            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter291            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter292            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter293            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter294            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter295            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter296            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter297            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter298            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter299            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter300            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter301            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter302            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter303            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter304            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter305            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter306            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter307            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter308            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter309            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter310            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter311            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter312            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter313            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter314            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter315            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter316            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter317            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter318            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter319            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter320            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter321            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter322            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter323            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter324            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter325            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter326            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter327            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter328            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter329            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter330            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter331            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter332            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter333            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter334            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter335            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter336            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter337            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter338            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter339            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter340            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter341            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter342            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter343            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter344            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter345            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter346            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter347            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter348            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter349            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter350            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter351            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter352            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter353            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter354            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter355            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter356            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter357            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter358            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter359            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter360            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter361            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter362            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter363            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter364            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter365            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter366            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter367            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter368            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter369            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter370            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter371            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter372            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter373            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter374            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter375            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter376            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter377            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter378            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter379            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter380            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter381            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter382            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter383            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter384            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter385            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter386            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter387            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter388            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter389            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter390            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter391            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter392            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter393            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter394            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter395            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter396            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter397            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter398            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter399            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter400            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter401            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter402            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter403            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter404            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter405            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter406            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter407            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter408            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter409            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter410            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter411            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter412            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter413            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter414            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter415            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter416            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter417            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter418            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter419            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter420            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter421            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter422            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter423            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter424            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter425            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter426            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter427            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter428            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter429            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter430            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter431            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter432            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter433            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter434            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter435            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter436            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter60             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter61             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter62             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter63             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter64             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter65             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter66             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter67             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter68             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter69             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter70             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter71             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter72             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter73             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter74             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter75             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter76             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter77             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter78             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter79             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter80             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter81             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter82             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter83             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter84             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter85             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter86             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter87             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter88             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter89             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter90             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter91             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter92             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter93             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter94             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter95             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter96             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter97             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter98             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter99             |   1|   0|    1|          0|
    |c_reg_201                            |  32|   0|   32|          0|
    |empty_31_reg_548                     |   7|   0|    7|          0|
    |empty_34_reg_624                     |   7|   0|    7|          0|
    |empty_34_reg_624_pp1_iter1_reg       |   7|   0|    7|          0|
    |empty_reg_179                        |   7|   0|    7|          0|
    |icmp_ln38_reg_576                    |   1|   0|    1|          0|
    |icmp_ln39_reg_585                    |   1|   0|    1|          0|
    |icmp_ln40_reg_560                    |   1|   0|    1|          0|
    |indvar_flatten32_reg_190             |  96|   0|   96|          0|
    |indvar_flatten_reg_212               |  64|   0|   64|          0|
    |local_c_addr_1_reg_660               |   7|   0|    7|          0|
    |mul_ln38_1_reg_555                   |  96|   0|   96|          0|
    |mul_ln38_reg_542                     |  64|   0|   64|          0|
    |n_reg_234                            |  32|   0|   32|          0|
    |select_ln38_1_reg_596                |   7|   0|    7|          0|
    |select_ln38_1_reg_596_pp1_iter1_reg  |   7|   0|    7|          0|
    |select_ln38_4_reg_602                |   1|   0|    1|          0|
    |tilen_read_reg_509                   |  32|   0|   32|          0|
    |tilenuma_read_reg_517                |  32|   0|   32|          0|
    |tilenumc_read_reg_523                |  32|   0|   32|          0|
    |trunc_ln38_1_reg_565                 |   7|   0|    7|          0|
    |trunc_ln38_1_reg_565_pp1_iter1_reg   |   7|   0|    7|          0|
    |trunc_ln38_2_reg_591                 |   7|   0|    7|          0|
    |trunc_ln38_reg_536                   |   7|   0|    7|          0|
    |trunc_ln39_1_reg_613                 |   7|   0|    7|          0|
    |trunc_ln39_reg_570                   |   7|   0|    7|          0|
    |zext_ln46_reg_650                    |   7|   0|   64|         57|
    |icmp_ln38_reg_576                    |  64|  32|    1|          0|
    |icmp_ln39_reg_585                    |  64|  32|    1|          0|
    |select_ln38_4_reg_602                |  64|  32|    1|          0|
    |trunc_ln38_2_reg_591                 |  64|  32|    7|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1328| 128| 1139|         57|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done              | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     conv     | return value |
|a_buf_address0       | out |    7|  ap_memory |     a_buf    |     array    |
|a_buf_ce0            | out |    1|  ap_memory |     a_buf    |     array    |
|a_buf_q0             |  in |   32|  ap_memory |     a_buf    |     array    |
|b_buf_address0       | out |    7|  ap_memory |     b_buf    |     array    |
|b_buf_ce0            | out |    1|  ap_memory |     b_buf    |     array    |
|b_buf_q0             |  in |   32|  ap_memory |     b_buf    |     array    |
|c_buf_address0       | out |    7|  ap_memory |     c_buf    |     array    |
|c_buf_ce0            | out |    1|  ap_memory |     c_buf    |     array    |
|c_buf_we0            | out |    1|  ap_memory |     c_buf    |     array    |
|c_buf_d0             | out |   32|  ap_memory |     c_buf    |     array    |
|tilen_dout           |  in |   32|   ap_fifo  |     tilen    |    pointer   |
|tilen_empty_n        |  in |    1|   ap_fifo  |     tilen    |    pointer   |
|tilen_read           | out |    1|   ap_fifo  |     tilen    |    pointer   |
|tilenuma_dout        |  in |   32|   ap_fifo  |   tilenuma   |    pointer   |
|tilenuma_empty_n     |  in |    1|   ap_fifo  |   tilenuma   |    pointer   |
|tilenuma_read        | out |    1|   ap_fifo  |   tilenuma   |    pointer   |
|tilenumc_dout        |  in |   32|   ap_fifo  |   tilenumc   |    pointer   |
|tilenumc_empty_n     |  in |    1|   ap_fifo  |   tilenumc   |    pointer   |
|tilenumc_read        | out |    1|   ap_fifo  |   tilenumc   |    pointer   |
|tilen_out_din        | out |   32|   ap_fifo  |   tilen_out  |    pointer   |
|tilen_out_full_n     |  in |    1|   ap_fifo  |   tilen_out  |    pointer   |
|tilen_out_write      | out |    1|   ap_fifo  |   tilen_out  |    pointer   |
|tilenumc_out_din     | out |   32|   ap_fifo  | tilenumc_out |    pointer   |
|tilenumc_out_full_n  |  in |    1|   ap_fifo  | tilenumc_out |    pointer   |
|tilenumc_out_write   | out |    1|   ap_fifo  | tilenumc_out |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 437


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 442
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 437, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 442 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 5 
442 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 443 [1/1] (1.15ns)   --->   "%local_c = alloca i64" [reuse_test/before.cpp:37->reuse_test/before.cpp:71]   --->   Operation 443 'alloca' 'local_c' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 444 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenuma, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 445 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 446 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (1.45ns)   --->   "%tilen_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %tilen" [reuse_test/before.cpp:36]   --->   Operation 447 'read' 'tilen_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 448 [1/1] (1.45ns)   --->   "%tilenuma_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %tilenuma" [reuse_test/before.cpp:36]   --->   Operation 448 'read' 'tilenuma_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 449 [1/1] (1.45ns)   --->   "%tilenumc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %tilenumc" [reuse_test/before.cpp:36]   --->   Operation 449 'read' 'tilenumc_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 450 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (1.45ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %tilen_out, i32 %tilen_read" [reuse_test/before.cpp:71]   --->   Operation 451 'write' 'write_ln71' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 452 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (1.45ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %tilenumc_out, i32 %tilenumc_read" [reuse_test/before.cpp:71]   --->   Operation 453 'write' 'write_ln71' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 454 [1/1] (0.60ns)   --->   "%br_ln37 = br void %memset.loop.i" [reuse_test/before.cpp:37->reuse_test/before.cpp:71]   --->   Operation 454 'br' 'br_ln37' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%empty = phi i7, void %entry, i7 %empty_30, void %memset.loop.split.i"   --->   Operation 455 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 456 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.59ns)   --->   "%exitcond274_i = icmp_eq  i7 %empty, i7"   --->   Operation 457 'icmp' 'exitcond274_i' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 458 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.70ns)   --->   "%empty_30 = add i7 %empty, i7"   --->   Operation 459 'add' 'empty_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond274_i, void %memset.loop.split.i, void %split.i"   --->   Operation 460 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%p_cast_i = zext i7 %empty"   --->   Operation 461 'zext' 'p_cast_i' <Predicate = (!exitcond274_i)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%local_c_addr = getelementptr i32 %local_c, i64, i64 %p_cast_i"   --->   Operation 462 'getelementptr' 'local_c_addr' <Predicate = (!exitcond274_i)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (1.15ns)   --->   "%store_ln0 = store i32, i7 %local_c_addr"   --->   Operation 463 'store' 'store_ln0' <Predicate = (!exitcond274_i)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 464 'br' 'br_ln0' <Predicate = (!exitcond274_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %tilenumc_read" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 465 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i32 %tilenuma_read" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 466 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i32 %tilen_read" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 467 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (3.17ns)   --->   "%mul_ln38 = mul i64 %zext_ln38_1, i64 %zext_ln38" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 468 'mul' 'mul_ln38' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%empty_31 = trunc i32 %tilen_read" [reuse_test/before.cpp:36]   --->   Operation 469 'trunc' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i32 %tilenuma_read" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 470 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i64 %mul_ln38" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 471 'zext' 'zext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (4.43ns)   --->   "%mul_ln38_1 = mul i96 %zext_ln38_3, i96 %zext_ln38_2" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 472 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (0.85ns)   --->   "%icmp_ln40 = icmp_eq  i32 %tilen_read, i32" [reuse_test/before.cpp:40->reuse_test/before.cpp:71]   --->   Operation 473 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.60ns)   --->   "%br_ln38 = br void %bb.i" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 474 'br' 'br_ln38' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 3.16>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%indvar_flatten32 = phi i96, void %split.i, i96 %add_ln38, void %bb3" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 475 'phi' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%c = phi i32, void %split.i, i32 %select_ln38_5, void %bb3" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 476 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %split.i, i64 %select_ln39_4, void %bb3" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 477 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%a = phi i32, void %split.i, i32 %select_ln39_3, void %bb3" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 478 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%n = phi i32, void %split.i, i32 %add_ln40, void %bb3" [reuse_test/before.cpp:40->reuse_test/before.cpp:71]   --->   Operation 479 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i32 %c" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 480 'trunc' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %a" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 481 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 482 [3/3] (0.99ns) (grouped into DSP with root node sum3_i)   --->   "%empty_33 = mul i7 %trunc_ln39, i7 %trunc_ln38" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 482 'mul' 'empty_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 483 [1/1] (1.16ns)   --->   "%icmp_ln38 = icmp_eq  i96 %indvar_flatten32, i96 %mul_ln38_1" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 483 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 484 [1/1] (1.31ns)   --->   "%add_ln38 = add i96, i96 %indvar_flatten32" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 484 'add' 'add_ln38' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %bb3, void %.exit" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 485 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (1.06ns)   --->   "%icmp_ln39 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln38" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 486 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln38)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 487 [1/1] (0.22ns)   --->   "%select_ln38 = select i1 %icmp_ln39, i32, i32 %a" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 487 'select' 'select_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 488 [1/1] (0.88ns)   --->   "%add_ln38_1 = add i32, i32 %c" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 488 'add' 'add_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = trunc i32 %add_ln38_1" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 489 'trunc' 'trunc_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (0.30ns)   --->   "%select_ln38_1 = select i1 %icmp_ln39, i7 %trunc_ln38_2, i7 %trunc_ln38_1" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 490 'select' 'select_ln38_1' <Predicate = (!icmp_ln38)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 491 [3/3] (0.99ns) (grouped into DSP with root node add_ln45)   --->   "%mul_ln38_2 = mul i7 %empty_31, i7 %select_ln38_1" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 491 'mul' 'mul_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 492 [1/1] (0.85ns)   --->   "%icmp_ln40_1 = icmp_eq  i32 %n, i32 %tilen_read" [reuse_test/before.cpp:40->reuse_test/before.cpp:71]   --->   Operation 492 'icmp' 'icmp_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 493 [1/1] (0.27ns)   --->   "%select_ln38_4 = select i1 %icmp_ln39, i1 %icmp_ln40, i1 %icmp_ln40_1" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 493 'select' 'select_ln38_4' <Predicate = (!icmp_ln38)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 494 [1/1] (0.22ns)   --->   "%select_ln38_5 = select i1 %icmp_ln39, i32 %add_ln38_1, i32 %c" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 494 'select' 'select_ln38_5' <Predicate = (!icmp_ln38)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 495 [1/1] (0.88ns)   --->   "%add_ln39 = add i32, i32 %select_ln38" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 495 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39 = or i1 %select_ln38_4, i1 %icmp_ln39" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 496 'or' 'or_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 497 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %or_ln39, i32, i32 %n" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 497 'select' 'select_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i32 %add_ln39" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 498 'trunc' 'trunc_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 499 [3/3] (0.99ns) (grouped into DSP with root node sum3_i_mid1)   --->   "%p_mid14 = mul i7 %trunc_ln38, i7 %trunc_ln39_1" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 499 'mul' 'p_mid14' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 500 [1/1] (0.22ns)   --->   "%select_ln39_3 = select i1 %select_ln38_4, i32 %add_ln39, i32 %select_ln38" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 500 'select' 'select_ln39_3' <Predicate = (!icmp_ln38)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "%empty_34 = trunc i32 %select_ln39" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 501 'trunc' 'empty_34' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [reuse_test/before.cpp:40->reuse_test/before.cpp:71]   --->   Operation 502 'specregionbegin' 'rbegin_i' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%speclatency_ln48 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_8" [reuse_test/before.cpp:48->reuse_test/before.cpp:71]   --->   Operation 503 'speclatency' 'speclatency_ln48' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.88ns)   --->   "%add_ln40 = add i32, i32 %select_ln39" [reuse_test/before.cpp:40->reuse_test/before.cpp:71]   --->   Operation 504 'add' 'add_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 505 [1/1] (1.14ns)   --->   "%add_ln39_1 = add i64, i64 %indvar_flatten" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 505 'add' 'add_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 506 [1/1] (0.41ns)   --->   "%select_ln39_4 = select i1 %icmp_ln39, i64, i64 %add_ln39_1" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 506 'select' 'select_ln39_4' <Predicate = (!icmp_ln38)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.97>
ST_6 : Operation 507 [1/1] (1.27ns)   --->   "%empty_32 = mul i7 %trunc_ln39, i7 %empty_31" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 507 'mul' 'empty_32' <Predicate = (!icmp_ln39 & !select_ln38_4)> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 508 [2/3] (0.99ns) (grouped into DSP with root node sum3_i)   --->   "%empty_33 = mul i7 %trunc_ln39, i7 %trunc_ln38" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 508 'mul' 'empty_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 509 [2/3] (0.99ns) (grouped into DSP with root node add_ln45)   --->   "%mul_ln38_2 = mul i7 %empty_31, i7 %select_ln38_1" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 509 'mul' 'mul_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%select_ln38_2 = select i1 %icmp_ln39, i7, i7 %empty_32" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 510 'select' 'select_ln38_2' <Predicate = (!icmp_ln38 & !select_ln38_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 511 [1/1] (1.27ns)   --->   "%p_mid1 = mul i7 %empty_31, i7 %trunc_ln39_1" [reuse_test/before.cpp:36]   --->   Operation 511 'mul' 'p_mid1' <Predicate = (!icmp_ln38 & select_ln38_4)> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%select_ln39_1 = select i1 %select_ln38_4, i7 %p_mid1, i7 %select_ln38_2" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 512 'select' 'select_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 513 [2/3] (0.99ns) (grouped into DSP with root node sum3_i_mid1)   --->   "%p_mid14 = mul i7 %trunc_ln38, i7 %trunc_ln39_1" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 513 'mul' 'p_mid14' <Predicate = (!icmp_ln38)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 514 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln46 = add i7 %select_ln39_1, i7 %empty_34" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 514 'add' 'add_ln46' <Predicate = (!icmp_ln38)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 515 [1/3] (0.00ns) (grouped into DSP with root node sum3_i)   --->   "%empty_33 = mul i7 %trunc_ln39, i7 %trunc_ln38" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 515 'mul' 'empty_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 516 [2/2] (0.64ns) (root node of the DSP)   --->   "%sum3_i = add i7 %empty_33, i7 %trunc_ln38_1" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 516 'add' 'sum3_i' <Predicate = (!icmp_ln39 & !select_ln38_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 517 [1/3] (0.00ns) (grouped into DSP with root node add_ln45)   --->   "%mul_ln38_2 = mul i7 %empty_31, i7 %select_ln38_1" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 517 'mul' 'mul_ln38_2' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 518 [1/3] (0.00ns) (grouped into DSP with root node sum3_i_mid1)   --->   "%p_mid14 = mul i7 %trunc_ln38, i7 %trunc_ln39_1" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 518 'mul' 'p_mid14' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 519 [2/2] (0.64ns) (root node of the DSP)   --->   "%sum3_i_mid1 = add i7 %select_ln38_1, i7 %p_mid14" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 519 'add' 'sum3_i_mid1' <Predicate = (!icmp_ln38 & select_ln38_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 520 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45 = add i7 %mul_ln38_2, i7 %empty_34" [reuse_test/before.cpp:45->reuse_test/before.cpp:71]   --->   Operation 520 'add' 'add_ln45' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.11>
ST_8 : Operation 521 [1/2] (0.64ns) (root node of the DSP)   --->   "%sum3_i = add i7 %empty_33, i7 %trunc_ln38_1" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 521 'add' 'sum3_i' <Predicate = (!icmp_ln39 & !select_ln38_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 522 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 522 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_2)   --->   "%select_ln38_3 = select i1 %icmp_ln39, i7 %trunc_ln38_2, i7 %sum3_i" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 523 'select' 'select_ln38_3' <Predicate = (!icmp_ln38 & !select_ln38_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 524 [1/2] (0.64ns) (root node of the DSP)   --->   "%sum3_i_mid1 = add i7 %select_ln38_1, i7 %p_mid14" [reuse_test/before.cpp:38->reuse_test/before.cpp:71]   --->   Operation 524 'add' 'sum3_i_mid1' <Predicate = (!icmp_ln38 & select_ln38_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 525 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln39_2 = select i1 %select_ln38_4, i7 %sum3_i_mid1, i7 %select_ln38_3" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 525 'select' 'select_ln39_2' <Predicate = (!icmp_ln38)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i7 %select_ln39_2" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 526 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 527 [1/1] (0.00ns)   --->   "%b_buf_addr = getelementptr i32 %b_buf, i64, i64 %zext_ln39" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 527 'getelementptr' 'b_buf_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 528 [2/2] (1.15ns)   --->   "%b_buf_load = load i7 %b_buf_addr" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 528 'load' 'b_buf_load' <Predicate = (!icmp_ln38)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 529 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln45 = add i7 %mul_ln38_2, i7 %empty_34" [reuse_test/before.cpp:45->reuse_test/before.cpp:71]   --->   Operation 529 'add' 'add_ln45' <Predicate = (!icmp_ln38)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i7 %add_ln45" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 530 'zext' 'zext_ln46' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i7 %add_ln46" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 531 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 532 [1/1] (0.00ns)   --->   "%a_buf_addr = getelementptr i32 %a_buf, i64, i64 %zext_ln46_1" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 532 'getelementptr' 'a_buf_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 533 [2/2] (1.15ns)   --->   "%a_buf_load = load i7 %a_buf_addr" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 533 'load' 'a_buf_load' <Predicate = (!icmp_ln38)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 534 [1/1] (0.00ns)   --->   "%local_c_addr_1 = getelementptr i32 %local_c, i64, i64 %zext_ln46" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 534 'getelementptr' 'local_c_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 535 [2/2] (1.15ns)   --->   "%local_c_load = load i7 %local_c_addr_1" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 535 'load' 'local_c_load' <Predicate = (!icmp_ln38)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 9 <SV = 8> <Delay = 6.36>
ST_9 : Operation 536 [1/2] (1.15ns)   --->   "%b_buf_load = load i7 %b_buf_addr" [reuse_test/before.cpp:39->reuse_test/before.cpp:71]   --->   Operation 536 'load' 'b_buf_load' <Predicate = (!icmp_ln38)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 537 [1/2] (1.15ns)   --->   "%a_buf_load = load i7 %a_buf_addr" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 537 'load' 'a_buf_load' <Predicate = (!icmp_ln38)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 538 [1/1] (3.17ns)   --->   "%mul_ln46 = mul i32 %b_buf_load, i32 %a_buf_load" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 538 'mul' 'mul_ln46' <Predicate = (!icmp_ln38)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 539 [1/2] (1.15ns)   --->   "%local_c_load = load i7 %local_c_addr_1" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 539 'load' 'local_c_load' <Predicate = (!icmp_ln38)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 540 [1/1] (0.88ns)   --->   "%add_ln46_1 = add i32 %mul_ln46, i32 %local_c_load" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 540 'add' 'add_ln46_1' <Predicate = (!icmp_ln38)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 541 [1/1] (1.15ns)   --->   "%store_ln46 = store i32 %add_ln46_1, i7 %local_c_addr_1, i32 %local_c_load" [reuse_test/before.cpp:46->reuse_test/before.cpp:71]   --->   Operation 541 'store' 'store_ln46' <Predicate = (!icmp_ln38)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 542 [1/1] (0.00ns)   --->   "%c_buf_addr = getelementptr i32 %c_buf, i64, i64 %zext_ln46" [reuse_test/before.cpp:47->reuse_test/before.cpp:71]   --->   Operation 542 'getelementptr' 'c_buf_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_9 : Operation 543 [1/1] (1.15ns)   --->   "%store_ln47 = store i32 %add_ln46_1, i7 %c_buf_addr" [reuse_test/before.cpp:47->reuse_test/before.cpp:71]   --->   Operation 543 'store' 'store_ln47' <Predicate = (!icmp_ln38)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 10 <SV = 9> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>

State 20 <SV = 19> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>

State 29 <SV = 28> <Delay = 0.00>

State 30 <SV = 29> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.00>

State 32 <SV = 31> <Delay = 0.00>

State 33 <SV = 32> <Delay = 0.00>

State 34 <SV = 33> <Delay = 0.00>

State 35 <SV = 34> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.00>

State 37 <SV = 36> <Delay = 0.00>

State 38 <SV = 37> <Delay = 0.00>

State 39 <SV = 38> <Delay = 0.00>

State 40 <SV = 39> <Delay = 0.00>

State 41 <SV = 40> <Delay = 0.00>

State 42 <SV = 41> <Delay = 0.00>

State 43 <SV = 42> <Delay = 0.00>

State 44 <SV = 43> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.00>

State 46 <SV = 45> <Delay = 0.00>

State 47 <SV = 46> <Delay = 0.00>

State 48 <SV = 47> <Delay = 0.00>

State 49 <SV = 48> <Delay = 0.00>

State 50 <SV = 49> <Delay = 0.00>

State 51 <SV = 50> <Delay = 0.00>

State 52 <SV = 51> <Delay = 0.00>

State 53 <SV = 52> <Delay = 0.00>

State 54 <SV = 53> <Delay = 0.00>

State 55 <SV = 54> <Delay = 0.00>

State 56 <SV = 55> <Delay = 0.00>

State 57 <SV = 56> <Delay = 0.00>

State 58 <SV = 57> <Delay = 0.00>

State 59 <SV = 58> <Delay = 0.00>

State 60 <SV = 59> <Delay = 0.00>

State 61 <SV = 60> <Delay = 0.00>

State 62 <SV = 61> <Delay = 0.00>

State 63 <SV = 62> <Delay = 0.00>

State 64 <SV = 63> <Delay = 0.00>

State 65 <SV = 64> <Delay = 0.00>

State 66 <SV = 65> <Delay = 0.00>

State 67 <SV = 66> <Delay = 0.00>

State 68 <SV = 67> <Delay = 0.00>

State 69 <SV = 68> <Delay = 0.00>

State 70 <SV = 69> <Delay = 0.00>

State 71 <SV = 70> <Delay = 0.00>

State 72 <SV = 71> <Delay = 0.00>

State 73 <SV = 72> <Delay = 0.00>

State 74 <SV = 73> <Delay = 0.00>

State 75 <SV = 74> <Delay = 0.00>

State 76 <SV = 75> <Delay = 0.00>

State 77 <SV = 76> <Delay = 0.00>

State 78 <SV = 77> <Delay = 0.00>

State 79 <SV = 78> <Delay = 0.00>

State 80 <SV = 79> <Delay = 0.00>

State 81 <SV = 80> <Delay = 0.00>

State 82 <SV = 81> <Delay = 0.00>

State 83 <SV = 82> <Delay = 0.00>

State 84 <SV = 83> <Delay = 0.00>

State 85 <SV = 84> <Delay = 0.00>

State 86 <SV = 85> <Delay = 0.00>

State 87 <SV = 86> <Delay = 0.00>

State 88 <SV = 87> <Delay = 0.00>

State 89 <SV = 88> <Delay = 0.00>

State 90 <SV = 89> <Delay = 0.00>

State 91 <SV = 90> <Delay = 0.00>

State 92 <SV = 91> <Delay = 0.00>

State 93 <SV = 92> <Delay = 0.00>

State 94 <SV = 93> <Delay = 0.00>

State 95 <SV = 94> <Delay = 0.00>

State 96 <SV = 95> <Delay = 0.00>

State 97 <SV = 96> <Delay = 0.00>

State 98 <SV = 97> <Delay = 0.00>

State 99 <SV = 98> <Delay = 0.00>

State 100 <SV = 99> <Delay = 0.00>

State 101 <SV = 100> <Delay = 0.00>

State 102 <SV = 101> <Delay = 0.00>

State 103 <SV = 102> <Delay = 0.00>

State 104 <SV = 103> <Delay = 0.00>

State 105 <SV = 104> <Delay = 0.00>

State 106 <SV = 105> <Delay = 0.00>

State 107 <SV = 106> <Delay = 0.00>

State 108 <SV = 107> <Delay = 0.00>

State 109 <SV = 108> <Delay = 0.00>

State 110 <SV = 109> <Delay = 0.00>

State 111 <SV = 110> <Delay = 0.00>

State 112 <SV = 111> <Delay = 0.00>

State 113 <SV = 112> <Delay = 0.00>

State 114 <SV = 113> <Delay = 0.00>

State 115 <SV = 114> <Delay = 0.00>

State 116 <SV = 115> <Delay = 0.00>

State 117 <SV = 116> <Delay = 0.00>

State 118 <SV = 117> <Delay = 0.00>

State 119 <SV = 118> <Delay = 0.00>

State 120 <SV = 119> <Delay = 0.00>

State 121 <SV = 120> <Delay = 0.00>

State 122 <SV = 121> <Delay = 0.00>

State 123 <SV = 122> <Delay = 0.00>

State 124 <SV = 123> <Delay = 0.00>

State 125 <SV = 124> <Delay = 0.00>

State 126 <SV = 125> <Delay = 0.00>

State 127 <SV = 126> <Delay = 0.00>

State 128 <SV = 127> <Delay = 0.00>

State 129 <SV = 128> <Delay = 0.00>

State 130 <SV = 129> <Delay = 0.00>

State 131 <SV = 130> <Delay = 0.00>

State 132 <SV = 131> <Delay = 0.00>

State 133 <SV = 132> <Delay = 0.00>

State 134 <SV = 133> <Delay = 0.00>

State 135 <SV = 134> <Delay = 0.00>

State 136 <SV = 135> <Delay = 0.00>

State 137 <SV = 136> <Delay = 0.00>

State 138 <SV = 137> <Delay = 0.00>

State 139 <SV = 138> <Delay = 0.00>

State 140 <SV = 139> <Delay = 0.00>

State 141 <SV = 140> <Delay = 0.00>

State 142 <SV = 141> <Delay = 0.00>

State 143 <SV = 142> <Delay = 0.00>

State 144 <SV = 143> <Delay = 0.00>

State 145 <SV = 144> <Delay = 0.00>

State 146 <SV = 145> <Delay = 0.00>

State 147 <SV = 146> <Delay = 0.00>

State 148 <SV = 147> <Delay = 0.00>

State 149 <SV = 148> <Delay = 0.00>

State 150 <SV = 149> <Delay = 0.00>

State 151 <SV = 150> <Delay = 0.00>

State 152 <SV = 151> <Delay = 0.00>

State 153 <SV = 152> <Delay = 0.00>

State 154 <SV = 153> <Delay = 0.00>

State 155 <SV = 154> <Delay = 0.00>

State 156 <SV = 155> <Delay = 0.00>

State 157 <SV = 156> <Delay = 0.00>

State 158 <SV = 157> <Delay = 0.00>

State 159 <SV = 158> <Delay = 0.00>

State 160 <SV = 159> <Delay = 0.00>

State 161 <SV = 160> <Delay = 0.00>

State 162 <SV = 161> <Delay = 0.00>

State 163 <SV = 162> <Delay = 0.00>

State 164 <SV = 163> <Delay = 0.00>

State 165 <SV = 164> <Delay = 0.00>

State 166 <SV = 165> <Delay = 0.00>

State 167 <SV = 166> <Delay = 0.00>

State 168 <SV = 167> <Delay = 0.00>

State 169 <SV = 168> <Delay = 0.00>

State 170 <SV = 169> <Delay = 0.00>

State 171 <SV = 170> <Delay = 0.00>

State 172 <SV = 171> <Delay = 0.00>

State 173 <SV = 172> <Delay = 0.00>

State 174 <SV = 173> <Delay = 0.00>

State 175 <SV = 174> <Delay = 0.00>

State 176 <SV = 175> <Delay = 0.00>

State 177 <SV = 176> <Delay = 0.00>

State 178 <SV = 177> <Delay = 0.00>

State 179 <SV = 178> <Delay = 0.00>

State 180 <SV = 179> <Delay = 0.00>

State 181 <SV = 180> <Delay = 0.00>

State 182 <SV = 181> <Delay = 0.00>

State 183 <SV = 182> <Delay = 0.00>

State 184 <SV = 183> <Delay = 0.00>

State 185 <SV = 184> <Delay = 0.00>

State 186 <SV = 185> <Delay = 0.00>

State 187 <SV = 186> <Delay = 0.00>

State 188 <SV = 187> <Delay = 0.00>

State 189 <SV = 188> <Delay = 0.00>

State 190 <SV = 189> <Delay = 0.00>

State 191 <SV = 190> <Delay = 0.00>

State 192 <SV = 191> <Delay = 0.00>

State 193 <SV = 192> <Delay = 0.00>

State 194 <SV = 193> <Delay = 0.00>

State 195 <SV = 194> <Delay = 0.00>

State 196 <SV = 195> <Delay = 0.00>

State 197 <SV = 196> <Delay = 0.00>

State 198 <SV = 197> <Delay = 0.00>

State 199 <SV = 198> <Delay = 0.00>

State 200 <SV = 199> <Delay = 0.00>

State 201 <SV = 200> <Delay = 0.00>

State 202 <SV = 201> <Delay = 0.00>

State 203 <SV = 202> <Delay = 0.00>

State 204 <SV = 203> <Delay = 0.00>

State 205 <SV = 204> <Delay = 0.00>

State 206 <SV = 205> <Delay = 0.00>

State 207 <SV = 206> <Delay = 0.00>

State 208 <SV = 207> <Delay = 0.00>

State 209 <SV = 208> <Delay = 0.00>

State 210 <SV = 209> <Delay = 0.00>

State 211 <SV = 210> <Delay = 0.00>

State 212 <SV = 211> <Delay = 0.00>

State 213 <SV = 212> <Delay = 0.00>

State 214 <SV = 213> <Delay = 0.00>

State 215 <SV = 214> <Delay = 0.00>

State 216 <SV = 215> <Delay = 0.00>

State 217 <SV = 216> <Delay = 0.00>

State 218 <SV = 217> <Delay = 0.00>

State 219 <SV = 218> <Delay = 0.00>

State 220 <SV = 219> <Delay = 0.00>

State 221 <SV = 220> <Delay = 0.00>

State 222 <SV = 221> <Delay = 0.00>

State 223 <SV = 222> <Delay = 0.00>

State 224 <SV = 223> <Delay = 0.00>

State 225 <SV = 224> <Delay = 0.00>

State 226 <SV = 225> <Delay = 0.00>

State 227 <SV = 226> <Delay = 0.00>

State 228 <SV = 227> <Delay = 0.00>

State 229 <SV = 228> <Delay = 0.00>

State 230 <SV = 229> <Delay = 0.00>

State 231 <SV = 230> <Delay = 0.00>

State 232 <SV = 231> <Delay = 0.00>

State 233 <SV = 232> <Delay = 0.00>

State 234 <SV = 233> <Delay = 0.00>

State 235 <SV = 234> <Delay = 0.00>

State 236 <SV = 235> <Delay = 0.00>

State 237 <SV = 236> <Delay = 0.00>

State 238 <SV = 237> <Delay = 0.00>

State 239 <SV = 238> <Delay = 0.00>

State 240 <SV = 239> <Delay = 0.00>

State 241 <SV = 240> <Delay = 0.00>

State 242 <SV = 241> <Delay = 0.00>

State 243 <SV = 242> <Delay = 0.00>

State 244 <SV = 243> <Delay = 0.00>

State 245 <SV = 244> <Delay = 0.00>

State 246 <SV = 245> <Delay = 0.00>

State 247 <SV = 246> <Delay = 0.00>

State 248 <SV = 247> <Delay = 0.00>

State 249 <SV = 248> <Delay = 0.00>

State 250 <SV = 249> <Delay = 0.00>

State 251 <SV = 250> <Delay = 0.00>

State 252 <SV = 251> <Delay = 0.00>

State 253 <SV = 252> <Delay = 0.00>

State 254 <SV = 253> <Delay = 0.00>

State 255 <SV = 254> <Delay = 0.00>

State 256 <SV = 255> <Delay = 0.00>

State 257 <SV = 256> <Delay = 0.00>

State 258 <SV = 257> <Delay = 0.00>

State 259 <SV = 258> <Delay = 0.00>

State 260 <SV = 259> <Delay = 0.00>

State 261 <SV = 260> <Delay = 0.00>

State 262 <SV = 261> <Delay = 0.00>

State 263 <SV = 262> <Delay = 0.00>

State 264 <SV = 263> <Delay = 0.00>

State 265 <SV = 264> <Delay = 0.00>

State 266 <SV = 265> <Delay = 0.00>

State 267 <SV = 266> <Delay = 0.00>

State 268 <SV = 267> <Delay = 0.00>

State 269 <SV = 268> <Delay = 0.00>

State 270 <SV = 269> <Delay = 0.00>

State 271 <SV = 270> <Delay = 0.00>

State 272 <SV = 271> <Delay = 0.00>

State 273 <SV = 272> <Delay = 0.00>

State 274 <SV = 273> <Delay = 0.00>

State 275 <SV = 274> <Delay = 0.00>

State 276 <SV = 275> <Delay = 0.00>

State 277 <SV = 276> <Delay = 0.00>

State 278 <SV = 277> <Delay = 0.00>

State 279 <SV = 278> <Delay = 0.00>

State 280 <SV = 279> <Delay = 0.00>

State 281 <SV = 280> <Delay = 0.00>

State 282 <SV = 281> <Delay = 0.00>

State 283 <SV = 282> <Delay = 0.00>

State 284 <SV = 283> <Delay = 0.00>

State 285 <SV = 284> <Delay = 0.00>

State 286 <SV = 285> <Delay = 0.00>

State 287 <SV = 286> <Delay = 0.00>

State 288 <SV = 287> <Delay = 0.00>

State 289 <SV = 288> <Delay = 0.00>

State 290 <SV = 289> <Delay = 0.00>

State 291 <SV = 290> <Delay = 0.00>

State 292 <SV = 291> <Delay = 0.00>

State 293 <SV = 292> <Delay = 0.00>

State 294 <SV = 293> <Delay = 0.00>

State 295 <SV = 294> <Delay = 0.00>

State 296 <SV = 295> <Delay = 0.00>

State 297 <SV = 296> <Delay = 0.00>

State 298 <SV = 297> <Delay = 0.00>

State 299 <SV = 298> <Delay = 0.00>

State 300 <SV = 299> <Delay = 0.00>

State 301 <SV = 300> <Delay = 0.00>

State 302 <SV = 301> <Delay = 0.00>

State 303 <SV = 302> <Delay = 0.00>

State 304 <SV = 303> <Delay = 0.00>

State 305 <SV = 304> <Delay = 0.00>

State 306 <SV = 305> <Delay = 0.00>

State 307 <SV = 306> <Delay = 0.00>

State 308 <SV = 307> <Delay = 0.00>

State 309 <SV = 308> <Delay = 0.00>

State 310 <SV = 309> <Delay = 0.00>

State 311 <SV = 310> <Delay = 0.00>

State 312 <SV = 311> <Delay = 0.00>

State 313 <SV = 312> <Delay = 0.00>

State 314 <SV = 313> <Delay = 0.00>

State 315 <SV = 314> <Delay = 0.00>

State 316 <SV = 315> <Delay = 0.00>

State 317 <SV = 316> <Delay = 0.00>

State 318 <SV = 317> <Delay = 0.00>

State 319 <SV = 318> <Delay = 0.00>

State 320 <SV = 319> <Delay = 0.00>

State 321 <SV = 320> <Delay = 0.00>

State 322 <SV = 321> <Delay = 0.00>

State 323 <SV = 322> <Delay = 0.00>

State 324 <SV = 323> <Delay = 0.00>

State 325 <SV = 324> <Delay = 0.00>

State 326 <SV = 325> <Delay = 0.00>

State 327 <SV = 326> <Delay = 0.00>

State 328 <SV = 327> <Delay = 0.00>

State 329 <SV = 328> <Delay = 0.00>

State 330 <SV = 329> <Delay = 0.00>

State 331 <SV = 330> <Delay = 0.00>

State 332 <SV = 331> <Delay = 0.00>

State 333 <SV = 332> <Delay = 0.00>

State 334 <SV = 333> <Delay = 0.00>

State 335 <SV = 334> <Delay = 0.00>

State 336 <SV = 335> <Delay = 0.00>

State 337 <SV = 336> <Delay = 0.00>

State 338 <SV = 337> <Delay = 0.00>

State 339 <SV = 338> <Delay = 0.00>

State 340 <SV = 339> <Delay = 0.00>

State 341 <SV = 340> <Delay = 0.00>

State 342 <SV = 341> <Delay = 0.00>

State 343 <SV = 342> <Delay = 0.00>

State 344 <SV = 343> <Delay = 0.00>

State 345 <SV = 344> <Delay = 0.00>

State 346 <SV = 345> <Delay = 0.00>

State 347 <SV = 346> <Delay = 0.00>

State 348 <SV = 347> <Delay = 0.00>

State 349 <SV = 348> <Delay = 0.00>

State 350 <SV = 349> <Delay = 0.00>

State 351 <SV = 350> <Delay = 0.00>

State 352 <SV = 351> <Delay = 0.00>

State 353 <SV = 352> <Delay = 0.00>

State 354 <SV = 353> <Delay = 0.00>

State 355 <SV = 354> <Delay = 0.00>

State 356 <SV = 355> <Delay = 0.00>

State 357 <SV = 356> <Delay = 0.00>

State 358 <SV = 357> <Delay = 0.00>

State 359 <SV = 358> <Delay = 0.00>

State 360 <SV = 359> <Delay = 0.00>

State 361 <SV = 360> <Delay = 0.00>

State 362 <SV = 361> <Delay = 0.00>

State 363 <SV = 362> <Delay = 0.00>

State 364 <SV = 363> <Delay = 0.00>

State 365 <SV = 364> <Delay = 0.00>

State 366 <SV = 365> <Delay = 0.00>

State 367 <SV = 366> <Delay = 0.00>

State 368 <SV = 367> <Delay = 0.00>

State 369 <SV = 368> <Delay = 0.00>

State 370 <SV = 369> <Delay = 0.00>

State 371 <SV = 370> <Delay = 0.00>

State 372 <SV = 371> <Delay = 0.00>

State 373 <SV = 372> <Delay = 0.00>

State 374 <SV = 373> <Delay = 0.00>

State 375 <SV = 374> <Delay = 0.00>

State 376 <SV = 375> <Delay = 0.00>

State 377 <SV = 376> <Delay = 0.00>

State 378 <SV = 377> <Delay = 0.00>

State 379 <SV = 378> <Delay = 0.00>

State 380 <SV = 379> <Delay = 0.00>

State 381 <SV = 380> <Delay = 0.00>

State 382 <SV = 381> <Delay = 0.00>

State 383 <SV = 382> <Delay = 0.00>

State 384 <SV = 383> <Delay = 0.00>

State 385 <SV = 384> <Delay = 0.00>

State 386 <SV = 385> <Delay = 0.00>

State 387 <SV = 386> <Delay = 0.00>

State 388 <SV = 387> <Delay = 0.00>

State 389 <SV = 388> <Delay = 0.00>

State 390 <SV = 389> <Delay = 0.00>

State 391 <SV = 390> <Delay = 0.00>

State 392 <SV = 391> <Delay = 0.00>

State 393 <SV = 392> <Delay = 0.00>

State 394 <SV = 393> <Delay = 0.00>

State 395 <SV = 394> <Delay = 0.00>

State 396 <SV = 395> <Delay = 0.00>

State 397 <SV = 396> <Delay = 0.00>

State 398 <SV = 397> <Delay = 0.00>

State 399 <SV = 398> <Delay = 0.00>

State 400 <SV = 399> <Delay = 0.00>

State 401 <SV = 400> <Delay = 0.00>

State 402 <SV = 401> <Delay = 0.00>

State 403 <SV = 402> <Delay = 0.00>

State 404 <SV = 403> <Delay = 0.00>

State 405 <SV = 404> <Delay = 0.00>

State 406 <SV = 405> <Delay = 0.00>

State 407 <SV = 406> <Delay = 0.00>

State 408 <SV = 407> <Delay = 0.00>

State 409 <SV = 408> <Delay = 0.00>

State 410 <SV = 409> <Delay = 0.00>

State 411 <SV = 410> <Delay = 0.00>

State 412 <SV = 411> <Delay = 0.00>

State 413 <SV = 412> <Delay = 0.00>

State 414 <SV = 413> <Delay = 0.00>

State 415 <SV = 414> <Delay = 0.00>

State 416 <SV = 415> <Delay = 0.00>

State 417 <SV = 416> <Delay = 0.00>

State 418 <SV = 417> <Delay = 0.00>

State 419 <SV = 418> <Delay = 0.00>

State 420 <SV = 419> <Delay = 0.00>

State 421 <SV = 420> <Delay = 0.00>

State 422 <SV = 421> <Delay = 0.00>

State 423 <SV = 422> <Delay = 0.00>

State 424 <SV = 423> <Delay = 0.00>

State 425 <SV = 424> <Delay = 0.00>

State 426 <SV = 425> <Delay = 0.00>

State 427 <SV = 426> <Delay = 0.00>

State 428 <SV = 427> <Delay = 0.00>

State 429 <SV = 428> <Delay = 0.00>

State 430 <SV = 429> <Delay = 0.00>

State 431 <SV = 430> <Delay = 0.00>

State 432 <SV = 431> <Delay = 0.00>

State 433 <SV = 432> <Delay = 0.00>

State 434 <SV = 433> <Delay = 0.00>

State 435 <SV = 434> <Delay = 0.00>

State 436 <SV = 435> <Delay = 0.00>

State 437 <SV = 436> <Delay = 0.00>

State 438 <SV = 437> <Delay = 0.00>

State 439 <SV = 438> <Delay = 0.00>

State 440 <SV = 439> <Delay = 0.00>

State 441 <SV = 440> <Delay = 0.00>
ST_441 : Operation 544 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3_str"   --->   Operation 544 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_441 : Operation 545 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 545 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_441 : Operation 546 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_2_VITIS_LOOP_40_3_str"   --->   Operation 546 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_441 : Operation 547 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 547 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_441 : Operation 548 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [reuse_test/before.cpp:40->reuse_test/before.cpp:71]   --->   Operation 548 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_441 : Operation 549 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin_i" [reuse_test/before.cpp:48->reuse_test/before.cpp:71]   --->   Operation 549 'specregionend' 'rend_i' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_441 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 550 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 442 <SV = 8> <Delay = 0.00>
ST_442 : Operation 551 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [reuse_test/before.cpp:71]   --->   Operation 551 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tilen]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tilenuma]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tilenumc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tilen_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tilenumc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
local_c           (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tilen_read        (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tilenuma_read     (read             ) [ 00111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tilenumc_read     (read             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln71        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln71        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln37           (br               ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty             (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond274_i     (icmp             ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_29          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_30          (add              ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast_i          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
local_c_addr      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln38        (trunc            ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
zext_ln38         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln38_1       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln38          (mul              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_31          (trunc            ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
zext_ln38_2       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln38_3       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln38_1        (mul              ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
icmp_ln40         (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln38           (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
indvar_flatten32  (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c                 (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten    (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a                 (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
n                 (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln38_1      (trunc            ) [ 00000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln39        (trunc            ) [ 00000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln38         (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln38          (add              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln38           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln39         (icmp             ) [ 00000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln38       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln38_1        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln38_2      (trunc            ) [ 00000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln38_1     (select           ) [ 00000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40_1       (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln38_4     (select           ) [ 00000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln38_5     (select           ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln39          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln39           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln39       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln39_1      (trunc            ) [ 00000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln39_3     (select           ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_34          (trunc            ) [ 00000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rbegin_i          (specregionbegin  ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
speclatency_ln48  (speclatency      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln40          (add              ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln39_1        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln39_4     (select           ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty_32          (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln38_2     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid1            (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln39_1     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46          (add              ) [ 00000101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_33          (mul              ) [ 00000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln38_2        (mul              ) [ 00000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid14           (mul              ) [ 00000100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum3_i            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln38_3     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum3_i_mid1       (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln39_2     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln39         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_buf_addr        (getelementptr    ) [ 00000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln45          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln46         (zext             ) [ 00000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln46_1       (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_buf_addr        (getelementptr    ) [ 00000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
local_c_addr_1    (getelementptr    ) [ 00000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_buf_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_buf_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln46          (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
local_c_load      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46_1        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln46        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_buf_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln47        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln40 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
rend_i            (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
ret_ln71          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tilen">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tilenuma">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenuma"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tilenumc">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tilen_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tilenumc_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_38_1_VITIS_LOOP_39_2_VITIS_LOOP_40_3_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_39_2_VITIS_LOOP_40_3_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="local_c_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tilen_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilen_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tilenuma_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilenuma_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tilenumc_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilenumc_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln71_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln71_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="local_c_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_c_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="164" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln0/2 local_c_load/8 store_ln46/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="b_buf_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_buf_addr/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_buf_load/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="a_buf_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_buf_addr/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_buf_load/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="local_c_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_c_addr_1/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="c_buf_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="1"/>
<pin id="170" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_buf_addr/9 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln47_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/9 "/>
</bind>
</comp>

<comp id="179" class="1005" name="empty_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="1"/>
<pin id="181" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="empty_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="indvar_flatten32_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="96" slack="1"/>
<pin id="192" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten32 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten32_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="96" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten32/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="c_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="c_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="212" class="1005" name="indvar_flatten_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="indvar_flatten_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="223" class="1005" name="a_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="a_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="n_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="n_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond274_i_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond274_i/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="empty_30_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_30/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_cast_i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_i/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln38_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2"/>
<pin id="264" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln38_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln38_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mul_ln38_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="empty_31_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="3"/>
<pin id="279" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_31/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln38_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="3"/>
<pin id="282" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln38_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_3/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="mul_ln38_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_1/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln40_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="3"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln38_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_1/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln39_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln38_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="96" slack="0"/>
<pin id="307" dir="0" index="1" bw="96" slack="1"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln38_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="96" slack="0"/>
<pin id="313" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln39_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="2"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln38_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="32" slack="0"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln38_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln38_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_2/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln38_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="7" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln40_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="4"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln38_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="1"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_4/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln38_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_5/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln39_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln39_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln39_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln39_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln39_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_3/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="empty_34_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_34/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln40_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln39_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="64" slack="0"/>
<pin id="412" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln39_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="0"/>
<pin id="418" dir="0" index="2" bw="64" slack="0"/>
<pin id="419" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_4/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="empty_32_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="1"/>
<pin id="425" dir="0" index="1" bw="7" slack="2"/>
<pin id="426" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_32/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln38_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="7" slack="0"/>
<pin id="430" dir="0" index="2" bw="7" slack="0"/>
<pin id="431" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_2/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_mid1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="2"/>
<pin id="436" dir="0" index="1" bw="7" slack="1"/>
<pin id="437" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid1/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln39_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="7" slack="0"/>
<pin id="441" dir="0" index="2" bw="7" slack="0"/>
<pin id="442" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln46_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="7" slack="1"/>
<pin id="448" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln38_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="3"/>
<pin id="452" dir="0" index="1" bw="7" slack="3"/>
<pin id="453" dir="0" index="2" bw="7" slack="0"/>
<pin id="454" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_3/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln39_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="3"/>
<pin id="457" dir="0" index="1" bw="7" slack="0"/>
<pin id="458" dir="0" index="2" bw="7" slack="0"/>
<pin id="459" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_2/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln39_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln46_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln46_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="2"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="mul_ln46_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln46_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/9 "/>
</bind>
</comp>

<comp id="488" class="1007" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="7" slack="0"/>
<pin id="490" dir="0" index="1" bw="7" slack="2"/>
<pin id="491" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="492" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_33/5 sum3_i/7 "/>
</bind>
</comp>

<comp id="495" class="1007" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="1"/>
<pin id="497" dir="0" index="1" bw="7" slack="0"/>
<pin id="498" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="499" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln38_2/5 add_ln45/7 "/>
</bind>
</comp>

<comp id="502" class="1007" name="grp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="2"/>
<pin id="504" dir="0" index="1" bw="7" slack="0"/>
<pin id="505" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_mid14/5 sum3_i_mid1/7 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tilen_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="2"/>
<pin id="511" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tilen_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="tilenuma_read_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="2"/>
<pin id="519" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tilenuma_read "/>
</bind>
</comp>

<comp id="523" class="1005" name="tilenumc_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="2"/>
<pin id="525" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tilenumc_read "/>
</bind>
</comp>

<comp id="531" class="1005" name="empty_30_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="0"/>
<pin id="533" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="536" class="1005" name="trunc_ln38_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="2"/>
<pin id="538" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="542" class="1005" name="mul_ln38_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38 "/>
</bind>
</comp>

<comp id="548" class="1005" name="empty_31_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="1"/>
<pin id="550" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="555" class="1005" name="mul_ln38_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="96" slack="1"/>
<pin id="557" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="icmp_ln40_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="565" class="1005" name="trunc_ln38_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="2"/>
<pin id="567" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln38_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="trunc_ln39_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="1"/>
<pin id="572" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="576" class="1005" name="icmp_ln38_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="580" class="1005" name="add_ln38_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="96" slack="0"/>
<pin id="582" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="585" class="1005" name="icmp_ln39_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="591" class="1005" name="trunc_ln38_2_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="3"/>
<pin id="593" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln38_2 "/>
</bind>
</comp>

<comp id="596" class="1005" name="select_ln38_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="1"/>
<pin id="598" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="select_ln38_4_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38_4 "/>
</bind>
</comp>

<comp id="608" class="1005" name="select_ln38_5_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln38_5 "/>
</bind>
</comp>

<comp id="613" class="1005" name="trunc_ln39_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="1"/>
<pin id="615" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39_1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="select_ln39_3_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln39_3 "/>
</bind>
</comp>

<comp id="624" class="1005" name="empty_34_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="1"/>
<pin id="626" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="630" class="1005" name="add_ln40_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="635" class="1005" name="select_ln39_4_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="select_ln39_4 "/>
</bind>
</comp>

<comp id="640" class="1005" name="add_ln46_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="7" slack="2"/>
<pin id="642" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="645" class="1005" name="b_buf_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="7" slack="1"/>
<pin id="647" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_buf_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="zext_ln46_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="655" class="1005" name="a_buf_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="1"/>
<pin id="657" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_buf_addr "/>
</bind>
</comp>

<comp id="660" class="1005" name="local_c_addr_1_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="1"/>
<pin id="662" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="local_c_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="82" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="94" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="52" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="183" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="183" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="183" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="265" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="280" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="205" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="227" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="194" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="194" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="216" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="227" pin="4"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="205" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="316" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="297" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="238" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="316" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="347" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="316" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="329" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="205" pin="4"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="321" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="352" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="316" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="22" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="238" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="367" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="352" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="367" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="321" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="379" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="42" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="379" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="16" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="216" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="316" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="16" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="415" pin=2"/></net>

<net id="432"><net_src comp="36" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="427" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="438" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="460"><net_src comp="450" pin="3"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="455" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="473"><net_src comp="470" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="478"><net_src comp="136" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="149" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="122" pin="7"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="480" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="487"><net_src comp="480" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="493"><net_src comp="301" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="488" pin="3"/><net_sink comp="450" pin=2"/></net>

<net id="500"><net_src comp="339" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="495" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="507"><net_src comp="387" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="502" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="512"><net_src comp="82" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="516"><net_src comp="509" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="520"><net_src comp="88" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="526"><net_src comp="94" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="534"><net_src comp="251" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="539"><net_src comp="262" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="545"><net_src comp="271" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="551"><net_src comp="277" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="558"><net_src comp="286" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="563"><net_src comp="292" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="568"><net_src comp="297" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="573"><net_src comp="301" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="579"><net_src comp="305" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="310" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="588"><net_src comp="316" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="594"><net_src comp="335" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="599"><net_src comp="339" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="605"><net_src comp="352" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="611"><net_src comp="359" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="616"><net_src comp="387" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="622"><net_src comp="391" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="627"><net_src comp="399" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="633"><net_src comp="403" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="638"><net_src comp="415" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="643"><net_src comp="445" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="648"><net_src comp="129" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="653"><net_src comp="466" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="658"><net_src comp="142" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="663"><net_src comp="155" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_buf | {9 }
	Port: tilen_out | {1 }
	Port: tilenumc_out | {1 }
 - Input state : 
	Port: conv : a_buf | {8 9 }
	Port: conv : b_buf | {8 9 }
	Port: conv : tilen | {1 }
	Port: conv : tilenuma | {1 }
	Port: conv : tilenumc | {1 }
  - Chain level:
	State 1
	State 2
		exitcond274_i : 1
		empty_30 : 1
		br_ln0 : 2
		p_cast_i : 1
		local_c_addr : 2
		store_ln0 : 3
	State 3
		mul_ln38 : 1
	State 4
		mul_ln38_1 : 1
	State 5
		trunc_ln38_1 : 1
		trunc_ln39 : 1
		empty_33 : 2
		icmp_ln38 : 1
		add_ln38 : 1
		br_ln38 : 2
		icmp_ln39 : 1
		select_ln38 : 2
		add_ln38_1 : 1
		trunc_ln38_2 : 2
		select_ln38_1 : 3
		mul_ln38_2 : 4
		icmp_ln40_1 : 1
		select_ln38_4 : 2
		select_ln38_5 : 2
		add_ln39 : 3
		or_ln39 : 3
		select_ln39 : 3
		trunc_ln39_1 : 4
		p_mid14 : 5
		select_ln39_3 : 4
		empty_34 : 4
		add_ln40 : 4
		add_ln39_1 : 1
		select_ln39_4 : 2
	State 6
		select_ln38_2 : 1
		select_ln39_1 : 2
		add_ln46 : 3
	State 7
		sum3_i : 1
		sum3_i_mid1 : 1
		add_ln45 : 1
	State 8
		select_ln38_3 : 1
		select_ln39_2 : 2
		zext_ln39 : 3
		b_buf_addr : 4
		b_buf_load : 5
		zext_ln46 : 1
		a_buf_addr : 1
		a_buf_load : 2
		local_c_addr_1 : 2
		local_c_load : 3
	State 9
		mul_ln46 : 1
		add_ln46_1 : 2
		store_ln46 : 3
		store_ln47 : 3
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      empty_30_fu_251     |    0    |    0    |    15   |
|          |      add_ln38_fu_310     |    0    |    0    |   107   |
|          |     add_ln38_1_fu_329    |    0    |    0    |    39   |
|    add   |      add_ln39_fu_367     |    0    |    0    |    39   |
|          |      add_ln40_fu_403     |    0    |    0    |    39   |
|          |     add_ln39_1_fu_409    |    0    |    0    |    71   |
|          |      add_ln46_fu_445     |    0    |    0    |    15   |
|          |     add_ln46_1_fu_480    |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln38_fu_321    |    0    |    0    |    32   |
|          |   select_ln38_1_fu_339   |    0    |    0    |    7    |
|          |   select_ln38_4_fu_352   |    0    |    0    |    2    |
|          |   select_ln38_5_fu_359   |    0    |    0    |    32   |
|          |    select_ln39_fu_379    |    0    |    0    |    32   |
|  select  |   select_ln39_3_fu_391   |    0    |    0    |    32   |
|          |   select_ln39_4_fu_415   |    0    |    0    |    63   |
|          |   select_ln38_2_fu_427   |    0    |    0    |    7    |
|          |   select_ln39_1_fu_438   |    0    |    0    |    7    |
|          |   select_ln38_3_fu_450   |    0    |    0    |    7    |
|          |   select_ln39_2_fu_455   |    0    |    0    |    7    |
|----------|--------------------------|---------|---------|---------|
|          |      mul_ln38_fu_271     |    4    |    0    |    20   |
|          |     mul_ln38_1_fu_286    |    8    |    0    |    45   |
|    mul   |      empty_32_fu_423     |    0    |    0    |    33   |
|          |       p_mid1_fu_434      |    0    |    0    |    33   |
|          |      mul_ln46_fu_474     |    3    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          |   exitcond274_i_fu_245   |    0    |    0    |    11   |
|          |     icmp_ln40_fu_292     |    0    |    0    |    20   |
|   icmp   |     icmp_ln38_fu_305     |    0    |    0    |    50   |
|          |     icmp_ln39_fu_316     |    0    |    0    |    29   |
|          |    icmp_ln40_1_fu_347    |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_488        |    1    |    0    |    0    |
|  muladd  |        grp_fu_495        |    1    |    0    |    0    |
|          |        grp_fu_502        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    or    |      or_ln39_fu_373      |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |   tilen_read_read_fu_82  |    0    |    0    |    0    |
|   read   | tilenuma_read_read_fu_88 |    0    |    0    |    0    |
|          | tilenumc_read_read_fu_94 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |  write_ln71_write_fu_100 |    0    |    0    |    0    |
|          |  write_ln71_write_fu_108 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      p_cast_i_fu_257     |    0    |    0    |    0    |
|          |     zext_ln38_fu_265     |    0    |    0    |    0    |
|          |    zext_ln38_1_fu_268    |    0    |    0    |    0    |
|   zext   |    zext_ln38_2_fu_280    |    0    |    0    |    0    |
|          |    zext_ln38_3_fu_283    |    0    |    0    |    0    |
|          |     zext_ln39_fu_461     |    0    |    0    |    0    |
|          |     zext_ln46_fu_466     |    0    |    0    |    0    |
|          |    zext_ln46_1_fu_470    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     trunc_ln38_fu_262    |    0    |    0    |    0    |
|          |      empty_31_fu_277     |    0    |    0    |    0    |
|          |    trunc_ln38_1_fu_297   |    0    |    0    |    0    |
|   trunc  |     trunc_ln39_fu_301    |    0    |    0    |    0    |
|          |    trunc_ln38_2_fu_335   |    0    |    0    |    0    |
|          |    trunc_ln39_1_fu_387   |    0    |    0    |    0    |
|          |      empty_34_fu_399     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    18   |    0    |   875   |
|----------|--------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|local_c|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    1   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   a_buf_addr_reg_655   |    7   |
|        a_reg_223       |   32   |
|    add_ln38_reg_580    |   96   |
|    add_ln40_reg_630    |   32   |
|    add_ln46_reg_640    |    7   |
|   b_buf_addr_reg_645   |    7   |
|        c_reg_201       |   32   |
|    empty_30_reg_531    |    7   |
|    empty_31_reg_548    |    7   |
|    empty_34_reg_624    |    7   |
|      empty_reg_179     |    7   |
|    icmp_ln38_reg_576   |    1   |
|    icmp_ln39_reg_585   |    1   |
|    icmp_ln40_reg_560   |    1   |
|indvar_flatten32_reg_190|   96   |
| indvar_flatten_reg_212 |   64   |
| local_c_addr_1_reg_660 |    7   |
|   mul_ln38_1_reg_555   |   96   |
|    mul_ln38_reg_542    |   64   |
|        n_reg_234       |   32   |
|  select_ln38_1_reg_596 |    7   |
|  select_ln38_4_reg_602 |    1   |
|  select_ln38_5_reg_608 |   32   |
|  select_ln39_3_reg_619 |   32   |
|  select_ln39_4_reg_635 |   64   |
|   tilen_read_reg_509   |   32   |
|  tilenuma_read_reg_517 |   32   |
|  tilenumc_read_reg_523 |   32   |
|  trunc_ln38_1_reg_565  |    7   |
|  trunc_ln38_2_reg_591  |    7   |
|   trunc_ln38_reg_536   |    7   |
|  trunc_ln39_1_reg_613  |    7   |
|   trunc_ln39_reg_570   |    7   |
|    zext_ln46_reg_650   |   64   |
+------------------------+--------+
|          Total         |   934  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_122 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_122 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_149 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_488    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_488    |  p1  |   2  |   7  |   14   ||    9    |
|     grp_fu_495    |  p1  |   3  |   7  |   21   ||    15   |
|     grp_fu_502    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_502    |  p1  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   183  || 6.04425 ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   18   |    -   |    0   |   875  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   96   |
|  Register |    -   |    -   |    -   |   934  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   18   |    6   |   934  |   971  |
+-----------+--------+--------+--------+--------+--------+
