<stg><name>wrapper_mmult_hw</name>


<trans_list>

<trans id="645" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="14" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="54" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="56" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="58" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_V_dest_V, i1 %out_stream_V_id_V, i1 %out_stream_V_last_V, i1 %out_stream_V_user_V, i4 %out_stream_V_strb_V, i4 %out_stream_V_keep_V, i32 %out_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_stream_V_dest_V, i1 %in_stream_V_id_V, i1 %in_stream_V_last_V, i1 %in_stream_V_user_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_keep_V, i32 %in_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:2 %Ar = alloca i64 1

]]></Node>
<StgValue><ssdm name="Ar"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:3 %Ai = alloca i64 1

]]></Node>
<StgValue><ssdm name="Ai"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:4 %Br = alloca i64 1

]]></Node>
<StgValue><ssdm name="Br"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:5 %Bi = alloca i64 1

]]></Node>
<StgValue><ssdm name="Bi"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:6 %C = alloca i64 1

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln84 = br void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i9 0, void, i9 %add_ln84_1, void %.split24

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %i = phi i3 0, void, i3 %select_ln84_1, void %.split24

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %j = phi i7 0, void, i7 %add_ln86, void %.split24

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln84_1 = add i9 %indvar_flatten, i9 1

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %icmp_ln84 = icmp_eq  i9 %indvar_flatten, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln84 = br i1 %icmp_ln84, void %.split24, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split24:0 %add_ln84 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split24:3 %icmp_ln86 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split24:4 %select_ln84 = select i1 %icmp_ln86, i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="select_ln84"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split24:5 %select_ln84_1 = select i1 %icmp_ln86, i3 %add_ln84, i3 %i

]]></Node>
<StgValue><ssdm name="select_ln84_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="3">
<![CDATA[
.split24:6 %trunc_ln92 = trunc i3 %select_ln84_1

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split24:7 %tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln92, i6 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="7">
<![CDATA[
.split24:8 %zext_ln92 = zext i7 %select_ln84

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split24:9 %add_ln92 = add i8 %tmp_cast, i8 %zext_ln92

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.split24:14 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="44">
<![CDATA[
.split24:15 %tmp_i_data = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_i_data"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split24:18 %add_ln86 = add i7 %select_ln84, i7 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_84_1_VITIS_LOOP_86_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split24:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
.split24:10 %zext_ln92_1 = zext i8 %add_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split24:11 %Ar_addr = getelementptr i32 %Ar, i64 0, i64 %zext_ln92_1

]]></Node>
<StgValue><ssdm name="Ar_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split24:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
.split24:16 %read_data_data = bitcast i32 %tmp_i_data

]]></Node>
<StgValue><ssdm name="read_data_data"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split24:17 %store_ln92 = store i32 %read_data_data, i8 %Ar_addr

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.split24:19 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader.preheader:0 %br_ln95 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader3.preheader:0 %indvar_flatten7 = phi i9 %add_ln95_1, void %.preheader3, i9 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3.preheader:1 %i_1 = phi i3 %select_ln95_1, void %.preheader3, i3 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3.preheader:2 %j_1 = phi i7 %add_ln97, void %.preheader3, i7 0, void %.preheader3.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3.preheader:3 %add_ln95_1 = add i9 %indvar_flatten7, i9 1

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3.preheader:4 %icmp_ln95 = icmp_eq  i9 %indvar_flatten7, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.preheader:5 %br_ln95 = br i1 %icmp_ln95, void %.preheader3, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:0 %add_ln95 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:3 %icmp_ln97 = icmp_eq  i7 %j_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader3:4 %select_ln95 = select i1 %icmp_ln97, i7 0, i7 %j_1

]]></Node>
<StgValue><ssdm name="select_ln95"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader3:5 %select_ln95_1 = select i1 %icmp_ln97, i3 %add_ln95, i3 %i_1

]]></Node>
<StgValue><ssdm name="select_ln95_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="3">
<![CDATA[
.preheader3:6 %trunc_ln103 = trunc i3 %select_ln95_1

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.preheader3:7 %tmp_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln103, i6 0

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="7">
<![CDATA[
.preheader3:8 %zext_ln103 = zext i7 %select_ln95

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3:9 %add_ln103 = add i8 %tmp_1_cast, i8 %zext_ln103

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader3:14 %empty_13 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="44">
<![CDATA[
.preheader3:15 %tmp_i26_data = extractvalue i44 %empty_13

]]></Node>
<StgValue><ssdm name="tmp_i26_data"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:18 %add_ln97 = add i7 %select_ln95, i7 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_95_3_VITIS_LOOP_97_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
.preheader3:10 %zext_ln103_1 = zext i8 %add_ln103

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3:11 %Ai_addr = getelementptr i32 %Ai, i64 0, i64 %zext_ln103_1

]]></Node>
<StgValue><ssdm name="Ai_addr"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader3:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
.preheader3:16 %read_data_data_1 = bitcast i32 %tmp_i26_data

]]></Node>
<StgValue><ssdm name="read_data_data_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader3:17 %store_ln103 = store i32 %read_data_data_1, i8 %Ai_addr

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader3:19 %br_ln0 = br void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.preheader:0 %br_ln107 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader2.preheader:0 %indvar_flatten15 = phi i9 %add_ln107_1, void %.preheader2, i9 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2.preheader:1 %i_2 = phi i7 %select_ln107_1, void %.preheader2, i7 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2.preheader:2 %j_2 = phi i3 %add_ln109, void %.preheader2, i3 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader2.preheader:3 %add_ln107_1 = add i9 %indvar_flatten15, i9 1

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader2.preheader:4 %icmp_ln107 = icmp_eq  i9 %indvar_flatten15, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.preheader:5 %br_ln107 = br i1 %icmp_ln107, void %.preheader2, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:0 %add_ln107 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:3 %icmp_ln109 = icmp_eq  i3 %j_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader2:4 %select_ln107 = select i1 %icmp_ln109, i3 0, i3 %j_2

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader2:5 %select_ln107_1 = select i1 %icmp_ln109, i7 %add_ln107, i7 %i_2

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="7">
<![CDATA[
.preheader2:6 %trunc_ln115 = trunc i7 %select_ln107_1

]]></Node>
<StgValue><ssdm name="trunc_ln115"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader2:7 %tmp_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln115, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="3">
<![CDATA[
.preheader2:8 %zext_ln115 = zext i3 %select_ln107

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:9 %add_ln115 = add i8 %tmp_2_cast, i8 %zext_ln115

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader2:14 %empty_14 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="44">
<![CDATA[
.preheader2:15 %tmp_i62_data = extractvalue i44 %empty_14

]]></Node>
<StgValue><ssdm name="tmp_i62_data"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:18 %add_ln109 = add i3 %select_ln107, i3 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_5_VITIS_LOOP_109_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
.preheader2:10 %zext_ln115_1 = zext i8 %add_ln115

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:11 %Br_addr = getelementptr i32 %Br, i64 0, i64 %zext_ln115_1

]]></Node>
<StgValue><ssdm name="Br_addr"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
.preheader2:16 %read_data_data_2 = bitcast i32 %tmp_i62_data

]]></Node>
<StgValue><ssdm name="read_data_data_2"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader2:17 %store_ln115 = store i32 %read_data_data_2, i8 %Br_addr

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader2:19 %br_ln0 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader.preheader:0 %br_ln119 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader1.preheader:0 %indvar_flatten23 = phi i9 %add_ln119_1, void %.preheader1, i9 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1.preheader:1 %i_3 = phi i7 %select_ln119_1, void %.preheader1, i7 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1.preheader:2 %j_3 = phi i3 %add_ln121, void %.preheader1, i3 0, void %.preheader1.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:3 %add_ln119_1 = add i9 %indvar_flatten23, i9 1

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:4 %icmp_ln119 = icmp_eq  i9 %indvar_flatten23, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1.preheader:5 %br_ln119 = br i1 %icmp_ln119, void %.preheader1, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:0 %add_ln119 = add i7 %i_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3 %icmp_ln121 = icmp_eq  i3 %j_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1:4 %select_ln119 = select i1 %icmp_ln121, i3 0, i3 %j_3

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1:5 %select_ln119_1 = select i1 %icmp_ln121, i7 %add_ln119, i7 %i_3

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="7">
<![CDATA[
.preheader1:6 %trunc_ln127 = trunc i7 %select_ln119_1

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader1:7 %tmp_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln127, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="3">
<![CDATA[
.preheader1:8 %zext_ln127 = zext i3 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:9 %add_ln127 = add i8 %tmp_3_cast, i8 %zext_ln127

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
.preheader1:14 %empty_15 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="44">
<![CDATA[
.preheader1:15 %tmp_i44_data = extractvalue i44 %empty_15

]]></Node>
<StgValue><ssdm name="tmp_i44_data"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:18 %add_ln121 = add i3 %select_ln119, i3 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_119_7_VITIS_LOOP_121_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="8">
<![CDATA[
.preheader1:10 %zext_ln127_2 = zext i8 %add_ln127

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1:11 %Bi_addr = getelementptr i32 %Bi, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="Bi_addr"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
.preheader1:16 %read_data_data_3 = bitcast i32 %tmp_i44_data

]]></Node>
<StgValue><ssdm name="read_data_data_3"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader1:17 %store_ln127 = store i32 %read_data_data_3, i8 %Bi_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
.preheader1:19 %br_ln0 = br void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.preheader:0 %resultr_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="resultr_3"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.preheader:1 %temp_sumi_load_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sumi_load_3"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.preheader:2 %resultr_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="resultr_2"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.preheader:3 %temp_sumi_load_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sumi_load_2"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.preheader:4 %resultr_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="resultr_13"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.preheader:5 %temp_sumi_load_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sumi_load_1"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.preheader:6 %resultr_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="resultr_0"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.preheader:7 %temp_sumi_load_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_sumi_load_0"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:8 %br_ln117 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten39 = phi i9 %add_ln117_1, void %.thread._crit_edge.3, i9 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %i_4 = phi i3 %select_ln117_1, void %.thread._crit_edge.3, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %k = phi i7 %add_ln121_1, void %.thread._crit_edge.3, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:3 %add_ln117_1 = add i9 %indvar_flatten39, i9 1

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:5 %icmp_ln117 = icmp_eq  i9 %indvar_flatten39, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:6 %br_ln117 = br i1 %icmp_ln117, void %.preheader, void %_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2 %add_ln117 = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:5 %icmp_ln121_1 = icmp_eq  i7 %k, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln121_1"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:6 %select_ln117 = select i1 %icmp_ln121_1, i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="194" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:7 %select_ln117_1 = select i1 %icmp_ln121_1, i3 %add_ln117, i3 %i_4

]]></Node>
<StgValue><ssdm name="select_ln117_1"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="3">
<![CDATA[
.preheader:8 %empty_16 = trunc i3 %select_ln117_1

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.preheader:9 %tmp_4_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_16, i6 0

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:22 %arrayidx42_sum_mid1 = add i3 %i_4, i3 5

]]></Node>
<StgValue><ssdm name="arrayidx42_sum_mid1"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="icmp_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:23 %arrayidx42_sum192 = xor i3 %i_4, i3 4

]]></Node>
<StgValue><ssdm name="arrayidx42_sum192"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:24 %select_ln117_2 = select i1 %icmp_ln121_1, i3 %arrayidx42_sum_mid1, i3 %arrayidx42_sum192

]]></Node>
<StgValue><ssdm name="select_ln117_2"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="7">
<![CDATA[
.preheader:38 %select_ln117_cast = zext i7 %select_ln117

]]></Node>
<StgValue><ssdm name="select_ln117_cast"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:39 %empty_17 = add i8 %tmp_4_cast, i8 %select_ln117_cast

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="8">
<![CDATA[
.preheader:40 %p_cast = zext i8 %empty_17

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:41 %Ar_addr_1 = getelementptr i32 %Ar, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="Ar_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %Ai_addr_1 = getelementptr i32 %Ai, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="Ai_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader:43 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln117, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="9">
<![CDATA[
.preheader:44 %zext_ln127_1 = zext i9 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:45 %Br_addr_1 = getelementptr i32 %Br, i64 0, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="Br_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:55 %Bi_addr_1 = getelementptr i32 %Bi, i64 0, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="Bi_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="8">
<![CDATA[
.preheader:62 %Ar_load = load i8 %Ar_addr_1

]]></Node>
<StgValue><ssdm name="Ar_load"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="8">
<![CDATA[
.preheader:63 %Ai_load = load i8 %Ai_addr_1

]]></Node>
<StgValue><ssdm name="Ai_load"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="8">
<![CDATA[
.preheader:66 %Br_load = load i8 %Br_addr_1

]]></Node>
<StgValue><ssdm name="Br_load"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="8">
<![CDATA[
.preheader:68 %Bi_load = load i8 %Bi_addr_1

]]></Node>
<StgValue><ssdm name="Bi_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:46 %or_ln127 = or i9 %tmp_3, i9 1

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader:47 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 0, i9 %or_ln127

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:48 %Br_addr_2 = getelementptr i32 %Br, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="Br_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:56 %Bi_addr_2 = getelementptr i32 %Bi, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="Bi_addr_2"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="8">
<![CDATA[
.preheader:62 %Ar_load = load i8 %Ar_addr_1

]]></Node>
<StgValue><ssdm name="Ar_load"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="8">
<![CDATA[
.preheader:63 %Ai_load = load i8 %Ai_addr_1

]]></Node>
<StgValue><ssdm name="Ai_load"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="8">
<![CDATA[
.preheader:66 %Br_load = load i8 %Br_addr_1

]]></Node>
<StgValue><ssdm name="Br_load"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="8">
<![CDATA[
.preheader:68 %Bi_load = load i8 %Bi_addr_1

]]></Node>
<StgValue><ssdm name="Bi_load"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
.split4.1:4 %Br_load_1 = load i8 %Br_addr_2

]]></Node>
<StgValue><ssdm name="Br_load_1"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="8">
<![CDATA[
.split4.1:6 %Bi_load_1 = load i8 %Bi_addr_2

]]></Node>
<StgValue><ssdm name="Bi_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:49 %or_ln127_1 = or i9 %tmp_3, i9 2

]]></Node>
<StgValue><ssdm name="or_ln127_1"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader:50 %tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 0, i9 %or_ln127_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:51 %Br_addr_3 = getelementptr i32 %Br, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="Br_addr_3"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:57 %Bi_addr_3 = getelementptr i32 %Bi, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="Bi_addr_3"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %mul_i = fmul i32 %Ar_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %mul24_i = fmul i32 %Ai_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul24_i"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="8">
<![CDATA[
.split4.1:4 %Br_load_1 = load i8 %Br_addr_2

]]></Node>
<StgValue><ssdm name="Br_load_1"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="8">
<![CDATA[
.split4.1:6 %Bi_load_1 = load i8 %Bi_addr_2

]]></Node>
<StgValue><ssdm name="Bi_load_1"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="8">
<![CDATA[
.split4.2:4 %Br_load_2 = load i8 %Br_addr_3

]]></Node>
<StgValue><ssdm name="Br_load_2"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="8">
<![CDATA[
.split4.2:6 %Bi_load_2 = load i8 %Bi_addr_3

]]></Node>
<StgValue><ssdm name="Bi_load_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:52 %or_ln127_2 = or i9 %tmp_3, i9 3

]]></Node>
<StgValue><ssdm name="or_ln127_2"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
.preheader:53 %tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 0, i9 %or_ln127_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:54 %Br_addr_4 = getelementptr i32 %Br, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="Br_addr_4"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:58 %Bi_addr_4 = getelementptr i32 %Bi, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="Bi_addr_4"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:61 %cmp49_i = icmp_eq  i7 %select_ln117, i7 63

]]></Node>
<StgValue><ssdm name="cmp49_i"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %mul_i = fmul i32 %Ar_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %mul24_i = fmul i32 %Ai_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul24_i"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul33_i = fmul i32 %Ar_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %mul42_i = fmul i32 %Ai_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul42_i"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:78 %br_ln131 = br i1 %cmp49_i, void %.split4.1, void

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4.1:16 %br_ln131 = br i1 %cmp49_i, void %.split4.2, void

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="8">
<![CDATA[
.split4.2:4 %Br_load_2 = load i8 %Br_addr_3

]]></Node>
<StgValue><ssdm name="Br_load_2"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="8">
<![CDATA[
.split4.2:6 %Bi_load_2 = load i8 %Bi_addr_3

]]></Node>
<StgValue><ssdm name="Bi_load_2"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4.2:16 %br_ln131 = br i1 %cmp49_i, void %.split4.3, void

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="8">
<![CDATA[
.split4.3:4 %Br_load_3 = load i8 %Br_addr_4

]]></Node>
<StgValue><ssdm name="Br_load_3"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="8">
<![CDATA[
.split4.3:6 %Bi_load_3 = load i8 %Bi_addr_4

]]></Node>
<StgValue><ssdm name="Bi_load_3"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4.3:16 %br_ln131 = br i1 %cmp49_i, void %.thread._crit_edge.3, void

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="250" st_id="19" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %mul_i = fmul i32 %Ar_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %mul24_i = fmul i32 %Ai_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul24_i"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul33_i = fmul i32 %Ar_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %mul42_i = fmul i32 %Ai_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul42_i"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:5 %mul_i_1 = fmul i32 %Ar_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:7 %mul24_i_1 = fmul i32 %Ai_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="8">
<![CDATA[
.split4.3:4 %Br_load_3 = load i8 %Br_addr_4

]]></Node>
<StgValue><ssdm name="Br_load_3"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="8">
<![CDATA[
.split4.3:6 %Bi_load_3 = load i8 %Bi_addr_4

]]></Node>
<StgValue><ssdm name="Bi_load_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="258" st_id="20" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %mul_i = fmul i32 %Ar_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %mul24_i = fmul i32 %Ai_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul24_i"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul33_i = fmul i32 %Ar_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %mul42_i = fmul i32 %Ai_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul42_i"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:5 %mul_i_1 = fmul i32 %Ar_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:7 %mul24_i_1 = fmul i32 %Ai_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:10 %mul33_i_1 = fmul i32 %Ar_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul33_i_1"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:11 %mul42_i_1 = fmul i32 %Ai_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul42_i_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="266" st_id="21" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %mul_i = fmul i32 %Ar_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %mul24_i = fmul i32 %Ai_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul24_i"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul33_i = fmul i32 %Ar_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %mul42_i = fmul i32 %Ai_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul42_i"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:5 %mul_i_1 = fmul i32 %Ar_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:7 %mul24_i_1 = fmul i32 %Ai_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:10 %mul33_i_1 = fmul i32 %Ar_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul33_i_1"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:11 %mul42_i_1 = fmul i32 %Ai_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul42_i_1"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:5 %mul_i_2 = fmul i32 %Ar_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:7 %mul24_i_2 = fmul i32 %Ai_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul24_i_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="276" st_id="22" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %mul_i = fmul i32 %Ar_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %mul24_i = fmul i32 %Ai_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul24_i"/></StgValue>
</operation>

<operation id="278" st_id="22" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul33_i = fmul i32 %Ar_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="279" st_id="22" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %mul42_i = fmul i32 %Ai_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul42_i"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:5 %mul_i_1 = fmul i32 %Ar_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:7 %mul24_i_1 = fmul i32 %Ai_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:10 %mul33_i_1 = fmul i32 %Ar_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul33_i_1"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:11 %mul42_i_1 = fmul i32 %Ai_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul42_i_1"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:5 %mul_i_2 = fmul i32 %Ar_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:7 %mul24_i_2 = fmul i32 %Ai_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul24_i_2"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:10 %mul33_i_2 = fmul i32 %Ar_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul33_i_2"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:11 %mul42_i_2 = fmul i32 %Ai_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul42_i_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="288" st_id="23" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %mul_i = fmul i32 %Ar_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %mul24_i = fmul i32 %Ai_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul24_i"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul33_i = fmul i32 %Ar_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %mul42_i = fmul i32 %Ai_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul42_i"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:5 %mul_i_1 = fmul i32 %Ar_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:7 %mul24_i_1 = fmul i32 %Ai_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:10 %mul33_i_1 = fmul i32 %Ar_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul33_i_1"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:11 %mul42_i_1 = fmul i32 %Ai_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul42_i_1"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:5 %mul_i_2 = fmul i32 %Ar_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:7 %mul24_i_2 = fmul i32 %Ai_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul24_i_2"/></StgValue>
</operation>

<operation id="298" st_id="23" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:10 %mul33_i_2 = fmul i32 %Ar_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul33_i_2"/></StgValue>
</operation>

<operation id="299" st_id="23" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:11 %mul42_i_2 = fmul i32 %Ai_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul42_i_2"/></StgValue>
</operation>

<operation id="300" st_id="23" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:5 %mul_i_3 = fmul i32 %Ar_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:7 %mul24_i_3 = fmul i32 %Ai_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="302" st_id="24" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %mul_i = fmul i32 %Ar_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %mul24_i = fmul i32 %Ai_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul24_i"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul33_i = fmul i32 %Ar_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %mul42_i = fmul i32 %Ai_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul42_i"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:5 %mul_i_1 = fmul i32 %Ar_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:7 %mul24_i_1 = fmul i32 %Ai_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:10 %mul33_i_1 = fmul i32 %Ar_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul33_i_1"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:11 %mul42_i_1 = fmul i32 %Ai_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul42_i_1"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:5 %mul_i_2 = fmul i32 %Ar_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:7 %mul24_i_2 = fmul i32 %Ai_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul24_i_2"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:10 %mul33_i_2 = fmul i32 %Ar_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul33_i_2"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:11 %mul42_i_2 = fmul i32 %Ai_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul42_i_2"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:5 %mul_i_3 = fmul i32 %Ar_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:7 %mul24_i_3 = fmul i32 %Ai_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:10 %mul33_i_3 = fmul i32 %Ar_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul33_i_3"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="8" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:11 %mul42_i_3 = fmul i32 %Ai_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul42_i_3"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.thread._crit_edge.3:0 %add_ln121_1 = add i7 %select_ln117, i7 1

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
.thread._crit_edge.3:1 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="320" st_id="25" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %sub_i = fsub i32 %mul_i, i32 %mul24_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul33_i = fmul i32 %Ar_load, i32 %Bi_load

]]></Node>
<StgValue><ssdm name="mul33_i"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %mul42_i = fmul i32 %Ai_load, i32 %Br_load

]]></Node>
<StgValue><ssdm name="mul42_i"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:5 %mul_i_1 = fmul i32 %Ar_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:7 %mul24_i_1 = fmul i32 %Ai_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:10 %mul33_i_1 = fmul i32 %Ar_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul33_i_1"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:11 %mul42_i_1 = fmul i32 %Ai_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul42_i_1"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:5 %mul_i_2 = fmul i32 %Ar_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:7 %mul24_i_2 = fmul i32 %Ai_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul24_i_2"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:10 %mul33_i_2 = fmul i32 %Ar_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul33_i_2"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:11 %mul42_i_2 = fmul i32 %Ai_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul42_i_2"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:5 %mul_i_3 = fmul i32 %Ar_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:7 %mul24_i_3 = fmul i32 %Ai_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:10 %mul33_i_3 = fmul i32 %Ar_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul33_i_3"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="7" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:11 %mul42_i_3 = fmul i32 %Ai_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul42_i_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="335" st_id="26" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %sub_i = fsub i32 %mul_i, i32 %mul24_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %add43_i = fadd i32 %mul33_i, i32 %mul42_i

]]></Node>
<StgValue><ssdm name="add43_i"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:5 %mul_i_1 = fmul i32 %Ar_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul_i_1"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:7 %mul24_i_1 = fmul i32 %Ai_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:10 %mul33_i_1 = fmul i32 %Ar_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul33_i_1"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:11 %mul42_i_1 = fmul i32 %Ai_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul42_i_1"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:5 %mul_i_2 = fmul i32 %Ar_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:7 %mul24_i_2 = fmul i32 %Ai_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul24_i_2"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:10 %mul33_i_2 = fmul i32 %Ar_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul33_i_2"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:11 %mul42_i_2 = fmul i32 %Ai_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul42_i_2"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:5 %mul_i_3 = fmul i32 %Ar_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:7 %mul24_i_3 = fmul i32 %Ai_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:10 %mul33_i_3 = fmul i32 %Ar_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul33_i_3"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="6" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:11 %mul42_i_3 = fmul i32 %Ai_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul42_i_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="349" st_id="27" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %sub_i = fsub i32 %mul_i, i32 %mul24_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="350" st_id="27" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %add43_i = fadd i32 %mul33_i, i32 %mul42_i

]]></Node>
<StgValue><ssdm name="add43_i"/></StgValue>
</operation>

<operation id="351" st_id="27" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:8 %sub_i_1 = fsub i32 %mul_i_1, i32 %mul24_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:10 %mul33_i_1 = fmul i32 %Ar_load, i32 %Bi_load_1

]]></Node>
<StgValue><ssdm name="mul33_i_1"/></StgValue>
</operation>

<operation id="353" st_id="27" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:11 %mul42_i_1 = fmul i32 %Ai_load, i32 %Br_load_1

]]></Node>
<StgValue><ssdm name="mul42_i_1"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:5 %mul_i_2 = fmul i32 %Ar_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:7 %mul24_i_2 = fmul i32 %Ai_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul24_i_2"/></StgValue>
</operation>

<operation id="356" st_id="27" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:10 %mul33_i_2 = fmul i32 %Ar_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul33_i_2"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:11 %mul42_i_2 = fmul i32 %Ai_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul42_i_2"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:5 %mul_i_3 = fmul i32 %Ar_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="359" st_id="27" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:7 %mul24_i_3 = fmul i32 %Ai_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>

<operation id="360" st_id="27" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:10 %mul33_i_3 = fmul i32 %Ar_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul33_i_3"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="5" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:11 %mul42_i_3 = fmul i32 %Ai_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul42_i_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="362" st_id="28" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %sub_i = fsub i32 %mul_i, i32 %mul24_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %add43_i = fadd i32 %mul33_i, i32 %mul42_i

]]></Node>
<StgValue><ssdm name="add43_i"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:8 %sub_i_1 = fsub i32 %mul_i_1, i32 %mul24_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:12 %add43_i_1 = fadd i32 %mul33_i_1, i32 %mul42_i_1

]]></Node>
<StgValue><ssdm name="add43_i_1"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:5 %mul_i_2 = fmul i32 %Ar_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul_i_2"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:7 %mul24_i_2 = fmul i32 %Ai_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul24_i_2"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:10 %mul33_i_2 = fmul i32 %Ar_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul33_i_2"/></StgValue>
</operation>

<operation id="369" st_id="28" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:11 %mul42_i_2 = fmul i32 %Ai_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul42_i_2"/></StgValue>
</operation>

<operation id="370" st_id="28" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:5 %mul_i_3 = fmul i32 %Ar_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="371" st_id="28" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:7 %mul24_i_3 = fmul i32 %Ai_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>

<operation id="372" st_id="28" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:10 %mul33_i_3 = fmul i32 %Ar_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul33_i_3"/></StgValue>
</operation>

<operation id="373" st_id="28" stage="4" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:11 %mul42_i_3 = fmul i32 %Ai_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul42_i_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="374" st_id="29" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %sub_i = fsub i32 %mul_i, i32 %mul24_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %add43_i = fadd i32 %mul33_i, i32 %mul42_i

]]></Node>
<StgValue><ssdm name="add43_i"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:8 %sub_i_1 = fsub i32 %mul_i_1, i32 %mul24_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:12 %add43_i_1 = fadd i32 %mul33_i_1, i32 %mul42_i_1

]]></Node>
<StgValue><ssdm name="add43_i_1"/></StgValue>
</operation>

<operation id="378" st_id="29" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:8 %sub_i_2 = fsub i32 %mul_i_2, i32 %mul24_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="379" st_id="29" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:10 %mul33_i_2 = fmul i32 %Ar_load, i32 %Bi_load_2

]]></Node>
<StgValue><ssdm name="mul33_i_2"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:11 %mul42_i_2 = fmul i32 %Ai_load, i32 %Br_load_2

]]></Node>
<StgValue><ssdm name="mul42_i_2"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:5 %mul_i_3 = fmul i32 %Ar_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:7 %mul24_i_3 = fmul i32 %Ai_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>

<operation id="383" st_id="29" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:10 %mul33_i_3 = fmul i32 %Ar_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul33_i_3"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="3" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:11 %mul42_i_3 = fmul i32 %Ai_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul42_i_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="385" st_id="30" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %sub_i = fsub i32 %mul_i, i32 %mul24_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %add43_i = fadd i32 %mul33_i, i32 %mul42_i

]]></Node>
<StgValue><ssdm name="add43_i"/></StgValue>
</operation>

<operation id="387" st_id="30" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:8 %sub_i_1 = fsub i32 %mul_i_1, i32 %mul24_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="388" st_id="30" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:12 %add43_i_1 = fadd i32 %mul33_i_1, i32 %mul42_i_1

]]></Node>
<StgValue><ssdm name="add43_i_1"/></StgValue>
</operation>

<operation id="389" st_id="30" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:8 %sub_i_2 = fsub i32 %mul_i_2, i32 %mul24_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="390" st_id="30" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:12 %add43_i_2 = fadd i32 %mul33_i_2, i32 %mul42_i_2

]]></Node>
<StgValue><ssdm name="add43_i_2"/></StgValue>
</operation>

<operation id="391" st_id="30" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:5 %mul_i_3 = fmul i32 %Ar_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul_i_3"/></StgValue>
</operation>

<operation id="392" st_id="30" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:7 %mul24_i_3 = fmul i32 %Ai_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>

<operation id="393" st_id="30" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:10 %mul33_i_3 = fmul i32 %Ar_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul33_i_3"/></StgValue>
</operation>

<operation id="394" st_id="30" stage="2" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:11 %mul42_i_3 = fmul i32 %Ai_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul42_i_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="395" st_id="31" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %sub_i = fsub i32 %mul_i, i32 %mul24_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %add43_i = fadd i32 %mul33_i, i32 %mul42_i

]]></Node>
<StgValue><ssdm name="add43_i"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:8 %sub_i_1 = fsub i32 %mul_i_1, i32 %mul24_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:12 %add43_i_1 = fadd i32 %mul33_i_1, i32 %mul42_i_1

]]></Node>
<StgValue><ssdm name="add43_i_1"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:8 %sub_i_2 = fsub i32 %mul_i_2, i32 %mul24_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:12 %add43_i_2 = fadd i32 %mul33_i_2, i32 %mul42_i_2

]]></Node>
<StgValue><ssdm name="add43_i_2"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:8 %sub_i_3 = fsub i32 %mul_i_3, i32 %mul24_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:10 %mul33_i_3 = fmul i32 %Ar_load, i32 %Bi_load_3

]]></Node>
<StgValue><ssdm name="mul33_i_3"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="8">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:11 %mul42_i_3 = fmul i32 %Ai_load, i32 %Br_load_3

]]></Node>
<StgValue><ssdm name="mul42_i_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="404" st_id="32" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %sub_i = fsub i32 %mul_i, i32 %mul24_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="405" st_id="32" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %add43_i = fadd i32 %mul33_i, i32 %mul42_i

]]></Node>
<StgValue><ssdm name="add43_i"/></StgValue>
</operation>

<operation id="406" st_id="32" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:8 %sub_i_1 = fsub i32 %mul_i_1, i32 %mul24_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="407" st_id="32" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:12 %add43_i_1 = fadd i32 %mul33_i_1, i32 %mul42_i_1

]]></Node>
<StgValue><ssdm name="add43_i_1"/></StgValue>
</operation>

<operation id="408" st_id="32" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:8 %sub_i_2 = fsub i32 %mul_i_2, i32 %mul24_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="409" st_id="32" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:12 %add43_i_2 = fadd i32 %mul33_i_2, i32 %mul42_i_2

]]></Node>
<StgValue><ssdm name="add43_i_2"/></StgValue>
</operation>

<operation id="410" st_id="32" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:8 %sub_i_3 = fsub i32 %mul_i_3, i32 %mul24_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="411" st_id="32" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:12 %add43_i_3 = fadd i32 %mul33_i_3, i32 %mul42_i_3

]]></Node>
<StgValue><ssdm name="add43_i_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="412" st_id="33" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %sub_i = fsub i32 %mul_i, i32 %mul24_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="413" st_id="33" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %add43_i = fadd i32 %mul33_i, i32 %mul42_i

]]></Node>
<StgValue><ssdm name="add43_i"/></StgValue>
</operation>

<operation id="414" st_id="33" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:8 %sub_i_1 = fsub i32 %mul_i_1, i32 %mul24_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="415" st_id="33" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:12 %add43_i_1 = fadd i32 %mul33_i_1, i32 %mul42_i_1

]]></Node>
<StgValue><ssdm name="add43_i_1"/></StgValue>
</operation>

<operation id="416" st_id="33" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:8 %sub_i_2 = fsub i32 %mul_i_2, i32 %mul24_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="417" st_id="33" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:12 %add43_i_2 = fadd i32 %mul33_i_2, i32 %mul42_i_2

]]></Node>
<StgValue><ssdm name="add43_i_2"/></StgValue>
</operation>

<operation id="418" st_id="33" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:8 %sub_i_3 = fsub i32 %mul_i_3, i32 %mul24_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="419" st_id="33" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:12 %add43_i_3 = fadd i32 %mul33_i_3, i32 %mul42_i_3

]]></Node>
<StgValue><ssdm name="add43_i_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="420" st_id="34" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %sub_i = fsub i32 %mul_i, i32 %mul24_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="421" st_id="34" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %add43_i = fadd i32 %mul33_i, i32 %mul42_i

]]></Node>
<StgValue><ssdm name="add43_i"/></StgValue>
</operation>

<operation id="422" st_id="34" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:8 %sub_i_1 = fsub i32 %mul_i_1, i32 %mul24_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="423" st_id="34" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:12 %add43_i_1 = fadd i32 %mul33_i_1, i32 %mul42_i_1

]]></Node>
<StgValue><ssdm name="add43_i_1"/></StgValue>
</operation>

<operation id="424" st_id="34" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:8 %sub_i_2 = fsub i32 %mul_i_2, i32 %mul24_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="425" st_id="34" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:12 %add43_i_2 = fadd i32 %mul33_i_2, i32 %mul42_i_2

]]></Node>
<StgValue><ssdm name="add43_i_2"/></StgValue>
</operation>

<operation id="426" st_id="34" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:8 %sub_i_3 = fsub i32 %mul_i_3, i32 %mul24_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="427" st_id="34" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:12 %add43_i_3 = fadd i32 %mul33_i_3, i32 %mul42_i_3

]]></Node>
<StgValue><ssdm name="add43_i_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="428" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
.preheader:0 %resultr_0_load = load i32 %resultr_0

]]></Node>
<StgValue><ssdm name="resultr_0_load"/></StgValue>
</operation>

<operation id="429" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:60 %cmp3_i = icmp_eq  i7 %select_ln117, i7 0

]]></Node>
<StgValue><ssdm name="cmp3_i"/></StgValue>
</operation>

<operation id="430" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:64 %select_ln125 = select i1 %cmp3_i, i32 0, i32 %resultr_0_load

]]></Node>
<StgValue><ssdm name="select_ln125"/></StgValue>
</operation>

<operation id="431" st_id="35" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %sub_i = fsub i32 %mul_i, i32 %mul24_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="432" st_id="35" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %add43_i = fadd i32 %mul33_i, i32 %mul42_i

]]></Node>
<StgValue><ssdm name="add43_i"/></StgValue>
</operation>

<operation id="433" st_id="35" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:8 %sub_i_1 = fsub i32 %mul_i_1, i32 %mul24_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="434" st_id="35" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:12 %add43_i_1 = fadd i32 %mul33_i_1, i32 %mul42_i_1

]]></Node>
<StgValue><ssdm name="add43_i_1"/></StgValue>
</operation>

<operation id="435" st_id="35" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:8 %sub_i_2 = fsub i32 %mul_i_2, i32 %mul24_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="436" st_id="35" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:12 %add43_i_2 = fadd i32 %mul33_i_2, i32 %mul42_i_2

]]></Node>
<StgValue><ssdm name="add43_i_2"/></StgValue>
</operation>

<operation id="437" st_id="35" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:8 %sub_i_3 = fsub i32 %mul_i_3, i32 %mul24_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="438" st_id="35" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:12 %add43_i_3 = fadd i32 %mul33_i_3, i32 %mul42_i_3

]]></Node>
<StgValue><ssdm name="add43_i_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="439" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
<literal name="cmp3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
.preheader:1 %temp_sumi_load = load i32 %temp_sumi_load_0

]]></Node>
<StgValue><ssdm name="temp_sumi_load"/></StgValue>
</operation>

<operation id="440" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:65 %select_ln125_1 = select i1 %cmp3_i, i32 0, i32 %temp_sumi_load

]]></Node>
<StgValue><ssdm name="select_ln125_1"/></StgValue>
</operation>

<operation id="441" st_id="36" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %resultr_1 = fadd i32 %select_ln125, i32 %sub_i

]]></Node>
<StgValue><ssdm name="resultr_1"/></StgValue>
</operation>

<operation id="442" st_id="36" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %add43_i = fadd i32 %mul33_i, i32 %mul42_i

]]></Node>
<StgValue><ssdm name="add43_i"/></StgValue>
</operation>

<operation id="443" st_id="36" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:8 %sub_i_1 = fsub i32 %mul_i_1, i32 %mul24_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="444" st_id="36" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:12 %add43_i_1 = fadd i32 %mul33_i_1, i32 %mul42_i_1

]]></Node>
<StgValue><ssdm name="add43_i_1"/></StgValue>
</operation>

<operation id="445" st_id="36" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:8 %sub_i_2 = fsub i32 %mul_i_2, i32 %mul24_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="446" st_id="36" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:12 %add43_i_2 = fadd i32 %mul33_i_2, i32 %mul42_i_2

]]></Node>
<StgValue><ssdm name="add43_i_2"/></StgValue>
</operation>

<operation id="447" st_id="36" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:8 %sub_i_3 = fsub i32 %mul_i_3, i32 %mul24_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="448" st_id="36" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:12 %add43_i_3 = fadd i32 %mul33_i_3, i32 %mul42_i_3

]]></Node>
<StgValue><ssdm name="add43_i_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="449" st_id="37" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %resultr_1 = fadd i32 %select_ln125, i32 %sub_i

]]></Node>
<StgValue><ssdm name="resultr_1"/></StgValue>
</operation>

<operation id="450" st_id="37" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %resulti_1 = fadd i32 %select_ln125_1, i32 %add43_i

]]></Node>
<StgValue><ssdm name="resulti_1"/></StgValue>
</operation>

<operation id="451" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
.split4.1:0 %resultr_13_load = load i32 %resultr_13

]]></Node>
<StgValue><ssdm name="resultr_13_load"/></StgValue>
</operation>

<operation id="452" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4.1:2 %select_ln125_2 = select i1 %cmp3_i, i32 0, i32 %resultr_13_load

]]></Node>
<StgValue><ssdm name="select_ln125_2"/></StgValue>
</operation>

<operation id="453" st_id="37" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:8 %sub_i_1 = fsub i32 %mul_i_1, i32 %mul24_i_1

]]></Node>
<StgValue><ssdm name="sub_i_1"/></StgValue>
</operation>

<operation id="454" st_id="37" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:12 %add43_i_1 = fadd i32 %mul33_i_1, i32 %mul42_i_1

]]></Node>
<StgValue><ssdm name="add43_i_1"/></StgValue>
</operation>

<operation id="455" st_id="37" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:8 %sub_i_2 = fsub i32 %mul_i_2, i32 %mul24_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="456" st_id="37" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:12 %add43_i_2 = fadd i32 %mul33_i_2, i32 %mul42_i_2

]]></Node>
<StgValue><ssdm name="add43_i_2"/></StgValue>
</operation>

<operation id="457" st_id="37" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:8 %sub_i_3 = fsub i32 %mul_i_3, i32 %mul24_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="458" st_id="37" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:12 %add43_i_3 = fadd i32 %mul33_i_3, i32 %mul42_i_3

]]></Node>
<StgValue><ssdm name="add43_i_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="459" st_id="38" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %resultr_1 = fadd i32 %select_ln125, i32 %sub_i

]]></Node>
<StgValue><ssdm name="resultr_1"/></StgValue>
</operation>

<operation id="460" st_id="38" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %resulti_1 = fadd i32 %select_ln125_1, i32 %add43_i

]]></Node>
<StgValue><ssdm name="resulti_1"/></StgValue>
</operation>

<operation id="461" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
.split4.1:1 %temp_sumi_load_4 = load i32 %temp_sumi_load_1

]]></Node>
<StgValue><ssdm name="temp_sumi_load_4"/></StgValue>
</operation>

<operation id="462" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4.1:3 %select_ln125_3 = select i1 %cmp3_i, i32 0, i32 %temp_sumi_load_4

]]></Node>
<StgValue><ssdm name="select_ln125_3"/></StgValue>
</operation>

<operation id="463" st_id="38" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:9 %resultr_1_1 = fadd i32 %select_ln125_2, i32 %sub_i_1

]]></Node>
<StgValue><ssdm name="resultr_1_1"/></StgValue>
</operation>

<operation id="464" st_id="38" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:12 %add43_i_1 = fadd i32 %mul33_i_1, i32 %mul42_i_1

]]></Node>
<StgValue><ssdm name="add43_i_1"/></StgValue>
</operation>

<operation id="465" st_id="38" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:8 %sub_i_2 = fsub i32 %mul_i_2, i32 %mul24_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="466" st_id="38" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:12 %add43_i_2 = fadd i32 %mul33_i_2, i32 %mul42_i_2

]]></Node>
<StgValue><ssdm name="add43_i_2"/></StgValue>
</operation>

<operation id="467" st_id="38" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:8 %sub_i_3 = fsub i32 %mul_i_3, i32 %mul24_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="468" st_id="38" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:12 %add43_i_3 = fadd i32 %mul33_i_3, i32 %mul42_i_3

]]></Node>
<StgValue><ssdm name="add43_i_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="469" st_id="39" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %resultr_1 = fadd i32 %select_ln125, i32 %sub_i

]]></Node>
<StgValue><ssdm name="resultr_1"/></StgValue>
</operation>

<operation id="470" st_id="39" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %resulti_1 = fadd i32 %select_ln125_1, i32 %add43_i

]]></Node>
<StgValue><ssdm name="resulti_1"/></StgValue>
</operation>

<operation id="471" st_id="39" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:9 %resultr_1_1 = fadd i32 %select_ln125_2, i32 %sub_i_1

]]></Node>
<StgValue><ssdm name="resultr_1_1"/></StgValue>
</operation>

<operation id="472" st_id="39" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:13 %resulti_1_1 = fadd i32 %select_ln125_3, i32 %add43_i_1

]]></Node>
<StgValue><ssdm name="resulti_1_1"/></StgValue>
</operation>

<operation id="473" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
.split4.2:0 %resultr_2_load = load i32 %resultr_2

]]></Node>
<StgValue><ssdm name="resultr_2_load"/></StgValue>
</operation>

<operation id="474" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4.2:2 %select_ln125_4 = select i1 %cmp3_i, i32 0, i32 %resultr_2_load

]]></Node>
<StgValue><ssdm name="select_ln125_4"/></StgValue>
</operation>

<operation id="475" st_id="39" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:8 %sub_i_2 = fsub i32 %mul_i_2, i32 %mul24_i_2

]]></Node>
<StgValue><ssdm name="sub_i_2"/></StgValue>
</operation>

<operation id="476" st_id="39" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:12 %add43_i_2 = fadd i32 %mul33_i_2, i32 %mul42_i_2

]]></Node>
<StgValue><ssdm name="add43_i_2"/></StgValue>
</operation>

<operation id="477" st_id="39" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:8 %sub_i_3 = fsub i32 %mul_i_3, i32 %mul24_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="478" st_id="39" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:12 %add43_i_3 = fadd i32 %mul33_i_3, i32 %mul42_i_3

]]></Node>
<StgValue><ssdm name="add43_i_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="479" st_id="40" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %resultr_1 = fadd i32 %select_ln125, i32 %sub_i

]]></Node>
<StgValue><ssdm name="resultr_1"/></StgValue>
</operation>

<operation id="480" st_id="40" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %resulti_1 = fadd i32 %select_ln125_1, i32 %add43_i

]]></Node>
<StgValue><ssdm name="resulti_1"/></StgValue>
</operation>

<operation id="481" st_id="40" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:9 %resultr_1_1 = fadd i32 %select_ln125_2, i32 %sub_i_1

]]></Node>
<StgValue><ssdm name="resultr_1_1"/></StgValue>
</operation>

<operation id="482" st_id="40" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:13 %resulti_1_1 = fadd i32 %select_ln125_3, i32 %add43_i_1

]]></Node>
<StgValue><ssdm name="resulti_1_1"/></StgValue>
</operation>

<operation id="483" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
.split4.2:1 %temp_sumi_load_5 = load i32 %temp_sumi_load_2

]]></Node>
<StgValue><ssdm name="temp_sumi_load_5"/></StgValue>
</operation>

<operation id="484" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4.2:3 %select_ln125_5 = select i1 %cmp3_i, i32 0, i32 %temp_sumi_load_5

]]></Node>
<StgValue><ssdm name="select_ln125_5"/></StgValue>
</operation>

<operation id="485" st_id="40" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:9 %resultr_1_2 = fadd i32 %select_ln125_4, i32 %sub_i_2

]]></Node>
<StgValue><ssdm name="resultr_1_2"/></StgValue>
</operation>

<operation id="486" st_id="40" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:12 %add43_i_2 = fadd i32 %mul33_i_2, i32 %mul42_i_2

]]></Node>
<StgValue><ssdm name="add43_i_2"/></StgValue>
</operation>

<operation id="487" st_id="40" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:8 %sub_i_3 = fsub i32 %mul_i_3, i32 %mul24_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="488" st_id="40" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:12 %add43_i_3 = fadd i32 %mul33_i_3, i32 %mul42_i_3

]]></Node>
<StgValue><ssdm name="add43_i_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="489" st_id="41" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %resultr_1 = fadd i32 %select_ln125, i32 %sub_i

]]></Node>
<StgValue><ssdm name="resultr_1"/></StgValue>
</operation>

<operation id="490" st_id="41" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %resulti_1 = fadd i32 %select_ln125_1, i32 %add43_i

]]></Node>
<StgValue><ssdm name="resulti_1"/></StgValue>
</operation>

<operation id="491" st_id="41" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:9 %resultr_1_1 = fadd i32 %select_ln125_2, i32 %sub_i_1

]]></Node>
<StgValue><ssdm name="resultr_1_1"/></StgValue>
</operation>

<operation id="492" st_id="41" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:13 %resulti_1_1 = fadd i32 %select_ln125_3, i32 %add43_i_1

]]></Node>
<StgValue><ssdm name="resulti_1_1"/></StgValue>
</operation>

<operation id="493" st_id="41" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:9 %resultr_1_2 = fadd i32 %select_ln125_4, i32 %sub_i_2

]]></Node>
<StgValue><ssdm name="resultr_1_2"/></StgValue>
</operation>

<operation id="494" st_id="41" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:13 %resulti_1_2 = fadd i32 %select_ln125_5, i32 %add43_i_2

]]></Node>
<StgValue><ssdm name="resulti_1_2"/></StgValue>
</operation>

<operation id="495" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
.split4.3:0 %resultr_3_load = load i32 %resultr_3

]]></Node>
<StgValue><ssdm name="resultr_3_load"/></StgValue>
</operation>

<operation id="496" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4.3:2 %select_ln125_6 = select i1 %cmp3_i, i32 0, i32 %resultr_3_load

]]></Node>
<StgValue><ssdm name="select_ln125_6"/></StgValue>
</operation>

<operation id="497" st_id="41" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:8 %sub_i_3 = fsub i32 %mul_i_3, i32 %mul24_i_3

]]></Node>
<StgValue><ssdm name="sub_i_3"/></StgValue>
</operation>

<operation id="498" st_id="41" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:12 %add43_i_3 = fadd i32 %mul33_i_3, i32 %mul42_i_3

]]></Node>
<StgValue><ssdm name="add43_i_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="499" st_id="42" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %resultr_1 = fadd i32 %select_ln125, i32 %sub_i

]]></Node>
<StgValue><ssdm name="resultr_1"/></StgValue>
</operation>

<operation id="500" st_id="42" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %resulti_1 = fadd i32 %select_ln125_1, i32 %add43_i

]]></Node>
<StgValue><ssdm name="resulti_1"/></StgValue>
</operation>

<operation id="501" st_id="42" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:9 %resultr_1_1 = fadd i32 %select_ln125_2, i32 %sub_i_1

]]></Node>
<StgValue><ssdm name="resultr_1_1"/></StgValue>
</operation>

<operation id="502" st_id="42" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:13 %resulti_1_1 = fadd i32 %select_ln125_3, i32 %add43_i_1

]]></Node>
<StgValue><ssdm name="resulti_1_1"/></StgValue>
</operation>

<operation id="503" st_id="42" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:9 %resultr_1_2 = fadd i32 %select_ln125_4, i32 %sub_i_2

]]></Node>
<StgValue><ssdm name="resultr_1_2"/></StgValue>
</operation>

<operation id="504" st_id="42" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:13 %resulti_1_2 = fadd i32 %select_ln125_5, i32 %add43_i_2

]]></Node>
<StgValue><ssdm name="resulti_1_2"/></StgValue>
</operation>

<operation id="505" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
.split4.3:1 %temp_sumi_load_6 = load i32 %temp_sumi_load_3

]]></Node>
<StgValue><ssdm name="temp_sumi_load_6"/></StgValue>
</operation>

<operation id="506" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4.3:3 %select_ln125_7 = select i1 %cmp3_i, i32 0, i32 %temp_sumi_load_6

]]></Node>
<StgValue><ssdm name="select_ln125_7"/></StgValue>
</operation>

<operation id="507" st_id="42" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:9 %resultr_1_3 = fadd i32 %select_ln125_6, i32 %sub_i_3

]]></Node>
<StgValue><ssdm name="resultr_1_3"/></StgValue>
</operation>

<operation id="508" st_id="42" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:12 %add43_i_3 = fadd i32 %mul33_i_3, i32 %mul42_i_3

]]></Node>
<StgValue><ssdm name="add43_i_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="509" st_id="43" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %resultr_1 = fadd i32 %select_ln125, i32 %sub_i

]]></Node>
<StgValue><ssdm name="resultr_1"/></StgValue>
</operation>

<operation id="510" st_id="43" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %resulti_1 = fadd i32 %select_ln125_1, i32 %add43_i

]]></Node>
<StgValue><ssdm name="resulti_1"/></StgValue>
</operation>

<operation id="511" st_id="43" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:9 %resultr_1_1 = fadd i32 %select_ln125_2, i32 %sub_i_1

]]></Node>
<StgValue><ssdm name="resultr_1_1"/></StgValue>
</operation>

<operation id="512" st_id="43" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:13 %resulti_1_1 = fadd i32 %select_ln125_3, i32 %add43_i_1

]]></Node>
<StgValue><ssdm name="resulti_1_1"/></StgValue>
</operation>

<operation id="513" st_id="43" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:9 %resultr_1_2 = fadd i32 %select_ln125_4, i32 %sub_i_2

]]></Node>
<StgValue><ssdm name="resultr_1_2"/></StgValue>
</operation>

<operation id="514" st_id="43" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:13 %resulti_1_2 = fadd i32 %select_ln125_5, i32 %add43_i_2

]]></Node>
<StgValue><ssdm name="resulti_1_2"/></StgValue>
</operation>

<operation id="515" st_id="43" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:9 %resultr_1_3 = fadd i32 %select_ln125_6, i32 %sub_i_3

]]></Node>
<StgValue><ssdm name="resultr_1_3"/></StgValue>
</operation>

<operation id="516" st_id="43" stage="11" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:13 %resulti_1_3 = fadd i32 %select_ln125_7, i32 %add43_i_3

]]></Node>
<StgValue><ssdm name="resulti_1_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="517" st_id="44" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %resultr_1 = fadd i32 %select_ln125, i32 %sub_i

]]></Node>
<StgValue><ssdm name="resultr_1"/></StgValue>
</operation>

<operation id="518" st_id="44" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %resulti_1 = fadd i32 %select_ln125_1, i32 %add43_i

]]></Node>
<StgValue><ssdm name="resulti_1"/></StgValue>
</operation>

<operation id="519" st_id="44" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:9 %resultr_1_1 = fadd i32 %select_ln125_2, i32 %sub_i_1

]]></Node>
<StgValue><ssdm name="resultr_1_1"/></StgValue>
</operation>

<operation id="520" st_id="44" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:13 %resulti_1_1 = fadd i32 %select_ln125_3, i32 %add43_i_1

]]></Node>
<StgValue><ssdm name="resulti_1_1"/></StgValue>
</operation>

<operation id="521" st_id="44" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:9 %resultr_1_2 = fadd i32 %select_ln125_4, i32 %sub_i_2

]]></Node>
<StgValue><ssdm name="resultr_1_2"/></StgValue>
</operation>

<operation id="522" st_id="44" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:13 %resulti_1_2 = fadd i32 %select_ln125_5, i32 %add43_i_2

]]></Node>
<StgValue><ssdm name="resulti_1_2"/></StgValue>
</operation>

<operation id="523" st_id="44" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:9 %resultr_1_3 = fadd i32 %select_ln125_6, i32 %sub_i_3

]]></Node>
<StgValue><ssdm name="resultr_1_3"/></StgValue>
</operation>

<operation id="524" st_id="44" stage="10" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:13 %resulti_1_3 = fadd i32 %select_ln125_7, i32 %add43_i_3

]]></Node>
<StgValue><ssdm name="resulti_1_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="525" st_id="45" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %resultr_1 = fadd i32 %select_ln125, i32 %sub_i

]]></Node>
<StgValue><ssdm name="resultr_1"/></StgValue>
</operation>

<operation id="526" st_id="45" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %resulti_1 = fadd i32 %select_ln125_1, i32 %add43_i

]]></Node>
<StgValue><ssdm name="resulti_1"/></StgValue>
</operation>

<operation id="527" st_id="45" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:9 %resultr_1_1 = fadd i32 %select_ln125_2, i32 %sub_i_1

]]></Node>
<StgValue><ssdm name="resultr_1_1"/></StgValue>
</operation>

<operation id="528" st_id="45" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:13 %resulti_1_1 = fadd i32 %select_ln125_3, i32 %add43_i_1

]]></Node>
<StgValue><ssdm name="resulti_1_1"/></StgValue>
</operation>

<operation id="529" st_id="45" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:9 %resultr_1_2 = fadd i32 %select_ln125_4, i32 %sub_i_2

]]></Node>
<StgValue><ssdm name="resultr_1_2"/></StgValue>
</operation>

<operation id="530" st_id="45" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:13 %resulti_1_2 = fadd i32 %select_ln125_5, i32 %add43_i_2

]]></Node>
<StgValue><ssdm name="resulti_1_2"/></StgValue>
</operation>

<operation id="531" st_id="45" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:9 %resultr_1_3 = fadd i32 %select_ln125_6, i32 %sub_i_3

]]></Node>
<StgValue><ssdm name="resultr_1_3"/></StgValue>
</operation>

<operation id="532" st_id="45" stage="9" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:13 %resulti_1_3 = fadd i32 %select_ln125_7, i32 %add43_i_3

]]></Node>
<StgValue><ssdm name="resulti_1_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="533" st_id="46" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %resultr_1 = fadd i32 %select_ln125, i32 %sub_i

]]></Node>
<StgValue><ssdm name="resultr_1"/></StgValue>
</operation>

<operation id="534" st_id="46" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %resulti_1 = fadd i32 %select_ln125_1, i32 %add43_i

]]></Node>
<StgValue><ssdm name="resulti_1"/></StgValue>
</operation>

<operation id="535" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader:77 %store_ln131 = store i32 %resultr_1, i32 %resultr_0

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="536" st_id="46" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:9 %resultr_1_1 = fadd i32 %select_ln125_2, i32 %sub_i_1

]]></Node>
<StgValue><ssdm name="resultr_1_1"/></StgValue>
</operation>

<operation id="537" st_id="46" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:13 %resulti_1_1 = fadd i32 %select_ln125_3, i32 %add43_i_1

]]></Node>
<StgValue><ssdm name="resulti_1_1"/></StgValue>
</operation>

<operation id="538" st_id="46" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:9 %resultr_1_2 = fadd i32 %select_ln125_4, i32 %sub_i_2

]]></Node>
<StgValue><ssdm name="resultr_1_2"/></StgValue>
</operation>

<operation id="539" st_id="46" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:13 %resulti_1_2 = fadd i32 %select_ln125_5, i32 %add43_i_2

]]></Node>
<StgValue><ssdm name="resulti_1_2"/></StgValue>
</operation>

<operation id="540" st_id="46" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:9 %resultr_1_3 = fadd i32 %select_ln125_6, i32 %sub_i_3

]]></Node>
<StgValue><ssdm name="resultr_1_3"/></StgValue>
</operation>

<operation id="541" st_id="46" stage="8" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:13 %resulti_1_3 = fadd i32 %select_ln125_7, i32 %add43_i_3

]]></Node>
<StgValue><ssdm name="resulti_1_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="542" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader:10 %tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln117_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="543" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="5">
<![CDATA[
.preheader:11 %zext_ln132 = zext i5 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="544" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:12 %C_addr_1 = getelementptr i32 %C, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="545" st_id="47" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %resulti_1 = fadd i32 %select_ln125_1, i32 %add43_i

]]></Node>
<StgValue><ssdm name="resulti_1"/></StgValue>
</operation>

<operation id="546" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader:76 %store_ln131 = store i32 %resulti_1, i32 %temp_sumi_load_0

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="547" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0 %store_ln132 = store i32 %resultr_1, i5 %C_addr_1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="548" st_id="47" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:9 %resultr_1_1 = fadd i32 %select_ln125_2, i32 %sub_i_1

]]></Node>
<StgValue><ssdm name="resultr_1_1"/></StgValue>
</operation>

<operation id="549" st_id="47" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:13 %resulti_1_1 = fadd i32 %select_ln125_3, i32 %add43_i_1

]]></Node>
<StgValue><ssdm name="resulti_1_1"/></StgValue>
</operation>

<operation id="550" st_id="47" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:9 %resultr_1_2 = fadd i32 %select_ln125_4, i32 %sub_i_2

]]></Node>
<StgValue><ssdm name="resultr_1_2"/></StgValue>
</operation>

<operation id="551" st_id="47" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:13 %resulti_1_2 = fadd i32 %select_ln125_5, i32 %add43_i_2

]]></Node>
<StgValue><ssdm name="resulti_1_2"/></StgValue>
</operation>

<operation id="552" st_id="47" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:9 %resultr_1_3 = fadd i32 %select_ln125_6, i32 %sub_i_3

]]></Node>
<StgValue><ssdm name="resultr_1_3"/></StgValue>
</operation>

<operation id="553" st_id="47" stage="7" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:13 %resulti_1_3 = fadd i32 %select_ln125_7, i32 %add43_i_3

]]></Node>
<StgValue><ssdm name="resulti_1_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="554" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader:25 %tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln117_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="555" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="5">
<![CDATA[
.preheader:26 %zext_ln133 = zext i5 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="556" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:27 %C_addr_5 = getelementptr i32 %C, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="C_addr_5"/></StgValue>
</operation>

<operation id="557" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln133 = store i32 %resulti_1, i5 %C_addr_5

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="558" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln134 = br void %.split4.1

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="559" st_id="48" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:9 %resultr_1_1 = fadd i32 %select_ln125_2, i32 %sub_i_1

]]></Node>
<StgValue><ssdm name="resultr_1_1"/></StgValue>
</operation>

<operation id="560" st_id="48" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:13 %resulti_1_1 = fadd i32 %select_ln125_3, i32 %add43_i_1

]]></Node>
<StgValue><ssdm name="resulti_1_1"/></StgValue>
</operation>

<operation id="561" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split4.1:15 %store_ln131 = store i32 %resultr_1_1, i32 %resultr_13

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="562" st_id="48" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:9 %resultr_1_2 = fadd i32 %select_ln125_4, i32 %sub_i_2

]]></Node>
<StgValue><ssdm name="resultr_1_2"/></StgValue>
</operation>

<operation id="563" st_id="48" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:13 %resulti_1_2 = fadd i32 %select_ln125_5, i32 %add43_i_2

]]></Node>
<StgValue><ssdm name="resulti_1_2"/></StgValue>
</operation>

<operation id="564" st_id="48" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:9 %resultr_1_3 = fadd i32 %select_ln125_6, i32 %sub_i_3

]]></Node>
<StgValue><ssdm name="resultr_1_3"/></StgValue>
</operation>

<operation id="565" st_id="48" stage="6" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:13 %resulti_1_3 = fadd i32 %select_ln125_7, i32 %add43_i_3

]]></Node>
<StgValue><ssdm name="resulti_1_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="566" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:13 %or_ln132 = or i5 %tmp_5, i5 1

]]></Node>
<StgValue><ssdm name="or_ln132"/></StgValue>
</operation>

<operation id="567" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader:14 %tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 0, i5 %or_ln132

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="568" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:15 %C_addr_2 = getelementptr i32 %C, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="569" st_id="49" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1:13 %resulti_1_1 = fadd i32 %select_ln125_3, i32 %add43_i_1

]]></Node>
<StgValue><ssdm name="resulti_1_1"/></StgValue>
</operation>

<operation id="570" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split4.1:14 %store_ln131 = store i32 %resulti_1_1, i32 %temp_sumi_load_1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="571" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0 %store_ln132 = store i32 %resultr_1_1, i5 %C_addr_2

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="572" st_id="49" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:9 %resultr_1_2 = fadd i32 %select_ln125_4, i32 %sub_i_2

]]></Node>
<StgValue><ssdm name="resultr_1_2"/></StgValue>
</operation>

<operation id="573" st_id="49" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:13 %resulti_1_2 = fadd i32 %select_ln125_5, i32 %add43_i_2

]]></Node>
<StgValue><ssdm name="resulti_1_2"/></StgValue>
</operation>

<operation id="574" st_id="49" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:9 %resultr_1_3 = fadd i32 %select_ln125_6, i32 %sub_i_3

]]></Node>
<StgValue><ssdm name="resultr_1_3"/></StgValue>
</operation>

<operation id="575" st_id="49" stage="5" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:13 %resulti_1_3 = fadd i32 %select_ln125_7, i32 %add43_i_3

]]></Node>
<StgValue><ssdm name="resulti_1_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="576" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:28 %or_ln133 = or i5 %tmp_9, i5 1

]]></Node>
<StgValue><ssdm name="or_ln133"/></StgValue>
</operation>

<operation id="577" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader:29 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 0, i5 %or_ln133

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="578" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:30 %C_addr_6 = getelementptr i32 %C, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="C_addr_6"/></StgValue>
</operation>

<operation id="579" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln133 = store i32 %resulti_1_1, i5 %C_addr_6

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="580" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln134 = br void %.split4.2

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="581" st_id="50" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:9 %resultr_1_2 = fadd i32 %select_ln125_4, i32 %sub_i_2

]]></Node>
<StgValue><ssdm name="resultr_1_2"/></StgValue>
</operation>

<operation id="582" st_id="50" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:13 %resulti_1_2 = fadd i32 %select_ln125_5, i32 %add43_i_2

]]></Node>
<StgValue><ssdm name="resulti_1_2"/></StgValue>
</operation>

<operation id="583" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split4.2:15 %store_ln131 = store i32 %resultr_1_2, i32 %resultr_2

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="584" st_id="50" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:9 %resultr_1_3 = fadd i32 %select_ln125_6, i32 %sub_i_3

]]></Node>
<StgValue><ssdm name="resultr_1_3"/></StgValue>
</operation>

<operation id="585" st_id="50" stage="4" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:13 %resulti_1_3 = fadd i32 %select_ln125_7, i32 %add43_i_3

]]></Node>
<StgValue><ssdm name="resulti_1_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="586" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:16 %or_ln132_1 = or i5 %tmp_5, i5 2

]]></Node>
<StgValue><ssdm name="or_ln132_1"/></StgValue>
</operation>

<operation id="587" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader:17 %tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 0, i5 %or_ln132_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="588" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:18 %C_addr_3 = getelementptr i32 %C, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="589" st_id="51" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2:13 %resulti_1_2 = fadd i32 %select_ln125_5, i32 %add43_i_2

]]></Node>
<StgValue><ssdm name="resulti_1_2"/></StgValue>
</operation>

<operation id="590" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split4.2:14 %store_ln131 = store i32 %resulti_1_2, i32 %temp_sumi_load_2

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="591" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0 %store_ln132 = store i32 %resultr_1_2, i5 %C_addr_3

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="592" st_id="51" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:9 %resultr_1_3 = fadd i32 %select_ln125_6, i32 %sub_i_3

]]></Node>
<StgValue><ssdm name="resultr_1_3"/></StgValue>
</operation>

<operation id="593" st_id="51" stage="3" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:13 %resulti_1_3 = fadd i32 %select_ln125_7, i32 %add43_i_3

]]></Node>
<StgValue><ssdm name="resulti_1_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="594" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lreorder1_lreorder2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="595" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="596" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:19 %or_ln132_2 = or i5 %tmp_5, i5 3

]]></Node>
<StgValue><ssdm name="or_ln132_2"/></StgValue>
</operation>

<operation id="597" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader:20 %tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 0, i5 %or_ln132_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="598" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:21 %C_addr_4 = getelementptr i32 %C, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="C_addr_4"/></StgValue>
</operation>

<operation id="599" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:31 %or_ln133_1 = or i5 %tmp_9, i5 2

]]></Node>
<StgValue><ssdm name="or_ln133_1"/></StgValue>
</operation>

<operation id="600" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader:32 %tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 0, i5 %or_ln133_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="601" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:33 %C_addr_7 = getelementptr i32 %C, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="C_addr_7"/></StgValue>
</operation>

<operation id="602" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:34 %or_ln133_2 = or i5 %tmp_9, i5 3

]]></Node>
<StgValue><ssdm name="or_ln133_2"/></StgValue>
</operation>

<operation id="603" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader:35 %tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 0, i5 %or_ln133_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="604" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:36 %C_addr_8 = getelementptr i32 %C, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="C_addr_8"/></StgValue>
</operation>

<operation id="605" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:37 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="606" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:59 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="607" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln133 = store i32 %resulti_1_2, i5 %C_addr_7

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="608" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln134 = br void %.split4.3

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="609" st_id="52" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:9 %resultr_1_3 = fadd i32 %select_ln125_6, i32 %sub_i_3

]]></Node>
<StgValue><ssdm name="resultr_1_3"/></StgValue>
</operation>

<operation id="610" st_id="52" stage="2" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:13 %resulti_1_3 = fadd i32 %select_ln125_7, i32 %add43_i_3

]]></Node>
<StgValue><ssdm name="resulti_1_3"/></StgValue>
</operation>

<operation id="611" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split4.3:15 %store_ln131 = store i32 %resultr_1_3, i32 %resultr_3

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="612" st_id="53" stage="1" lat="11">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3:13 %resulti_1_3 = fadd i32 %select_ln125_7, i32 %add43_i_3

]]></Node>
<StgValue><ssdm name="resulti_1_3"/></StgValue>
</operation>

<operation id="613" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split4.3:14 %store_ln131 = store i32 %resulti_1_3, i32 %temp_sumi_load_3

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="614" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0 %store_ln132 = store i32 %resultr_1_3, i5 %C_addr_4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="615" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln133 = store i32 %resulti_1_3, i5 %C_addr_8

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="616" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp49_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln134 = br void %.thread._crit_edge.3

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="617" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader.preheader:0 %br_ln162 = br void %_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="618" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader:0 %indvar_flatten47 = phi i6 %add_ln162_1, void %_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit, i6 0, void %_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten47"/></StgValue>
</operation>

<operation id="619" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader:1 %i_5 = phi i4 %select_ln162_1, void %_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit, i4 0, void %_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="620" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader:2 %j_4 = phi i3 %add_ln164, void %_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit, i3 0, void %_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="621" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader:3 %add_ln162_1 = add i6 %indvar_flatten47, i6 1

]]></Node>
<StgValue><ssdm name="add_ln162_1"/></StgValue>
</operation>

<operation id="622" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader:4 %icmp_ln162 = icmp_eq  i6 %indvar_flatten47, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="623" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader:5 %br_ln162 = br i1 %icmp_ln162, void %_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit, void

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="624" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:0 %add_ln162 = add i4 %i_5, i4 1

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="625" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:3 %icmp_ln164 = icmp_eq  i3 %j_4, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="626" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:4 %select_ln162 = select i1 %icmp_ln164, i3 0, i3 %j_4

]]></Node>
<StgValue><ssdm name="select_ln162"/></StgValue>
</operation>

<operation id="627" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:5 %select_ln162_1 = select i1 %icmp_ln164, i4 %add_ln162, i4 %i_5

]]></Node>
<StgValue><ssdm name="select_ln162_1"/></StgValue>
</operation>

<operation id="628" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="3" op_0_bw="4">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:6 %trunc_ln171 = trunc i4 %select_ln162_1

]]></Node>
<StgValue><ssdm name="trunc_ln171"/></StgValue>
</operation>

<operation id="629" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:7 %tmp_17_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln171, i2 0

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="630" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="3">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:8 %zext_ln171 = zext i3 %select_ln162

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="631" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:9 %add_ln171 = add i5 %tmp_17_cast, i5 %zext_ln171

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="632" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:17 %add_ln164 = add i3 %select_ln162, i3 1

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="633" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="5">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:10 %zext_ln171_1 = zext i5 %add_ln171

]]></Node>
<StgValue><ssdm name="zext_ln171_1"/></StgValue>
</operation>

<operation id="634" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:11 %C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="635" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="5">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:14 %write_data_data = load i5 %C_addr

]]></Node>
<StgValue><ssdm name="write_data_data"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="636" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_162_9_VITIS_LOOP_164_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="637" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="638" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:12 %specpipeline_ln164 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln164"/></StgValue>
</operation>

<operation id="639" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:13 %specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln164"/></StgValue>
</operation>

<operation id="640" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="5">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:14 %write_data_data = load i5 %C_addr

]]></Node>
<StgValue><ssdm name="write_data_data"/></StgValue>
</operation>

<operation id="641" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:15 %bitcast_ln303 = bitcast i32 %write_data_data

]]></Node>
<StgValue><ssdm name="bitcast_ln303"/></StgValue>
</operation>

<operation id="642" st_id="58" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:16 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i32 %bitcast_ln303, i4 15, i4 15, i1 0, i1 0, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="643" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit:18 %br_ln0 = br void %_Z19matrix_multiply_topPA64_fS0_PA4_fS2_S2_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="644" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0">
<![CDATA[
:0 %ret_ln180 = ret

]]></Node>
<StgValue><ssdm name="ret_ln180"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
