
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
CRITICAL WARNING: [Common 17-1355] You are suppressing all messages of type 'WARNING'. You may potentially disregard important DRC, CDC, and implementation messages that can negatively impact your design.  If this is not desired, please run 'reset_msg_config -suppress -severity {WARNING}' to undo this change.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fongen/ipSync'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/fongen/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1686.430 ; gain = 0.000 ; free physical = 2699 ; free virtual = 10122
INFO: [Netlist 29-17] Analyzing 505 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/fongen/vivadoSync/timingSequence/timingSequence.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-1687] 31 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.785 ; gain = 0.000 ; free physical = 2137 ; free virtual = 9560
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

12 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2792.785 ; gain = 1456.918 ; free physical = 2137 ; free virtual = 9560
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2792.785 ; gain = 0.000 ; free physical = 2125 ; free virtual = 9548

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8b6d924d

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2792.785 ; gain = 0.000 ; free physical = 2119 ; free virtual = 9542

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 8b6d924d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9265

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 8b6d924d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9265
Phase 1 Initialization | Checksum: 8b6d924d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9265

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 8b6d924d

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 8b6d924d

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264
Phase 2 Timer Update And Timing Data Collection | Checksum: 8b6d924d

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 30 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17c4b899c

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264
Retarget | Checksum: 17c4b899c
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 95 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 194b695cf

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264
Constant propagation | Checksum: 194b695cf
INFO: [Opt 31-389] Phase Constant propagation created 15 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1abda399c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264
Sweep | Checksum: 1abda399c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 108 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: 15e057e64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264
BUFG optimization | Checksum: 15e057e64
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 15e057e64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264
Shift Register Optimization | Checksum: 15e057e64
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f776663f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264
Post Processing Netlist | Checksum: 1f776663f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: bb61ffbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264
Phase 9.2 Verifying Netlist Connectivity | Checksum: bb61ffbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264
Phase 9 Finalization | Checksum: bb61ffbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              95  |                                             27  |
|  Constant propagation         |              15  |              32  |                                             27  |
|  Sweep                        |               0  |             108  |                                             97  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: bb61ffbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.566 ; gain = 0.000 ; free physical = 1841 ; free virtual = 9264

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 178bce70d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1706 ; free virtual = 9129
Ending Power Optimization Task | Checksum: 178bce70d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3144.527 ; gain = 326.961 ; free physical = 1706 ; free virtual = 9129

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 178bce70d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1706 ; free virtual = 9129

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1706 ; free virtual = 9129
Ending Netlist Obfuscation Task | Checksum: 1ae1b68b8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1706 ; free virtual = 9129
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fongen/vivadoSync/timingSequence/timingSequence.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1693 ; free virtual = 9117
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1693 ; free virtual = 9117
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1693 ; free virtual = 9117
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1692 ; free virtual = 9117
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1692 ; free virtual = 9117
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1692 ; free virtual = 9117
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1692 ; free virtual = 9117
INFO: [Common 17-1381] The checkpoint '/home/fongen/vivadoSync/timingSequence/timingSequence.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1679 ; free virtual = 9107
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b5f3cd1f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1679 ; free virtual = 9107
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1679 ; free virtual = 9107

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1402ed233

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1664 ; free virtual = 9092

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b853f404

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1658 ; free virtual = 9085

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b853f404

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1658 ; free virtual = 9085
Phase 1 Placer Initialization | Checksum: 1b853f404

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1657 ; free virtual = 9085

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15de53590

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1654 ; free virtual = 9081

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 198361038

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1654 ; free virtual = 9081

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 198361038

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1654 ; free virtual = 9081

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1544fbd97

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9077

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 302 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 122 nets or LUTs. Breaked 0 LUT, combined 122 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 10 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3. 24 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__3. 24 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__1. 24 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__1. 24 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__3. 24 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3. 24 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__2. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__2. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3__0. 17 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 10 nets or cells. Created 212 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9077
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9077

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            122  |                   122  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          212  |              0  |                    10  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          212  |            122  |                   132  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a96f46e4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9077
Phase 2.4 Global Placement Core | Checksum: fbbf841d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9078
Phase 2 Global Placement | Checksum: fbbf841d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9078

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16ebedce6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9078

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15064116d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9078

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12b1ee0f7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9078

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a3b9820f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9078

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10686756a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9078

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 107812c5d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9077

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e411d231

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9077

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 155a5fcee

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9077

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d25f137f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1649 ; free virtual = 9077
Phase 3 Detail Placement | Checksum: 1d25f137f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1649 ; free virtual = 9077

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1407a9309

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.587 | TNS=-7.339 |
Phase 1 Physical Synthesis Initialization | Checksum: 19663cef7

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080
INFO: [Place 46-33] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 19663cef7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080
Phase 4.1.1.1 BUFG Insertion | Checksum: 1407a9309

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.084. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c5ef5145

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1653 ; free virtual = 9080

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1653 ; free virtual = 9080
Phase 4.1 Post Commit Optimization | Checksum: 1c5ef5145

Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c5ef5145

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c5ef5145

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080
Phase 4.3 Placer Reporting | Checksum: 1c5ef5145

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 184f648fd

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080
Ending Placer Task | Checksum: f7eb741e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080
95 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:21 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1651 ; free virtual = 9079
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1652 ; free virtual = 9080
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1650 ; free virtual = 9080
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1637 ; free virtual = 9079
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1637 ; free virtual = 9079
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1636 ; free virtual = 9079
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1635 ; free virtual = 9079
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1634 ; free virtual = 9078
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1634 ; free virtual = 9078
INFO: [Common 17-1381] The checkpoint '/home/fongen/vivadoSync/timingSequence/timingSequence.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9078
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.79s |  WALL: 0.76s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9078

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-1.188 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e1141cef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9078
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-1.188 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e1141cef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9078

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-1.188 |
INFO: [Physopt 32-663] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_n_3.  Re-placed instance design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_3
INFO: [Physopt 32-735] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.361 | TNS=-1.062 |
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_30_n_0.  Re-placed instance design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_30
INFO: [Physopt 32-735] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.274 | TNS=-0.727 |
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_35_n_0.  Re-placed instance design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_35
INFO: [Physopt 32-735] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-0.599 |
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_67_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_124_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.199 | TNS=-0.438 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_125_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.183 | TNS=-0.390 |
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-0.280 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_105_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.129 | TNS=-0.239 |
INFO: [Physopt 32-663] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_n_29.  Re-placed instance design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_29
INFO: [Physopt 32-735] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intB3_i_111_psdsp_n_29. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-0.110 |
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_67_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-0.110 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9078
Phase 3 Critical Path Optimization | Checksum: 1e1141cef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9078

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-0.110 |
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_67_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__7_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_111_psdsp_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3_i_67_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__0_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA1[66]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/leadLag_0/inst/leadLag_v1_0_S00_AXI_inst/inst_leadLag_50MHz/output_intA3__8_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-0.110 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9077
Phase 4 Critical Path Optimization | Checksum: 1e1141cef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9077
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9077
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.110 | TNS=-0.110 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.377  |          1.078  |            0  |              0  |                     8  |           0  |           2  |  00:00:01  |
|  Total          |          0.377  |          1.078  |            0  |              0  |                     8  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9077
Ending Physical Synthesis Task | Checksum: 131420256

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9077
INFO: [Common 17-83] Releasing license: Implementation
193 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1644 ; free virtual = 9078
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1632 ; free virtual = 9079
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1632 ; free virtual = 9079
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1631 ; free virtual = 9079
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1630 ; free virtual = 9079
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1629 ; free virtual = 9079
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1629 ; free virtual = 9079
INFO: [Common 17-1381] The checkpoint '/home/fongen/vivadoSync/timingSequence/timingSequence.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9cfc8476 ConstDB: 0 ShapeSum: 17e4c04c RouteDB: 0
Post Restoration Checksum: NetGraph: c5fdff9c | NumContArr: 8653e6a9 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d1a3db7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1577 ; free virtual = 9016

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d1a3db7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1577 ; free virtual = 9016

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d1a3db7f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1577 ; free virtual = 9016
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b55b5fe5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1547 ; free virtual = 8986
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.058 | TNS=-0.058 | WHS=-0.527 | THS=-350.339|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11265
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11265
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 237001326

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1536 ; free virtual = 8975

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 237001326

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1536 ; free virtual = 8975

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 259d4ebed

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1536 ; free virtual = 8975
Phase 3 Initial Routing | Checksum: 259d4ebed

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1536 ; free virtual = 8975

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 747
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2d5dfd90f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8974
Phase 4 Rip-up And Reroute | Checksum: 2d5dfd90f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8974

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2b84cb35e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2b84cb35e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8974

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2b84cb35e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8974
Phase 5 Delay and Skew Optimization | Checksum: 2b84cb35e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8974

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24bff1075

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.066  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2acc003e7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8974
Phase 6 Post Hold Fix | Checksum: 2acc003e7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8974

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.35378 %
  Global Horizontal Routing Utilization  = 2.69836 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2acc003e7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8974

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2acc003e7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8974

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2ddf421a2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1534 ; free virtual = 8973

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.066  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2ddf421a2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1534 ; free virtual = 8973
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 12ccada0a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1537 ; free virtual = 8976
Ending Routing Task | Checksum: 12ccada0a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1537 ; free virtual = 8976

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
208 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3144.527 ; gain = 0.000 ; free physical = 1537 ; free virtual = 8976
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fongen/vivadoSync/timingSequence/timingSequence.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fongen/vivadoSync/timingSequence/timingSequence.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
218 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3198.434 ; gain = 0.000 ; free physical = 1502 ; free virtual = 8952
Wrote PlaceDB: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3198.434 ; gain = 0.000 ; free physical = 1491 ; free virtual = 8953
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3198.434 ; gain = 0.000 ; free physical = 1491 ; free virtual = 8953
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3198.434 ; gain = 0.000 ; free physical = 1490 ; free virtual = 8954
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3198.434 ; gain = 0.000 ; free physical = 1489 ; free virtual = 8954
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3198.434 ; gain = 0.000 ; free physical = 1488 ; free virtual = 8954
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3198.434 ; gain = 0.000 ; free physical = 1488 ; free virtual = 8954
INFO: [Common 17-1381] The checkpoint '/home/fongen/vivadoSync/timingSequence/timingSequence.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue May  7 10:56:20 2024...
