# RAM-Design
Desugn of RAM Module using Verilog
