============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 08 2021  09:29:06 am
  Module:                 ADC_SAR1
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                Leakage  
   Gate    Instances   Area   Power (nW) Library 
-------------------------------------------------
AND2X1             1    4.541     44.624    fast 
AO22XL            15  113.535   1073.264    fast 
AOI211X1           1    5.298     62.837    fast 
CLKINVX1           3    6.812     88.486    fast 
DFFQX1            18  286.108   3271.212    fast 
INVXL              2    4.541     41.945    fast 
NAND2XL            3    9.083     62.921    fast 
NOR2BX1            2    9.083     99.691    fast 
NOR2XL             1    3.028     35.318    fast 
OAI21X1            1    4.541     29.284    fast 
OAI2BB1XL          1    5.298     29.114    fast 
OR2X1              8   36.331    683.694    fast 
SDFFQX1            8  163.490   2060.328    fast 
-------------------------------------------------
total             64  651.691   7582.717         


                                          Leakage  Leakage 
     Type      Instances   Area  Area % Power (nW) Power % 
-----------------------------------------------------------
sequential            26 449.599   69.0   5331.540    70.3 
inverter               5  11.354    1.7    130.430     1.7 
logic                 33 190.739   29.3   2120.747    28.0 
physical_cells         0   0.000    0.0      0.000     0.0 
-----------------------------------------------------------
total                 64 651.691  100.0   7582.717   100.0 

