// Seed: 3537922519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  module_2();
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_3, id_4
  );
  wire id_5;
endmodule
module module_2;
  logic [7:0] id_1;
  assign id_1 = id_1[1 : 1'h0];
  assign id_1 = id_1;
  assign id_1[1-:1] = 1'h0 ? 1 : id_1[1];
  assign id_1 = id_1;
  wire id_2;
endmodule
