#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa3bf8042a0 .scope module, "test" "test" 2 142;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 7 "out";
o0x7fa3be732008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa3bf815820_0 .net "clk", 0 0, o0x7fa3be732008;  0 drivers
v0x7fa3bf8158c0_0 .net "clk_div", 0 0, v0x7fa3bf814820_0;  1 drivers
v0x7fa3bf815990_0 .net "count", 3 0, v0x7fa3bf815730_0;  1 drivers
v0x7fa3bf815a60_0 .net "out", 6 0, v0x7fa3bf814cb0_0;  1 drivers
o0x7fa3be732098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa3bf815af0_0 .net "rst", 0 0, o0x7fa3be732098;  0 drivers
S_0x7fa3bf804460 .scope module, "u_clk_div" "clk_div" 2 147, 2 3 0, S_0x7fa3bf8042a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "div_clk";
v0x7fa3bf8046c0_0 .net "clk", 0 0, o0x7fa3be732008;  alias, 0 drivers
v0x7fa3bf814770_0 .var "count", 31 0;
v0x7fa3bf814820_0 .var "div_clk", 0 0;
v0x7fa3bf8148d0_0 .net "rst", 0 0, o0x7fa3be732098;  alias, 0 drivers
E_0x7fa3bf804670/0 .event negedge, v0x7fa3bf8148d0_0;
E_0x7fa3bf804670/1 .event posedge, v0x7fa3bf8046c0_0;
E_0x7fa3bf804670 .event/or E_0x7fa3bf804670/0, E_0x7fa3bf804670/1;
S_0x7fa3bf8149c0 .scope module, "u_dis" "seven__display" 2 149, 2 100 0, S_0x7fa3bf8042a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "count";
    .port_info 1 /OUTPUT 7 "out";
v0x7fa3bf814bf0_0 .net "count", 3 0, v0x7fa3bf815730_0;  alias, 1 drivers
v0x7fa3bf814cb0_0 .var "out", 6 0;
E_0x7fa3bf814bc0 .event edge, v0x7fa3bf814bf0_0;
S_0x7fa3bf814d90 .scope module, "u_moore" "moore" 2 148, 2 33 0, S_0x7fa3bf8042a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_div";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 4 "tmp";
P_0x7fa3bf814f70 .param/l "S0" 0 2 38, C4<000>;
P_0x7fa3bf814fb0 .param/l "S1" 0 2 38, C4<001>;
P_0x7fa3bf814ff0 .param/l "S2" 0 2 38, C4<010>;
P_0x7fa3bf815030 .param/l "S3" 0 2 38, C4<011>;
P_0x7fa3bf815070 .param/l "S4" 0 2 38, C4<100>;
P_0x7fa3bf8150b0 .param/l "S5" 0 2 38, C4<101>;
v0x7fa3bf815390_0 .net "clk_div", 0 0, v0x7fa3bf814820_0;  alias, 1 drivers
o0x7fa3be732218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa3bf815450_0 .net "in", 0 0, o0x7fa3be732218;  0 drivers
v0x7fa3bf8154e0_0 .var "next_state", 2 0;
v0x7fa3bf8155a0_0 .net "rst", 0 0, o0x7fa3be732098;  alias, 0 drivers
v0x7fa3bf815650_0 .var "state", 2 0;
v0x7fa3bf815730_0 .var "tmp", 3 0;
E_0x7fa3bf815340/0 .event edge, v0x7fa3bf815450_0;
E_0x7fa3bf815340/1 .event negedge, v0x7fa3bf8148d0_0;
E_0x7fa3bf815340/2 .event posedge, v0x7fa3bf814820_0;
E_0x7fa3bf815340 .event/or E_0x7fa3bf815340/0, E_0x7fa3bf815340/1, E_0x7fa3bf815340/2;
    .scope S_0x7fa3bf804460;
T_0 ;
    %wait E_0x7fa3bf804670;
    %load/vec4 v0x7fa3bf8148d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa3bf814770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa3bf814820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa3bf814770_0;
    %cmpi/e 25000000, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa3bf814770_0, 0;
    %load/vec4 v0x7fa3bf814820_0;
    %inv;
    %assign/vec4 v0x7fa3bf814820_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fa3bf814770_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fa3bf814770_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa3bf814d90;
T_1 ;
    %wait E_0x7fa3bf815340;
    %load/vec4 v0x7fa3bf8155a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa3bf815650_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa3bf815730_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa3bf815450_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fa3bf815650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fa3bf815650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %jmp T_1.17;
T_1.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.17;
T_1.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.17;
T_1.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.17;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.17;
T_1.15 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa3bf8154e0_0, 0, 3;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
T_1.3 ;
    %load/vec4 v0x7fa3bf8154e0_0;
    %assign/vec4 v0x7fa3bf815650_0, 0;
    %load/vec4 v0x7fa3bf815650_0;
    %pad/u 4;
    %assign/vec4 v0x7fa3bf815730_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa3bf8149c0;
T_2 ;
    %wait E_0x7fa3bf814bc0;
    %load/vec4 v0x7fa3bf814bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0x7fa3bf814cb0_0, 0, 7;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "moore.v";
