// Seed: 3121449623
module module_0 #(
    parameter id_4 = 32'd37
) (
    input supply0 id_0,
    input wand id_1,
    input tri1 id_2
);
  logic _id_4;
  logic [7:0] id_5;
  ;
  assign module_1.id_3 = 0;
  always id_5[id_4 :-1'b0] <= 1;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2
    , id_9,
    input tri0 id_3,
    output tri1 id_4,
    input tri id_5,
    output uwire id_6,
    output wand id_7
);
  wire id_10;
  real id_11;
  wire [1 : -1] id_12;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wire id_13;
endmodule
