
ProjektAS_HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b60  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08007ce8  08007ce8  00017ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007db0  08007db0  00017db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007db4  08007db4  00017db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000040  20000000  08007db8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00002618  20000040  08007df8  00020040  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20002658  08007df8  00022658  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001df7e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000037b3  00000000  00000000  0003dfee  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001070  00000000  00000000  000417a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000f00  00000000  00000000  00042818  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00008576  00000000  00000000  00043718  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004f56  00000000  00000000  0004bc8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00050be4  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000413c  00000000  00000000  00050c60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000040 	.word	0x20000040
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007cd0 	.word	0x08007cd0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000044 	.word	0x20000044
 80001c4:	08007cd0 	.word	0x08007cd0

080001c8 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	607b      	str	r3, [r7, #4]
 80001d0:	4603      	mov	r3, r0
 80001d2:	81fb      	strh	r3, [r7, #14]
 80001d4:	460b      	mov	r3, r1
 80001d6:	81bb      	strh	r3, [r7, #12]
 80001d8:	4613      	mov	r3, r2
 80001da:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80001dc:	2300      	movs	r3, #0
 80001de:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 80001e0:	f000 fc96 	bl	8000b10 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80001e4:	89fb      	ldrh	r3, [r7, #14]
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	2201      	movs	r2, #1
 80001ea:	2102      	movs	r1, #2
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 fb01 	bl	80007f4 <CODEC_IO_Write>
 80001f2:	4603      	mov	r3, r0
 80001f4:	461a      	mov	r2, r3
 80001f6:	697b      	ldr	r3, [r7, #20]
 80001f8:	4413      	add	r3, r2
 80001fa:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80001fc:	89bb      	ldrh	r3, [r7, #12]
 80001fe:	3b01      	subs	r3, #1
 8000200:	2b03      	cmp	r3, #3
 8000202:	d81b      	bhi.n	800023c <cs43l22_Init+0x74>
 8000204:	a201      	add	r2, pc, #4	; (adr r2, 800020c <cs43l22_Init+0x44>)
 8000206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800020a:	bf00      	nop
 800020c:	0800021d 	.word	0x0800021d
 8000210:	08000225 	.word	0x08000225
 8000214:	0800022d 	.word	0x0800022d
 8000218:	08000235 	.word	0x08000235
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 800021c:	4b5b      	ldr	r3, [pc, #364]	; (800038c <cs43l22_Init+0x1c4>)
 800021e:	22fa      	movs	r2, #250	; 0xfa
 8000220:	701a      	strb	r2, [r3, #0]
    break;
 8000222:	e00f      	b.n	8000244 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000224:	4b59      	ldr	r3, [pc, #356]	; (800038c <cs43l22_Init+0x1c4>)
 8000226:	22af      	movs	r2, #175	; 0xaf
 8000228:	701a      	strb	r2, [r3, #0]
    break;
 800022a:	e00b      	b.n	8000244 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 800022c:	4b57      	ldr	r3, [pc, #348]	; (800038c <cs43l22_Init+0x1c4>)
 800022e:	22aa      	movs	r2, #170	; 0xaa
 8000230:	701a      	strb	r2, [r3, #0]
    break;
 8000232:	e007      	b.n	8000244 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000234:	4b55      	ldr	r3, [pc, #340]	; (800038c <cs43l22_Init+0x1c4>)
 8000236:	2205      	movs	r2, #5
 8000238:	701a      	strb	r2, [r3, #0]
    break;    
 800023a:	e003      	b.n	8000244 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 800023c:	4b53      	ldr	r3, [pc, #332]	; (800038c <cs43l22_Init+0x1c4>)
 800023e:	2205      	movs	r2, #5
 8000240:	701a      	strb	r2, [r3, #0]
    break;    
 8000242:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000244:	89fb      	ldrh	r3, [r7, #14]
 8000246:	b2d8      	uxtb	r0, r3
 8000248:	4b50      	ldr	r3, [pc, #320]	; (800038c <cs43l22_Init+0x1c4>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	b2db      	uxtb	r3, r3
 800024e:	461a      	mov	r2, r3
 8000250:	2104      	movs	r1, #4
 8000252:	f000 facf 	bl	80007f4 <CODEC_IO_Write>
 8000256:	4603      	mov	r3, r0
 8000258:	461a      	mov	r2, r3
 800025a:	697b      	ldr	r3, [r7, #20]
 800025c:	4413      	add	r3, r2
 800025e:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000260:	89fb      	ldrh	r3, [r7, #14]
 8000262:	b2db      	uxtb	r3, r3
 8000264:	2281      	movs	r2, #129	; 0x81
 8000266:	2105      	movs	r1, #5
 8000268:	4618      	mov	r0, r3
 800026a:	f000 fac3 	bl	80007f4 <CODEC_IO_Write>
 800026e:	4603      	mov	r3, r0
 8000270:	461a      	mov	r2, r3
 8000272:	697b      	ldr	r3, [r7, #20]
 8000274:	4413      	add	r3, r2
 8000276:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000278:	89fb      	ldrh	r3, [r7, #14]
 800027a:	b2db      	uxtb	r3, r3
 800027c:	2204      	movs	r2, #4
 800027e:	2106      	movs	r1, #6
 8000280:	4618      	mov	r0, r3
 8000282:	f000 fab7 	bl	80007f4 <CODEC_IO_Write>
 8000286:	4603      	mov	r3, r0
 8000288:	461a      	mov	r2, r3
 800028a:	697b      	ldr	r3, [r7, #20]
 800028c:	4413      	add	r3, r2
 800028e:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000290:	7afa      	ldrb	r2, [r7, #11]
 8000292:	89fb      	ldrh	r3, [r7, #14]
 8000294:	4611      	mov	r1, r2
 8000296:	4618      	mov	r0, r3
 8000298:	f000 f964 	bl	8000564 <cs43l22_SetVolume>
 800029c:	4602      	mov	r2, r0
 800029e:	697b      	ldr	r3, [r7, #20]
 80002a0:	4413      	add	r3, r2
 80002a2:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 80002a4:	89bb      	ldrh	r3, [r7, #12]
 80002a6:	2b02      	cmp	r3, #2
 80002a8:	d023      	beq.n	80002f2 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 80002aa:	89fb      	ldrh	r3, [r7, #14]
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	2206      	movs	r2, #6
 80002b0:	210f      	movs	r1, #15
 80002b2:	4618      	mov	r0, r3
 80002b4:	f000 fa9e 	bl	80007f4 <CODEC_IO_Write>
 80002b8:	4603      	mov	r3, r0
 80002ba:	461a      	mov	r2, r3
 80002bc:	697b      	ldr	r3, [r7, #20]
 80002be:	4413      	add	r3, r2
 80002c0:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 80002c2:	89fb      	ldrh	r3, [r7, #14]
 80002c4:	b2db      	uxtb	r3, r3
 80002c6:	2200      	movs	r2, #0
 80002c8:	2124      	movs	r1, #36	; 0x24
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 fa92 	bl	80007f4 <CODEC_IO_Write>
 80002d0:	4603      	mov	r3, r0
 80002d2:	461a      	mov	r2, r3
 80002d4:	697b      	ldr	r3, [r7, #20]
 80002d6:	4413      	add	r3, r2
 80002d8:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80002da:	89fb      	ldrh	r3, [r7, #14]
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	2200      	movs	r2, #0
 80002e0:	2125      	movs	r1, #37	; 0x25
 80002e2:	4618      	mov	r0, r3
 80002e4:	f000 fa86 	bl	80007f4 <CODEC_IO_Write>
 80002e8:	4603      	mov	r3, r0
 80002ea:	461a      	mov	r2, r3
 80002ec:	697b      	ldr	r3, [r7, #20]
 80002ee:	4413      	add	r3, r2
 80002f0:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80002f2:	89fb      	ldrh	r3, [r7, #14]
 80002f4:	b2db      	uxtb	r3, r3
 80002f6:	2200      	movs	r2, #0
 80002f8:	210a      	movs	r1, #10
 80002fa:	4618      	mov	r0, r3
 80002fc:	f000 fa7a 	bl	80007f4 <CODEC_IO_Write>
 8000300:	4603      	mov	r3, r0
 8000302:	461a      	mov	r2, r3
 8000304:	697b      	ldr	r3, [r7, #20]
 8000306:	4413      	add	r3, r2
 8000308:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800030a:	89fb      	ldrh	r3, [r7, #14]
 800030c:	b2db      	uxtb	r3, r3
 800030e:	2204      	movs	r2, #4
 8000310:	210e      	movs	r1, #14
 8000312:	4618      	mov	r0, r3
 8000314:	f000 fa6e 	bl	80007f4 <CODEC_IO_Write>
 8000318:	4603      	mov	r3, r0
 800031a:	461a      	mov	r2, r3
 800031c:	697b      	ldr	r3, [r7, #20]
 800031e:	4413      	add	r3, r2
 8000320:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000322:	89fb      	ldrh	r3, [r7, #14]
 8000324:	b2db      	uxtb	r3, r3
 8000326:	2200      	movs	r2, #0
 8000328:	2127      	movs	r1, #39	; 0x27
 800032a:	4618      	mov	r0, r3
 800032c:	f000 fa62 	bl	80007f4 <CODEC_IO_Write>
 8000330:	4603      	mov	r3, r0
 8000332:	461a      	mov	r2, r3
 8000334:	697b      	ldr	r3, [r7, #20]
 8000336:	4413      	add	r3, r2
 8000338:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 800033a:	89fb      	ldrh	r3, [r7, #14]
 800033c:	b2db      	uxtb	r3, r3
 800033e:	220f      	movs	r2, #15
 8000340:	211f      	movs	r1, #31
 8000342:	4618      	mov	r0, r3
 8000344:	f000 fa56 	bl	80007f4 <CODEC_IO_Write>
 8000348:	4603      	mov	r3, r0
 800034a:	461a      	mov	r2, r3
 800034c:	697b      	ldr	r3, [r7, #20]
 800034e:	4413      	add	r3, r2
 8000350:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000352:	89fb      	ldrh	r3, [r7, #14]
 8000354:	b2db      	uxtb	r3, r3
 8000356:	220a      	movs	r2, #10
 8000358:	211a      	movs	r1, #26
 800035a:	4618      	mov	r0, r3
 800035c:	f000 fa4a 	bl	80007f4 <CODEC_IO_Write>
 8000360:	4603      	mov	r3, r0
 8000362:	461a      	mov	r2, r3
 8000364:	697b      	ldr	r3, [r7, #20]
 8000366:	4413      	add	r3, r2
 8000368:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 800036a:	89fb      	ldrh	r3, [r7, #14]
 800036c:	b2db      	uxtb	r3, r3
 800036e:	220a      	movs	r2, #10
 8000370:	211b      	movs	r1, #27
 8000372:	4618      	mov	r0, r3
 8000374:	f000 fa3e 	bl	80007f4 <CODEC_IO_Write>
 8000378:	4603      	mov	r3, r0
 800037a:	461a      	mov	r2, r3
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	4413      	add	r3, r2
 8000380:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000382:	697b      	ldr	r3, [r7, #20]
}
 8000384:	4618      	mov	r0, r3
 8000386:	3718      	adds	r7, #24
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	2000005c 	.word	0x2000005c

08000390 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8000394:	f000 fbf2 	bl	8000b7c <AUDIO_IO_DeInit>
}
 8000398:	bf00      	nop
 800039a:	bd80      	pop	{r7, pc}

0800039c <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b084      	sub	sp, #16
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	4603      	mov	r3, r0
 80003a4:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 80003a6:	f000 fbb3 	bl	8000b10 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 80003aa:	88fb      	ldrh	r3, [r7, #6]
 80003ac:	b2db      	uxtb	r3, r3
 80003ae:	2101      	movs	r1, #1
 80003b0:	4618      	mov	r0, r3
 80003b2:	f000 fc3b 	bl	8000c2c <AUDIO_IO_Read>
 80003b6:	4603      	mov	r3, r0
 80003b8:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 80003ba:	7bfb      	ldrb	r3, [r7, #15]
 80003bc:	f023 0307 	bic.w	r3, r3, #7
 80003c0:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 80003c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80003c4:	4618      	mov	r0, r3
 80003c6:	3710      	adds	r7, #16
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}

080003cc <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	4603      	mov	r3, r0
 80003d4:	6039      	str	r1, [r7, #0]
 80003d6:	80fb      	strh	r3, [r7, #6]
 80003d8:	4613      	mov	r3, r2
 80003da:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80003dc:	2300      	movs	r3, #0
 80003de:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80003e0:	4b16      	ldr	r3, [pc, #88]	; (800043c <cs43l22_Play+0x70>)
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	2b01      	cmp	r3, #1
 80003e6:	d123      	bne.n	8000430 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80003e8:	88fb      	ldrh	r3, [r7, #6]
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	2206      	movs	r2, #6
 80003ee:	210e      	movs	r1, #14
 80003f0:	4618      	mov	r0, r3
 80003f2:	f000 f9ff 	bl	80007f4 <CODEC_IO_Write>
 80003f6:	4603      	mov	r3, r0
 80003f8:	461a      	mov	r2, r3
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	4413      	add	r3, r2
 80003fe:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000400:	88fb      	ldrh	r3, [r7, #6]
 8000402:	2100      	movs	r1, #0
 8000404:	4618      	mov	r0, r3
 8000406:	f000 f919 	bl	800063c <cs43l22_SetMute>
 800040a:	4602      	mov	r2, r0
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	4413      	add	r3, r2
 8000410:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8000412:	88fb      	ldrh	r3, [r7, #6]
 8000414:	b2db      	uxtb	r3, r3
 8000416:	229e      	movs	r2, #158	; 0x9e
 8000418:	2102      	movs	r1, #2
 800041a:	4618      	mov	r0, r3
 800041c:	f000 f9ea 	bl	80007f4 <CODEC_IO_Write>
 8000420:	4603      	mov	r3, r0
 8000422:	461a      	mov	r2, r3
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	4413      	add	r3, r2
 8000428:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 800042a:	4b04      	ldr	r3, [pc, #16]	; (800043c <cs43l22_Play+0x70>)
 800042c:	2200      	movs	r2, #0
 800042e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8000430:	68fb      	ldr	r3, [r7, #12]
}
 8000432:	4618      	mov	r0, r3
 8000434:	3710      	adds	r7, #16
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	20000030 	.word	0x20000030

08000440 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8000440:	b580      	push	{r7, lr}
 8000442:	b084      	sub	sp, #16
 8000444:	af00      	add	r7, sp, #0
 8000446:	4603      	mov	r3, r0
 8000448:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800044a:	2300      	movs	r3, #0
 800044c:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800044e:	88fb      	ldrh	r3, [r7, #6]
 8000450:	2101      	movs	r1, #1
 8000452:	4618      	mov	r0, r3
 8000454:	f000 f8f2 	bl	800063c <cs43l22_SetMute>
 8000458:	4602      	mov	r2, r0
 800045a:	68fb      	ldr	r3, [r7, #12]
 800045c:	4413      	add	r3, r2
 800045e:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8000460:	88fb      	ldrh	r3, [r7, #6]
 8000462:	b2db      	uxtb	r3, r3
 8000464:	2201      	movs	r2, #1
 8000466:	2102      	movs	r1, #2
 8000468:	4618      	mov	r0, r3
 800046a:	f000 f9c3 	bl	80007f4 <CODEC_IO_Write>
 800046e:	4603      	mov	r3, r0
 8000470:	461a      	mov	r2, r3
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	4413      	add	r3, r2
 8000476:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8000478:	68fb      	ldr	r3, [r7, #12]
}
 800047a:	4618      	mov	r0, r3
 800047c:	3710      	adds	r7, #16
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
	...

08000484 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b084      	sub	sp, #16
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800048e:	2300      	movs	r3, #0
 8000490:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8000492:	2300      	movs	r3, #0
 8000494:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8000496:	88fb      	ldrh	r3, [r7, #6]
 8000498:	2100      	movs	r1, #0
 800049a:	4618      	mov	r0, r3
 800049c:	f000 f8ce 	bl	800063c <cs43l22_SetMute>
 80004a0:	4602      	mov	r2, r0
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	4413      	add	r3, r2
 80004a6:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 80004a8:	2300      	movs	r3, #0
 80004aa:	60bb      	str	r3, [r7, #8]
 80004ac:	e002      	b.n	80004b4 <cs43l22_Resume+0x30>
 80004ae:	68bb      	ldr	r3, [r7, #8]
 80004b0:	3301      	adds	r3, #1
 80004b2:	60bb      	str	r3, [r7, #8]
 80004b4:	68bb      	ldr	r3, [r7, #8]
 80004b6:	2bfe      	cmp	r3, #254	; 0xfe
 80004b8:	d9f9      	bls.n	80004ae <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80004ba:	88fb      	ldrh	r3, [r7, #6]
 80004bc:	b2d8      	uxtb	r0, r3
 80004be:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <cs43l22_Resume+0x74>)
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	b2db      	uxtb	r3, r3
 80004c4:	461a      	mov	r2, r3
 80004c6:	2104      	movs	r1, #4
 80004c8:	f000 f994 	bl	80007f4 <CODEC_IO_Write>
 80004cc:	4603      	mov	r3, r0
 80004ce:	461a      	mov	r2, r3
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	4413      	add	r3, r2
 80004d4:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80004d6:	88fb      	ldrh	r3, [r7, #6]
 80004d8:	b2db      	uxtb	r3, r3
 80004da:	229e      	movs	r2, #158	; 0x9e
 80004dc:	2102      	movs	r1, #2
 80004de:	4618      	mov	r0, r3
 80004e0:	f000 f988 	bl	80007f4 <CODEC_IO_Write>
 80004e4:	4603      	mov	r3, r0
 80004e6:	461a      	mov	r2, r3
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	4413      	add	r3, r2
 80004ec:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80004ee:	68fb      	ldr	r3, [r7, #12]
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	3710      	adds	r7, #16
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	2000005c 	.word	0x2000005c

080004fc <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af00      	add	r7, sp, #0
 8000502:	4603      	mov	r3, r0
 8000504:	6039      	str	r1, [r7, #0]
 8000506:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000508:	2300      	movs	r3, #0
 800050a:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800050c:	88fb      	ldrh	r3, [r7, #6]
 800050e:	2101      	movs	r1, #1
 8000510:	4618      	mov	r0, r3
 8000512:	f000 f893 	bl	800063c <cs43l22_SetMute>
 8000516:	4602      	mov	r2, r0
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	4413      	add	r3, r2
 800051c:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800051e:	88fb      	ldrh	r3, [r7, #6]
 8000520:	b2db      	uxtb	r3, r3
 8000522:	2204      	movs	r2, #4
 8000524:	210e      	movs	r1, #14
 8000526:	4618      	mov	r0, r3
 8000528:	f000 f964 	bl	80007f4 <CODEC_IO_Write>
 800052c:	4603      	mov	r3, r0
 800052e:	461a      	mov	r2, r3
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	4413      	add	r3, r2
 8000534:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8000536:	88fb      	ldrh	r3, [r7, #6]
 8000538:	b2db      	uxtb	r3, r3
 800053a:	229f      	movs	r2, #159	; 0x9f
 800053c:	2102      	movs	r1, #2
 800053e:	4618      	mov	r0, r3
 8000540:	f000 f958 	bl	80007f4 <CODEC_IO_Write>
 8000544:	4603      	mov	r3, r0
 8000546:	461a      	mov	r2, r3
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	4413      	add	r3, r2
 800054c:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 800054e:	4b04      	ldr	r3, [pc, #16]	; (8000560 <cs43l22_Stop+0x64>)
 8000550:	2201      	movs	r2, #1
 8000552:	701a      	strb	r2, [r3, #0]
  return counter;    
 8000554:	68fb      	ldr	r3, [r7, #12]
}
 8000556:	4618      	mov	r0, r3
 8000558:	3710      	adds	r7, #16
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}
 800055e:	bf00      	nop
 8000560:	20000030 	.word	0x20000030

08000564 <cs43l22_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
 800056a:	4603      	mov	r3, r0
 800056c:	460a      	mov	r2, r1
 800056e:	80fb      	strh	r3, [r7, #6]
 8000570:	4613      	mov	r3, r2
 8000572:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8000574:	2300      	movs	r3, #0
 8000576:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8000578:	797b      	ldrb	r3, [r7, #5]
 800057a:	2b64      	cmp	r3, #100	; 0x64
 800057c:	d80b      	bhi.n	8000596 <cs43l22_SetVolume+0x32>
 800057e:	797a      	ldrb	r2, [r7, #5]
 8000580:	4613      	mov	r3, r2
 8000582:	021b      	lsls	r3, r3, #8
 8000584:	1a9b      	subs	r3, r3, r2
 8000586:	4a25      	ldr	r2, [pc, #148]	; (800061c <cs43l22_SetVolume+0xb8>)
 8000588:	fb82 1203 	smull	r1, r2, r2, r3
 800058c:	1152      	asrs	r2, r2, #5
 800058e:	17db      	asrs	r3, r3, #31
 8000590:	1ad3      	subs	r3, r2, r3
 8000592:	b2db      	uxtb	r3, r3
 8000594:	e000      	b.n	8000598 <cs43l22_SetVolume+0x34>
 8000596:	2364      	movs	r3, #100	; 0x64
 8000598:	72fb      	strb	r3, [r7, #11]

  if(Volume > 0xE6)
 800059a:	797b      	ldrb	r3, [r7, #5]
 800059c:	2be6      	cmp	r3, #230	; 0xe6
 800059e:	d91c      	bls.n	80005da <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 80005a0:	88fb      	ldrh	r3, [r7, #6]
 80005a2:	b2d8      	uxtb	r0, r3
 80005a4:	7afb      	ldrb	r3, [r7, #11]
 80005a6:	3319      	adds	r3, #25
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	461a      	mov	r2, r3
 80005ac:	2120      	movs	r1, #32
 80005ae:	f000 f921 	bl	80007f4 <CODEC_IO_Write>
 80005b2:	4603      	mov	r3, r0
 80005b4:	461a      	mov	r2, r3
 80005b6:	68fb      	ldr	r3, [r7, #12]
 80005b8:	4413      	add	r3, r2
 80005ba:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 80005bc:	88fb      	ldrh	r3, [r7, #6]
 80005be:	b2d8      	uxtb	r0, r3
 80005c0:	7afb      	ldrb	r3, [r7, #11]
 80005c2:	3319      	adds	r3, #25
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	461a      	mov	r2, r3
 80005c8:	2121      	movs	r1, #33	; 0x21
 80005ca:	f000 f913 	bl	80007f4 <CODEC_IO_Write>
 80005ce:	4603      	mov	r3, r0
 80005d0:	461a      	mov	r2, r3
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	4413      	add	r3, r2
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	e01b      	b.n	8000612 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80005da:	88fb      	ldrh	r3, [r7, #6]
 80005dc:	b2d8      	uxtb	r0, r3
 80005de:	7afb      	ldrb	r3, [r7, #11]
 80005e0:	3319      	adds	r3, #25
 80005e2:	b2db      	uxtb	r3, r3
 80005e4:	461a      	mov	r2, r3
 80005e6:	2120      	movs	r1, #32
 80005e8:	f000 f904 	bl	80007f4 <CODEC_IO_Write>
 80005ec:	4603      	mov	r3, r0
 80005ee:	461a      	mov	r2, r3
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	4413      	add	r3, r2
 80005f4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	b2d8      	uxtb	r0, r3
 80005fa:	7afb      	ldrb	r3, [r7, #11]
 80005fc:	3319      	adds	r3, #25
 80005fe:	b2db      	uxtb	r3, r3
 8000600:	461a      	mov	r2, r3
 8000602:	2121      	movs	r1, #33	; 0x21
 8000604:	f000 f8f6 	bl	80007f4 <CODEC_IO_Write>
 8000608:	4603      	mov	r3, r0
 800060a:	461a      	mov	r2, r3
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	4413      	add	r3, r2
 8000610:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8000612:	68fb      	ldr	r3, [r7, #12]
}
 8000614:	4618      	mov	r0, r3
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	51eb851f 	.word	0x51eb851f

08000620 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	6039      	str	r1, [r7, #0]
 800062a:	80fb      	strh	r3, [r7, #6]
  return 0;
 800062c:	2300      	movs	r3, #0
}
 800062e:	4618      	mov	r0, r3
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
	...

0800063c <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b084      	sub	sp, #16
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	6039      	str	r1, [r7, #0]
 8000646:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d124      	bne.n	800069c <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8000652:	88fb      	ldrh	r3, [r7, #6]
 8000654:	b2db      	uxtb	r3, r3
 8000656:	22ff      	movs	r2, #255	; 0xff
 8000658:	2104      	movs	r1, #4
 800065a:	4618      	mov	r0, r3
 800065c:	f000 f8ca 	bl	80007f4 <CODEC_IO_Write>
 8000660:	4603      	mov	r3, r0
 8000662:	461a      	mov	r2, r3
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	4413      	add	r3, r2
 8000668:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 800066a:	88fb      	ldrh	r3, [r7, #6]
 800066c:	b2db      	uxtb	r3, r3
 800066e:	2201      	movs	r2, #1
 8000670:	2122      	movs	r1, #34	; 0x22
 8000672:	4618      	mov	r0, r3
 8000674:	f000 f8be 	bl	80007f4 <CODEC_IO_Write>
 8000678:	4603      	mov	r3, r0
 800067a:	461a      	mov	r2, r3
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	4413      	add	r3, r2
 8000680:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8000682:	88fb      	ldrh	r3, [r7, #6]
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2201      	movs	r2, #1
 8000688:	2123      	movs	r1, #35	; 0x23
 800068a:	4618      	mov	r0, r3
 800068c:	f000 f8b2 	bl	80007f4 <CODEC_IO_Write>
 8000690:	4603      	mov	r3, r0
 8000692:	461a      	mov	r2, r3
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	4413      	add	r3, r2
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	e025      	b.n	80006e8 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 800069c:	88fb      	ldrh	r3, [r7, #6]
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	2200      	movs	r2, #0
 80006a2:	2122      	movs	r1, #34	; 0x22
 80006a4:	4618      	mov	r0, r3
 80006a6:	f000 f8a5 	bl	80007f4 <CODEC_IO_Write>
 80006aa:	4603      	mov	r3, r0
 80006ac:	461a      	mov	r2, r3
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	4413      	add	r3, r2
 80006b2:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 80006b4:	88fb      	ldrh	r3, [r7, #6]
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	2200      	movs	r2, #0
 80006ba:	2123      	movs	r1, #35	; 0x23
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 f899 	bl	80007f4 <CODEC_IO_Write>
 80006c2:	4603      	mov	r3, r0
 80006c4:	461a      	mov	r2, r3
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	4413      	add	r3, r2
 80006ca:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80006cc:	88fb      	ldrh	r3, [r7, #6]
 80006ce:	b2d8      	uxtb	r0, r3
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <cs43l22_SetMute+0xb8>)
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	461a      	mov	r2, r3
 80006d8:	2104      	movs	r1, #4
 80006da:	f000 f88b 	bl	80007f4 <CODEC_IO_Write>
 80006de:	4603      	mov	r3, r0
 80006e0:	461a      	mov	r2, r3
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	4413      	add	r3, r2
 80006e6:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80006e8:	68fb      	ldr	r3, [r7, #12]
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3710      	adds	r7, #16
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	2000005c 	.word	0x2000005c

080006f8 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	460a      	mov	r2, r1
 8000702:	80fb      	strh	r3, [r7, #6]
 8000704:	4613      	mov	r3, r2
 8000706:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8000708:	2300      	movs	r3, #0
 800070a:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 800070c:	797b      	ldrb	r3, [r7, #5]
 800070e:	3b01      	subs	r3, #1
 8000710:	2b03      	cmp	r3, #3
 8000712:	d84b      	bhi.n	80007ac <cs43l22_SetOutputMode+0xb4>
 8000714:	a201      	add	r2, pc, #4	; (adr r2, 800071c <cs43l22_SetOutputMode+0x24>)
 8000716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800071a:	bf00      	nop
 800071c:	0800072d 	.word	0x0800072d
 8000720:	0800074d 	.word	0x0800074d
 8000724:	0800076d 	.word	0x0800076d
 8000728:	0800078d 	.word	0x0800078d
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 800072c:	88fb      	ldrh	r3, [r7, #6]
 800072e:	b2db      	uxtb	r3, r3
 8000730:	22fa      	movs	r2, #250	; 0xfa
 8000732:	2104      	movs	r1, #4
 8000734:	4618      	mov	r0, r3
 8000736:	f000 f85d 	bl	80007f4 <CODEC_IO_Write>
 800073a:	4603      	mov	r3, r0
 800073c:	461a      	mov	r2, r3
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	4413      	add	r3, r2
 8000742:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8000744:	4b24      	ldr	r3, [pc, #144]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 8000746:	22fa      	movs	r2, #250	; 0xfa
 8000748:	701a      	strb	r2, [r3, #0]
      break;
 800074a:	e03f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 800074c:	88fb      	ldrh	r3, [r7, #6]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	22af      	movs	r2, #175	; 0xaf
 8000752:	2104      	movs	r1, #4
 8000754:	4618      	mov	r0, r3
 8000756:	f000 f84d 	bl	80007f4 <CODEC_IO_Write>
 800075a:	4603      	mov	r3, r0
 800075c:	461a      	mov	r2, r3
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	4413      	add	r3, r2
 8000762:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8000764:	4b1c      	ldr	r3, [pc, #112]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 8000766:	22af      	movs	r2, #175	; 0xaf
 8000768:	701a      	strb	r2, [r3, #0]
      break;
 800076a:	e02f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 800076c:	88fb      	ldrh	r3, [r7, #6]
 800076e:	b2db      	uxtb	r3, r3
 8000770:	22aa      	movs	r2, #170	; 0xaa
 8000772:	2104      	movs	r1, #4
 8000774:	4618      	mov	r0, r3
 8000776:	f000 f83d 	bl	80007f4 <CODEC_IO_Write>
 800077a:	4603      	mov	r3, r0
 800077c:	461a      	mov	r2, r3
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	4413      	add	r3, r2
 8000782:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8000784:	4b14      	ldr	r3, [pc, #80]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 8000786:	22aa      	movs	r2, #170	; 0xaa
 8000788:	701a      	strb	r2, [r3, #0]
      break;
 800078a:	e01f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 800078c:	88fb      	ldrh	r3, [r7, #6]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	2205      	movs	r2, #5
 8000792:	2104      	movs	r1, #4
 8000794:	4618      	mov	r0, r3
 8000796:	f000 f82d 	bl	80007f4 <CODEC_IO_Write>
 800079a:	4603      	mov	r3, r0
 800079c:	461a      	mov	r2, r3
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	4413      	add	r3, r2
 80007a2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 80007a6:	2205      	movs	r2, #5
 80007a8:	701a      	strb	r2, [r3, #0]
      break;    
 80007aa:	e00f      	b.n	80007cc <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80007ac:	88fb      	ldrh	r3, [r7, #6]
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	2205      	movs	r2, #5
 80007b2:	2104      	movs	r1, #4
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 f81d 	bl	80007f4 <CODEC_IO_Write>
 80007ba:	4603      	mov	r3, r0
 80007bc:	461a      	mov	r2, r3
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	4413      	add	r3, r2
 80007c2:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 80007c4:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <cs43l22_SetOutputMode+0xe0>)
 80007c6:	2205      	movs	r2, #5
 80007c8:	701a      	strb	r2, [r3, #0]
      break;
 80007ca:	bf00      	nop
  }  
  return counter;
 80007cc:	68fb      	ldr	r3, [r7, #12]
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3710      	adds	r7, #16
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	2000005c 	.word	0x2000005c

080007dc <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	80fb      	strh	r3, [r7, #6]
  return 0;
 80007e6:	2300      	movs	r3, #0
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b084      	sub	sp, #16
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	71fb      	strb	r3, [r7, #7]
 80007fe:	460b      	mov	r3, r1
 8000800:	71bb      	strb	r3, [r7, #6]
 8000802:	4613      	mov	r3, r2
 8000804:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 8000806:	2300      	movs	r3, #0
 8000808:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800080a:	797a      	ldrb	r2, [r7, #5]
 800080c:	79b9      	ldrb	r1, [r7, #6]
 800080e:	79fb      	ldrb	r3, [r7, #7]
 8000810:	4618      	mov	r0, r3
 8000812:	f000 f9f3 	bl	8000bfc <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	b2db      	uxtb	r3, r3
}
 800081a:	4618      	mov	r0, r3
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
	...

08000824 <I2C1_Init>:
/**
  * @brief Discovery I2C1 Bus initialization
  * @retval None
  */
static void I2C1_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) == HAL_I2C_STATE_RESET)
 8000828:	4812      	ldr	r0, [pc, #72]	; (8000874 <I2C1_Init+0x50>)
 800082a:	f002 fca3 	bl	8003174 <HAL_I2C_GetState>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d11d      	bne.n	8000870 <I2C1_Init+0x4c>
  {
    I2c1Handle.Instance              = DISCOVERY_I2C1;
 8000834:	4b0f      	ldr	r3, [pc, #60]	; (8000874 <I2C1_Init+0x50>)
 8000836:	4a10      	ldr	r2, [pc, #64]	; (8000878 <I2C1_Init+0x54>)
 8000838:	601a      	str	r2, [r3, #0]
    I2c1Handle.Init.Timing           = DISCOVERY_I2C1_TIMING;
 800083a:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <I2C1_Init+0x50>)
 800083c:	4a0f      	ldr	r2, [pc, #60]	; (800087c <I2C1_Init+0x58>)
 800083e:	605a      	str	r2, [r3, #4]
    I2c1Handle.Init.OwnAddress1      = 0;
 8000840:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <I2C1_Init+0x50>)
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
    I2c1Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000846:	4b0b      	ldr	r3, [pc, #44]	; (8000874 <I2C1_Init+0x50>)
 8000848:	2201      	movs	r2, #1
 800084a:	60da      	str	r2, [r3, #12]
    I2c1Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800084c:	4b09      	ldr	r3, [pc, #36]	; (8000874 <I2C1_Init+0x50>)
 800084e:	2200      	movs	r2, #0
 8000850:	611a      	str	r2, [r3, #16]
    I2c1Handle.Init.OwnAddress2      = 0;
 8000852:	4b08      	ldr	r3, [pc, #32]	; (8000874 <I2C1_Init+0x50>)
 8000854:	2200      	movs	r2, #0
 8000856:	615a      	str	r2, [r3, #20]
    I2c1Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000858:	4b06      	ldr	r3, [pc, #24]	; (8000874 <I2C1_Init+0x50>)
 800085a:	2200      	movs	r2, #0
 800085c:	61da      	str	r2, [r3, #28]
    I2c1Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800085e:	4b05      	ldr	r3, [pc, #20]	; (8000874 <I2C1_Init+0x50>)
 8000860:	2200      	movs	r2, #0
 8000862:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C1_MspInit(&I2c1Handle);
 8000864:	4803      	ldr	r0, [pc, #12]	; (8000874 <I2C1_Init+0x50>)
 8000866:	f000 f80b 	bl	8000880 <I2C1_MspInit>
    HAL_I2C_Init(&I2c1Handle);
 800086a:	4802      	ldr	r0, [pc, #8]	; (8000874 <I2C1_Init+0x50>)
 800086c:	f002 f964 	bl	8002b38 <HAL_I2C_Init>
  }
}
 8000870:	bf00      	nop
 8000872:	bd80      	pop	{r7, pc}
 8000874:	20000060 	.word	0x20000060
 8000878:	40005400 	.word	0x40005400
 800087c:	90112626 	.word	0x90112626

08000880 <I2C1_MspInit>:
  * @brief Discovery I2C1 MSP Initialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b0ae      	sub	sp, #184	; 0xb8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  /* IOSV bit MUST be set to access GPIO port G[2:15] */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000888:	4a3a      	ldr	r2, [pc, #232]	; (8000974 <I2C1_MspInit+0xf4>)
 800088a:	4b3a      	ldr	r3, [pc, #232]	; (8000974 <I2C1_MspInit+0xf4>)
 800088c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800088e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000892:	6593      	str	r3, [r2, #88]	; 0x58
 8000894:	4b37      	ldr	r3, [pc, #220]	; (8000974 <I2C1_MspInit+0xf4>)
 8000896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800089c:	61bb      	str	r3, [r7, #24]
 800089e:	69bb      	ldr	r3, [r7, #24]
  HAL_PWREx_EnableVddIO2();
 80008a0:	f003 f8d2 	bl	8003a48 <HAL_PWREx_EnableVddIO2>

  if (hi2c->Instance == DISCOVERY_I2C1)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a33      	ldr	r2, [pc, #204]	; (8000978 <I2C1_MspInit+0xf8>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d15e      	bne.n	800096c <I2C1_MspInit+0xec>
  {
    /*##-1- Configure the Discovery I2C clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80008ae:	2340      	movs	r3, #64	; 0x40
 80008b0:	61fb      	str	r3, [r7, #28]
    RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 80008b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008b6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4618      	mov	r0, r3
 80008be:	f004 fe67 	bl	8005590 <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 80008c2:	4a2c      	ldr	r2, [pc, #176]	; (8000974 <I2C1_MspInit+0xf4>)
 80008c4:	4b2b      	ldr	r3, [pc, #172]	; (8000974 <I2C1_MspInit+0xf4>)
 80008c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c8:	f043 0302 	orr.w	r3, r3, #2
 80008cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ce:	4b29      	ldr	r3, [pc, #164]	; (8000974 <I2C1_MspInit+0xf4>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d2:	f003 0302 	and.w	r3, r3, #2
 80008d6:	617b      	str	r3, [r7, #20]
 80008d8:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 80008da:	4a26      	ldr	r2, [pc, #152]	; (8000974 <I2C1_MspInit+0xf4>)
 80008dc:	4b25      	ldr	r3, [pc, #148]	; (8000974 <I2C1_MspInit+0xf4>)
 80008de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e0:	f043 0302 	orr.w	r3, r3, #2
 80008e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008e6:	4b23      	ldr	r3, [pc, #140]	; (8000974 <I2C1_MspInit+0xf4>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ea:	f003 0302 	and.w	r3, r3, #2
 80008ee:	613b      	str	r3, [r7, #16]
 80008f0:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN;
 80008f2:	23c0      	movs	r3, #192	; 0xc0
 80008f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 80008f8:	2312      	movs	r3, #18
 80008fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = GPIO_PULLUP;
 80008fe:	2301      	movs	r3, #1
 8000900:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000904:	2303      	movs	r3, #3
 8000906:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C1_SCL_SDA_AF;
 800090a:	2304      	movs	r3, #4
 800090c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C1_SCL_GPIO_PORT, &GPIO_InitStructure);
 8000910:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000914:	4619      	mov	r1, r3
 8000916:	4819      	ldr	r0, [pc, #100]	; (800097c <I2C1_MspInit+0xfc>)
 8000918:	f001 fe52 	bl	80025c0 <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C1 peripheral #######################################*/
    /* Enable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_ENABLE();
 800091c:	4a15      	ldr	r2, [pc, #84]	; (8000974 <I2C1_MspInit+0xf4>)
 800091e:	4b15      	ldr	r3, [pc, #84]	; (8000974 <I2C1_MspInit+0xf4>)
 8000920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000922:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000926:	6593      	str	r3, [r2, #88]	; 0x58
 8000928:	4b12      	ldr	r3, [pc, #72]	; (8000974 <I2C1_MspInit+0xf4>)
 800092a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800092c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 8000934:	4a0f      	ldr	r2, [pc, #60]	; (8000974 <I2C1_MspInit+0xf4>)
 8000936:	4b0f      	ldr	r3, [pc, #60]	; (8000974 <I2C1_MspInit+0xf4>)
 8000938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800093a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800093e:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 8000940:	4a0c      	ldr	r2, [pc, #48]	; (8000974 <I2C1_MspInit+0xf4>)
 8000942:	4b0c      	ldr	r3, [pc, #48]	; (8000974 <I2C1_MspInit+0xf4>)
 8000944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000946:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800094a:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_EV_IRQn, 0x00, 0);
 800094c:	2200      	movs	r2, #0
 800094e:	2100      	movs	r1, #0
 8000950:	201f      	movs	r0, #31
 8000952:	f001 fb66 	bl	8002022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_EV_IRQn);
 8000956:	201f      	movs	r0, #31
 8000958:	f001 fb7f 	bl	800205a <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_ER_IRQn, 0x00, 0);
 800095c:	2200      	movs	r2, #0
 800095e:	2100      	movs	r1, #0
 8000960:	2020      	movs	r0, #32
 8000962:	f001 fb5e 	bl	8002022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8000966:	2020      	movs	r0, #32
 8000968:	f001 fb77 	bl	800205a <HAL_NVIC_EnableIRQ>
  }
}
 800096c:	bf00      	nop
 800096e:	37b8      	adds	r7, #184	; 0xb8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40021000 	.word	0x40021000
 8000978:	40005400 	.word	0x40005400
 800097c:	48000400 	.word	0x48000400

08000980 <I2C1_DeInit>:
/**
  * @brief Discovery I2C1 Bus Deitialization
  * @retval None
  */
static void I2C1_DeInit(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) != HAL_I2C_STATE_RESET)
 8000984:	4806      	ldr	r0, [pc, #24]	; (80009a0 <I2C1_DeInit+0x20>)
 8000986:	f002 fbf5 	bl	8003174 <HAL_I2C_GetState>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d005      	beq.n	800099c <I2C1_DeInit+0x1c>
  {
    /* Deinit the I2C */
    HAL_I2C_DeInit(&I2c1Handle);
 8000990:	4803      	ldr	r0, [pc, #12]	; (80009a0 <I2C1_DeInit+0x20>)
 8000992:	f002 f95f 	bl	8002c54 <HAL_I2C_DeInit>
    I2C1_MspDeInit(&I2c1Handle);
 8000996:	4802      	ldr	r0, [pc, #8]	; (80009a0 <I2C1_DeInit+0x20>)
 8000998:	f000 f804 	bl	80009a4 <I2C1_MspDeInit>
  }
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20000060 	.word	0x20000060

080009a4 <I2C1_MspDeInit>:
  * @brief Discovery I2C1 MSP Deinitialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == DISCOVERY_I2C1)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a24      	ldr	r2, [pc, #144]	; (8000a44 <I2C1_MspDeInit+0xa0>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d141      	bne.n	8000a3a <I2C1_MspDeInit+0x96>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 80009b6:	4a24      	ldr	r2, [pc, #144]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009b8:	4b23      	ldr	r3, [pc, #140]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009bc:	f043 0302 	orr.w	r3, r3, #2
 80009c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009c2:	4b21      	ldr	r3, [pc, #132]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c6:	f003 0302 	and.w	r3, r3, #2
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 80009ce:	4a1e      	ldr	r2, [pc, #120]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009d0:	4b1d      	ldr	r3, [pc, #116]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009d4:	f043 0302 	orr.w	r3, r3, #2
 80009d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009da:	4b1b      	ldr	r3, [pc, #108]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009de:	f003 0302 	and.w	r3, r3, #2
 80009e2:	613b      	str	r3, [r7, #16]
 80009e4:	693b      	ldr	r3, [r7, #16]

    /* Deinit Rx/Tx pins */
    HAL_GPIO_DeInit(DISCOVERY_I2C1_SCL_GPIO_PORT, (DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN));
 80009e6:	21c0      	movs	r1, #192	; 0xc0
 80009e8:	4818      	ldr	r0, [pc, #96]	; (8000a4c <I2C1_MspDeInit+0xa8>)
 80009ea:	f001 ff95 	bl	8002918 <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C1 peripheral ############################*/
    /* Force & Release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 80009ee:	4a16      	ldr	r2, [pc, #88]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009f0:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009f8:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 80009fa:	4a13      	ldr	r2, [pc, #76]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009fc:	4b12      	ldr	r3, [pc, #72]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 80009fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a00:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000a04:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_DISABLE();
 8000a06:	4a10      	ldr	r2, [pc, #64]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a0c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000a10:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C1 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_EV_IRQn);
 8000a12:	201f      	movs	r0, #31
 8000a14:	f001 fb2f 	bl	8002076 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8000a18:	2020      	movs	r0, #32
 8000a1a:	f001 fb2c 	bl	8002076 <HAL_NVIC_DisableIRQ>

    __HAL_RCC_PWR_CLK_ENABLE();
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a20:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a28:	6593      	str	r3, [r2, #88]	; 0x58
 8000a2a:	4b07      	ldr	r3, [pc, #28]	; (8000a48 <I2C1_MspDeInit+0xa4>)
 8000a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_DisableVddIO2();
 8000a36:	f003 f817 	bl	8003a68 <HAL_PWREx_DisableVddIO2>
  }
}
 8000a3a:	bf00      	nop
 8000a3c:	3718      	adds	r7, #24
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40005400 	.word	0x40005400
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	48000400 	.word	0x48000400

08000a50 <I2C1_WriteBuffer>:
  * @param  pBuffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval None
  */
static HAL_StatusTypeDef I2C1_WriteBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	; 0x28
 8000a54:	af04      	add	r7, sp, #16
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	4603      	mov	r3, r0
 8000a5a:	81fb      	strh	r3, [r7, #14]
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	81bb      	strh	r3, [r7, #12]
 8000a60:	4613      	mov	r3, r2
 8000a62:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8000a64:	2300      	movs	r3, #0
 8000a66:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8000a68:	4b0c      	ldr	r3, [pc, #48]	; (8000a9c <I2C1_WriteBuffer+0x4c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	8978      	ldrh	r0, [r7, #10]
 8000a6e:	89ba      	ldrh	r2, [r7, #12]
 8000a70:	89f9      	ldrh	r1, [r7, #14]
 8000a72:	9302      	str	r3, [sp, #8]
 8000a74:	8c3b      	ldrh	r3, [r7, #32]
 8000a76:	9301      	str	r3, [sp, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	9300      	str	r3, [sp, #0]
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	4808      	ldr	r0, [pc, #32]	; (8000aa0 <I2C1_WriteBuffer+0x50>)
 8000a80:	f002 f92c 	bl	8002cdc <HAL_I2C_Mem_Write>
 8000a84:	4603      	mov	r3, r0
 8000a86:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8000a88:	7dfb      	ldrb	r3, [r7, #23]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <I2C1_WriteBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8000a8e:	f000 f833 	bl	8000af8 <I2C1_Error>
  }
  return status;
 8000a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3718      	adds	r7, #24
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000034 	.word	0x20000034
 8000aa0:	20000060 	.word	0x20000060

08000aa4 <I2C1_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C1_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08a      	sub	sp, #40	; 0x28
 8000aa8:	af04      	add	r7, sp, #16
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	4603      	mov	r3, r0
 8000aae:	81fb      	strh	r3, [r7, #14]
 8000ab0:	460b      	mov	r3, r1
 8000ab2:	81bb      	strh	r3, [r7, #12]
 8000ab4:	4613      	mov	r3, r2
 8000ab6:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8000abc:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <I2C1_ReadBuffer+0x4c>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	8978      	ldrh	r0, [r7, #10]
 8000ac2:	89ba      	ldrh	r2, [r7, #12]
 8000ac4:	89f9      	ldrh	r1, [r7, #14]
 8000ac6:	9302      	str	r3, [sp, #8]
 8000ac8:	8c3b      	ldrh	r3, [r7, #32]
 8000aca:	9301      	str	r3, [sp, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	9300      	str	r3, [sp, #0]
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	4808      	ldr	r0, [pc, #32]	; (8000af4 <I2C1_ReadBuffer+0x50>)
 8000ad4:	f002 fa28 	bl	8002f28 <HAL_I2C_Mem_Read>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8000adc:	7dfb      	ldrb	r3, [r7, #23]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <I2C1_ReadBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8000ae2:	f000 f809 	bl	8000af8 <I2C1_Error>
  }
  return status;
 8000ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3718      	adds	r7, #24
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000034 	.word	0x20000034
 8000af4:	20000060 	.word	0x20000060

08000af8 <I2C1_Error>:
/**
  * @brief Discovery I2C1 error treatment function
  * @retval None
  */
static void I2C1_Error(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c1Handle);
 8000afc:	4803      	ldr	r0, [pc, #12]	; (8000b0c <I2C1_Error+0x14>)
 8000afe:	f002 f8a9 	bl	8002c54 <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C1_Init();
 8000b02:	f7ff fe8f 	bl	8000824 <I2C1_Init>
}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	20000060 	.word	0x20000060

08000b10 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b086      	sub	sp, #24
 8000b14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000b16:	4a17      	ldr	r2, [pc, #92]	; (8000b74 <AUDIO_IO_Init+0x64>)
 8000b18:	4b16      	ldr	r3, [pc, #88]	; (8000b74 <AUDIO_IO_Init+0x64>)
 8000b1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b1c:	f043 0310 	orr.w	r3, r3, #16
 8000b20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b22:	4b14      	ldr	r3, [pc, #80]	; (8000b74 <AUDIO_IO_Init+0x64>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b26:	f003 0310 	and.w	r3, r3, #16
 8000b2a:	603b      	str	r3, [r7, #0]
 8000b2c:	683b      	ldr	r3, [r7, #0]

  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000b2e:	2308      	movs	r3, #8
 8000b30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b32:	2301      	movs	r3, #1
 8000b34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b36:	2302      	movs	r3, #2
 8000b38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000b3e:	1d3b      	adds	r3, r7, #4
 8000b40:	4619      	mov	r1, r3
 8000b42:	480d      	ldr	r0, [pc, #52]	; (8000b78 <AUDIO_IO_Init+0x68>)
 8000b44:	f001 fd3c 	bl	80025c0 <HAL_GPIO_Init>

  /* I2C bus init */
  I2C1_Init();
 8000b48:	f7ff fe6c 	bl	8000824 <I2C1_Init>

  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2108      	movs	r1, #8
 8000b50:	4809      	ldr	r0, [pc, #36]	; (8000b78 <AUDIO_IO_Init+0x68>)
 8000b52:	f001 ffd9 	bl	8002b08 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8000b56:	2005      	movs	r0, #5
 8000b58:	f001 f956 	bl	8001e08 <HAL_Delay>

  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	2108      	movs	r1, #8
 8000b60:	4805      	ldr	r0, [pc, #20]	; (8000b78 <AUDIO_IO_Init+0x68>)
 8000b62:	f001 ffd1 	bl	8002b08 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8000b66:	2005      	movs	r0, #5
 8000b68:	f001 f94e 	bl	8001e08 <HAL_Delay>
}
 8000b6c:	bf00      	nop
 8000b6e:	3718      	adds	r7, #24
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40021000 	.word	0x40021000
 8000b78:	48001000 	.word	0x48001000

08000b7c <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)                       /* TO DO */
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0

  /***********************************************************************/
  /* In case of battery-supplied powered, there is no audio codec-based
     features available. Set audio codec I/O default setting */
  /***********************************************************************/
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b82:	4a1c      	ldr	r2, [pc, #112]	; (8000bf4 <AUDIO_IO_DeInit+0x78>)
 8000b84:	4b1b      	ldr	r3, [pc, #108]	; (8000bf4 <AUDIO_IO_DeInit+0x78>)
 8000b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b88:	f043 0310 	orr.w	r3, r3, #16
 8000b8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b8e:	4b19      	ldr	r3, [pc, #100]	; (8000bf4 <AUDIO_IO_DeInit+0x78>)
 8000b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b92:	f003 0310 	and.w	r3, r3, #16
 8000b96:	603b      	str	r3, [r7, #0]
 8000b98:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP  ;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pin       = (GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6);
 8000b9e:	237c      	movs	r3, #124	; 0x7c
 8000ba0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	4619      	mov	r1, r3
 8000bae:	4812      	ldr	r0, [pc, #72]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bb0:	f001 fd06 	bl	80025c0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2104      	movs	r1, #4
 8000bb8:	480f      	ldr	r0, [pc, #60]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bba:	f001 ffa5 	bl	8002b08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2108      	movs	r1, #8
 8000bc2:	480d      	ldr	r0, [pc, #52]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bc4:	f001 ffa0 	bl	8002b08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2110      	movs	r1, #16
 8000bcc:	480a      	ldr	r0, [pc, #40]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bce:	f001 ff9b 	bl	8002b08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2120      	movs	r1, #32
 8000bd6:	4808      	ldr	r0, [pc, #32]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000bd8:	f001 ff96 	bl	8002b08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2140      	movs	r1, #64	; 0x40
 8000be0:	4805      	ldr	r0, [pc, #20]	; (8000bf8 <AUDIO_IO_DeInit+0x7c>)
 8000be2:	f001 ff91 	bl	8002b08 <HAL_GPIO_WritePin>

  /* I2C bus Deinit */
  I2C1_DeInit();
 8000be6:	f7ff fecb 	bl	8000980 <I2C1_DeInit>
}
 8000bea:	bf00      	nop
 8000bec:	3718      	adds	r7, #24
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	48001000 	.word	0x48001000

08000bfc <AUDIO_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af02      	add	r7, sp, #8
 8000c02:	4603      	mov	r3, r0
 8000c04:	71fb      	strb	r3, [r7, #7]
 8000c06:	460b      	mov	r3, r1
 8000c08:	71bb      	strb	r3, [r7, #6]
 8000c0a:	4613      	mov	r3, r2
 8000c0c:	717b      	strb	r3, [r7, #5]
  I2C1_WriteBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1);
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	b298      	uxth	r0, r3
 8000c12:	79bb      	ldrb	r3, [r7, #6]
 8000c14:	b299      	uxth	r1, r3
 8000c16:	1d7a      	adds	r2, r7, #5
 8000c18:	2301      	movs	r3, #1
 8000c1a:	9300      	str	r3, [sp, #0]
 8000c1c:	4613      	mov	r3, r2
 8000c1e:	2201      	movs	r2, #1
 8000c20:	f7ff ff16 	bl	8000a50 <I2C1_WriteBuffer>
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b086      	sub	sp, #24
 8000c30:	af02      	add	r7, sp, #8
 8000c32:	4603      	mov	r3, r0
 8000c34:	460a      	mov	r2, r1
 8000c36:	71fb      	strb	r3, [r7, #7]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	71bb      	strb	r3, [r7, #6]
  uint8_t Read_Value = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	73fb      	strb	r3, [r7, #15]

  I2C1_ReadBuffer((uint16_t) Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Read_Value, 1);
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	b298      	uxth	r0, r3
 8000c44:	79bb      	ldrb	r3, [r7, #6]
 8000c46:	b299      	uxth	r1, r3
 8000c48:	f107 020f 	add.w	r2, r7, #15
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	4613      	mov	r3, r2
 8000c52:	2201      	movs	r2, #1
 8000c54:	f7ff ff26 	bl	8000aa4 <I2C1_ReadBuffer>

  return Read_Value;
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000c68:	4b19      	ldr	r3, [pc, #100]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000c6a:	4a1a      	ldr	r2, [pc, #104]	; (8000cd4 <BSP_LCD_GLASS_Init+0x70>)
 8000c6c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000c6e:	4b18      	ldr	r3, [pc, #96]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000c74:	4b16      	ldr	r3, [pc, #88]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000c76:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000c7a:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000c7c:	4b14      	ldr	r3, [pc, #80]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000c7e:	220c      	movs	r2, #12
 8000c80:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000c82:	4b13      	ldr	r3, [pc, #76]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000c84:	2240      	movs	r2, #64	; 0x40
 8000c86:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000c88:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000c8e:	4b10      	ldr	r3, [pc, #64]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000c90:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8000c94:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000c96:	4b0e      	ldr	r3, [pc, #56]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000c9c:	4b0c      	ldr	r3, [pc, #48]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000c9e:	2240      	movs	r2, #64	; 0x40
 8000ca0:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8000ca2:	4b0b      	ldr	r3, [pc, #44]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000ca8:	4b09      	ldr	r3, [pc, #36]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000cae:	4b08      	ldr	r3, [pc, #32]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000cb0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cb4:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8000cb6:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000cbc:	4804      	ldr	r0, [pc, #16]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000cbe:	f000 f843 	bl	8000d48 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000cc2:	4803      	ldr	r0, [pc, #12]	; (8000cd0 <BSP_LCD_GLASS_Init+0x6c>)
 8000cc4:	f002 fc88 	bl	80035d8 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000cc8:	f000 f834 	bl	8000d34 <BSP_LCD_GLASS_Clear>
}
 8000ccc:	bf00      	nop
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	200000c0 	.word	0x200000c0
 8000cd4:	40002400 	.word	0x40002400

08000cd8 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8000ce4:	e00b      	b.n	8000cfe <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8000ce6:	7bfb      	ldrb	r3, [r7, #15]
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2100      	movs	r1, #0
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f000 f9b9 	bl	8001064 <WriteChar>

    /* Point on the next character */
    ptr++;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8000cf8:	7bfb      	ldrb	r3, [r7, #15]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	bf14      	ite	ne
 8000d06:	2301      	movne	r3, #1
 8000d08:	2300      	moveq	r3, #0
 8000d0a:	b2da      	uxtb	r2, r3
 8000d0c:	7bfb      	ldrb	r3, [r7, #15]
 8000d0e:	2b05      	cmp	r3, #5
 8000d10:	bf94      	ite	ls
 8000d12:	2301      	movls	r3, #1
 8000d14:	2300      	movhi	r3, #0
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	4013      	ands	r3, r2
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d1e2      	bne.n	8000ce6 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000d20:	4803      	ldr	r0, [pc, #12]	; (8000d30 <BSP_LCD_GLASS_DisplayString+0x58>)
 8000d22:	f002 fdce 	bl	80038c2 <HAL_LCD_UpdateDisplayRequest>
}
 8000d26:	bf00      	nop
 8000d28:	3710      	adds	r7, #16
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	200000c0 	.word	0x200000c0

08000d34 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8000d38:	4802      	ldr	r0, [pc, #8]	; (8000d44 <BSP_LCD_GLASS_Clear+0x10>)
 8000d3a:	f002 fd68 	bl	800380e <HAL_LCD_Clear>
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200000c0 	.word	0x200000c0

08000d48 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b0c0      	sub	sp, #256	; 0x100
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8000d50:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	60da      	str	r2, [r3, #12]
 8000d5e:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8000d60:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000d64:	2244      	movs	r2, #68	; 0x44
 8000d66:	2100      	movs	r1, #0
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f006 ffa9 	bl	8007cc0 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8000d6e:	f107 0320 	add.w	r3, r7, #32
 8000d72:	2288      	movs	r2, #136	; 0x88
 8000d74:	2100      	movs	r1, #0
 8000d76:	4618      	mov	r0, r3
 8000d78:	f006 ffa2 	bl	8007cc0 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d7c:	4a51      	ldr	r2, [pc, #324]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000d7e:	4b51      	ldr	r3, [pc, #324]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d86:	6593      	str	r3, [r2, #88]	; 0x58
 8000d88:	4b4e      	ldr	r3, [pc, #312]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000d8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d90:	61fb      	str	r3, [r7, #28]
 8000d92:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8000d94:	2304      	movs	r3, #4
 8000d96:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8000da0:	2301      	movs	r3, #1
 8000da2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8000da6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000daa:	4618      	mov	r0, r3
 8000dac:	f003 fe30 	bl	8004a10 <HAL_RCC_OscConfig>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d000      	beq.n	8000db8 <LCD_MspInit+0x70>
  {
    while (1);
 8000db6:	e7fe      	b.n	8000db6 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000db8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dbc:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000dbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8000dc6:	f107 0320 	add.w	r3, r7, #32
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f004 fbe0 	bl	8005590 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd0:	4a3c      	ldr	r2, [pc, #240]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000dd2:	4b3c      	ldr	r3, [pc, #240]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd6:	f043 0301 	orr.w	r3, r3, #1
 8000dda:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ddc:	4b39      	ldr	r3, [pc, #228]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000dde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000de0:	f003 0301 	and.w	r3, r3, #1
 8000de4:	61bb      	str	r3, [r7, #24]
 8000de6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000de8:	4a36      	ldr	r2, [pc, #216]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000dea:	4b36      	ldr	r3, [pc, #216]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dee:	f043 0302 	orr.w	r3, r3, #2
 8000df2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000df4:	4b33      	ldr	r3, [pc, #204]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000df8:	f003 0302 	and.w	r3, r3, #2
 8000dfc:	617b      	str	r3, [r7, #20]
 8000dfe:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e00:	4a30      	ldr	r2, [pc, #192]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000e02:	4b30      	ldr	r3, [pc, #192]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e06:	f043 0304 	orr.w	r3, r3, #4
 8000e0a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e0c:	4b2d      	ldr	r3, [pc, #180]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e10:	f003 0304 	and.w	r3, r3, #4
 8000e14:	613b      	str	r3, [r7, #16]
 8000e16:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e18:	4a2a      	ldr	r2, [pc, #168]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000e1a:	4b2a      	ldr	r3, [pc, #168]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e1e:	f043 0308 	orr.w	r3, r3, #8
 8000e22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e24:	4b27      	ldr	r3, [pc, #156]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e28:	f003 0308 	and.w	r3, r3, #8
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8000e30:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000e34:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e44:	2303      	movs	r3, #3
 8000e46:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8000e4a:	230b      	movs	r3, #11
 8000e4c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8000e50:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000e54:	4619      	mov	r1, r3
 8000e56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e5a:	f001 fbb1 	bl	80025c0 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8000e5e:	f24f 2333 	movw	r3, #62003	; 0xf233
 8000e62:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8000e66:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4816      	ldr	r0, [pc, #88]	; (8000ec8 <LCD_MspInit+0x180>)
 8000e6e:	f001 fba7 	bl	80025c0 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8000e72:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8000e76:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8000e7a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000e7e:	4619      	mov	r1, r3
 8000e80:	4812      	ldr	r0, [pc, #72]	; (8000ecc <LCD_MspInit+0x184>)
 8000e82:	f001 fb9d 	bl	80025c0 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8000e86:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000e8a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8000e8e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000e92:	4619      	mov	r1, r3
 8000e94:	480e      	ldr	r0, [pc, #56]	; (8000ed0 <LCD_MspInit+0x188>)
 8000e96:	f001 fb93 	bl	80025c0 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8000e9a:	2002      	movs	r0, #2
 8000e9c:	f000 ffb4 	bl	8001e08 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8000ea0:	4a08      	ldr	r2, [pc, #32]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000ea2:	4b08      	ldr	r3, [pc, #32]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ea6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000eaa:	6593      	str	r3, [r2, #88]	; 0x58
 8000eac:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <LCD_MspInit+0x17c>)
 8000eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eb0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000eb4:	60bb      	str	r3, [r7, #8]
 8000eb6:	68bb      	ldr	r3, [r7, #8]
}
 8000eb8:	bf00      	nop
 8000eba:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	48000400 	.word	0x48000400
 8000ecc:	48000800 	.word	0x48000800
 8000ed0:	48000c00 	.word	0x48000c00

08000ed4 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	70fb      	strb	r3, [r7, #3]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	737b      	strb	r3, [r7, #13]
 8000eec:	2300      	movs	r3, #0
 8000eee:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2b2f      	cmp	r3, #47	; 0x2f
 8000ef6:	d04d      	beq.n	8000f94 <Convert+0xc0>
 8000ef8:	2b2f      	cmp	r3, #47	; 0x2f
 8000efa:	dc11      	bgt.n	8000f20 <Convert+0x4c>
 8000efc:	2b29      	cmp	r3, #41	; 0x29
 8000efe:	d02e      	beq.n	8000f5e <Convert+0x8a>
 8000f00:	2b29      	cmp	r3, #41	; 0x29
 8000f02:	dc06      	bgt.n	8000f12 <Convert+0x3e>
 8000f04:	2b25      	cmp	r3, #37	; 0x25
 8000f06:	d04c      	beq.n	8000fa2 <Convert+0xce>
 8000f08:	2b28      	cmp	r3, #40	; 0x28
 8000f0a:	d025      	beq.n	8000f58 <Convert+0x84>
 8000f0c:	2b20      	cmp	r3, #32
 8000f0e:	d01c      	beq.n	8000f4a <Convert+0x76>
 8000f10:	e057      	b.n	8000fc2 <Convert+0xee>
 8000f12:	2b2b      	cmp	r3, #43	; 0x2b
 8000f14:	d03a      	beq.n	8000f8c <Convert+0xb8>
 8000f16:	2b2b      	cmp	r3, #43	; 0x2b
 8000f18:	db1a      	blt.n	8000f50 <Convert+0x7c>
 8000f1a:	2b2d      	cmp	r3, #45	; 0x2d
 8000f1c:	d032      	beq.n	8000f84 <Convert+0xb0>
 8000f1e:	e050      	b.n	8000fc2 <Convert+0xee>
 8000f20:	2b6d      	cmp	r3, #109	; 0x6d
 8000f22:	d023      	beq.n	8000f6c <Convert+0x98>
 8000f24:	2b6d      	cmp	r3, #109	; 0x6d
 8000f26:	dc04      	bgt.n	8000f32 <Convert+0x5e>
 8000f28:	2b39      	cmp	r3, #57	; 0x39
 8000f2a:	dd42      	ble.n	8000fb2 <Convert+0xde>
 8000f2c:	2b64      	cmp	r3, #100	; 0x64
 8000f2e:	d019      	beq.n	8000f64 <Convert+0x90>
 8000f30:	e047      	b.n	8000fc2 <Convert+0xee>
 8000f32:	2bb0      	cmp	r3, #176	; 0xb0
 8000f34:	d031      	beq.n	8000f9a <Convert+0xc6>
 8000f36:	2bb0      	cmp	r3, #176	; 0xb0
 8000f38:	dc02      	bgt.n	8000f40 <Convert+0x6c>
 8000f3a:	2b6e      	cmp	r3, #110	; 0x6e
 8000f3c:	d01a      	beq.n	8000f74 <Convert+0xa0>
 8000f3e:	e040      	b.n	8000fc2 <Convert+0xee>
 8000f40:	2bb5      	cmp	r3, #181	; 0xb5
 8000f42:	d01b      	beq.n	8000f7c <Convert+0xa8>
 8000f44:	2bff      	cmp	r3, #255	; 0xff
 8000f46:	d030      	beq.n	8000faa <Convert+0xd6>
 8000f48:	e03b      	b.n	8000fc2 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	81fb      	strh	r3, [r7, #14]
      break;
 8000f4e:	e057      	b.n	8001000 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8000f50:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8000f54:	81fb      	strh	r3, [r7, #14]
      break;
 8000f56:	e053      	b.n	8001000 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8000f58:	2328      	movs	r3, #40	; 0x28
 8000f5a:	81fb      	strh	r3, [r7, #14]
      break;
 8000f5c:	e050      	b.n	8001000 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8000f5e:	2311      	movs	r3, #17
 8000f60:	81fb      	strh	r3, [r7, #14]
      break;
 8000f62:	e04d      	b.n	8001000 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8000f64:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8000f68:	81fb      	strh	r3, [r7, #14]
      break;
 8000f6a:	e049      	b.n	8001000 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8000f6c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8000f70:	81fb      	strh	r3, [r7, #14]
      break;
 8000f72:	e045      	b.n	8001000 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8000f74:	f242 2310 	movw	r3, #8720	; 0x2210
 8000f78:	81fb      	strh	r3, [r7, #14]
      break;
 8000f7a:	e041      	b.n	8001000 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8000f7c:	f246 0384 	movw	r3, #24708	; 0x6084
 8000f80:	81fb      	strh	r3, [r7, #14]
      break;
 8000f82:	e03d      	b.n	8001000 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8000f84:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000f88:	81fb      	strh	r3, [r7, #14]
      break;
 8000f8a:	e039      	b.n	8001000 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8000f8c:	f24a 0314 	movw	r3, #40980	; 0xa014
 8000f90:	81fb      	strh	r3, [r7, #14]
      break;
 8000f92:	e035      	b.n	8001000 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8000f94:	23c0      	movs	r3, #192	; 0xc0
 8000f96:	81fb      	strh	r3, [r7, #14]
      break;
 8000f98:	e032      	b.n	8001000 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 8000f9a:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8000f9e:	81fb      	strh	r3, [r7, #14]
      break;
 8000fa0:	e02e      	b.n	8001000 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8000fa2:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8000fa6:	81fb      	strh	r3, [r7, #14]
      break;
 8000fa8:	e02a      	b.n	8001000 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8000faa:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8000fae:	81fb      	strh	r3, [r7, #14]
      break ;
 8000fb0:	e026      	b.n	8001000 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	3b30      	subs	r3, #48	; 0x30
 8000fb8:	4a27      	ldr	r2, [pc, #156]	; (8001058 <Convert+0x184>)
 8000fba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fbe:	81fb      	strh	r3, [r7, #14]
      break;
 8000fc0:	e01e      	b.n	8001000 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	2b5a      	cmp	r3, #90	; 0x5a
 8000fc8:	d80a      	bhi.n	8000fe0 <Convert+0x10c>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b40      	cmp	r3, #64	; 0x40
 8000fd0:	d906      	bls.n	8000fe0 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	3b41      	subs	r3, #65	; 0x41
 8000fd8:	4a20      	ldr	r2, [pc, #128]	; (800105c <Convert+0x188>)
 8000fda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fde:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b7a      	cmp	r3, #122	; 0x7a
 8000fe6:	d80a      	bhi.n	8000ffe <Convert+0x12a>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	2b60      	cmp	r3, #96	; 0x60
 8000fee:	d906      	bls.n	8000ffe <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	3b61      	subs	r3, #97	; 0x61
 8000ff6:	4a19      	ldr	r2, [pc, #100]	; (800105c <Convert+0x188>)
 8000ff8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ffc:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8000ffe:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8001000:	78fb      	ldrb	r3, [r7, #3]
 8001002:	2b01      	cmp	r3, #1
 8001004:	d103      	bne.n	800100e <Convert+0x13a>
  {
    ch |= 0x0002;
 8001006:	89fb      	ldrh	r3, [r7, #14]
 8001008:	f043 0302 	orr.w	r3, r3, #2
 800100c:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 800100e:	78bb      	ldrb	r3, [r7, #2]
 8001010:	2b01      	cmp	r3, #1
 8001012:	d103      	bne.n	800101c <Convert+0x148>
  {
    ch |= 0x0020;
 8001014:	89fb      	ldrh	r3, [r7, #14]
 8001016:	f043 0320 	orr.w	r3, r3, #32
 800101a:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800101c:	230c      	movs	r3, #12
 800101e:	737b      	strb	r3, [r7, #13]
 8001020:	2300      	movs	r3, #0
 8001022:	733b      	strb	r3, [r7, #12]
 8001024:	e00f      	b.n	8001046 <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8001026:	7b3b      	ldrb	r3, [r7, #12]
 8001028:	89f9      	ldrh	r1, [r7, #14]
 800102a:	7b7a      	ldrb	r2, [r7, #13]
 800102c:	fa41 f202 	asr.w	r2, r1, r2
 8001030:	f002 020f 	and.w	r2, r2, #15
 8001034:	490a      	ldr	r1, [pc, #40]	; (8001060 <Convert+0x18c>)
 8001036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800103a:	7b7b      	ldrb	r3, [r7, #13]
 800103c:	3b04      	subs	r3, #4
 800103e:	737b      	strb	r3, [r7, #13]
 8001040:	7b3b      	ldrb	r3, [r7, #12]
 8001042:	3301      	adds	r3, #1
 8001044:	733b      	strb	r3, [r7, #12]
 8001046:	7b3b      	ldrb	r3, [r7, #12]
 8001048:	2b03      	cmp	r3, #3
 800104a:	d9ec      	bls.n	8001026 <Convert+0x152>
  }
}
 800104c:	bf00      	nop
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	08007d54 	.word	0x08007d54
 800105c:	08007d20 	.word	0x08007d20
 8001060:	200000b0 	.word	0x200000b0

08001064 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	4608      	mov	r0, r1
 800106e:	4611      	mov	r1, r2
 8001070:	461a      	mov	r2, r3
 8001072:	4603      	mov	r3, r0
 8001074:	70fb      	strb	r3, [r7, #3]
 8001076:	460b      	mov	r3, r1
 8001078:	70bb      	strb	r3, [r7, #2]
 800107a:	4613      	mov	r3, r2
 800107c:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8001082:	78ba      	ldrb	r2, [r7, #2]
 8001084:	78fb      	ldrb	r3, [r7, #3]
 8001086:	4619      	mov	r1, r3
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff ff23 	bl	8000ed4 <Convert>

  switch (Position)
 800108e:	787b      	ldrb	r3, [r7, #1]
 8001090:	2b05      	cmp	r3, #5
 8001092:	f200 835b 	bhi.w	800174c <WriteChar+0x6e8>
 8001096:	a201      	add	r2, pc, #4	; (adr r2, 800109c <WriteChar+0x38>)
 8001098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800109c:	080010b5 	.word	0x080010b5
 80010a0:	080011af 	.word	0x080011af
 80010a4:	080012c9 	.word	0x080012c9
 80010a8:	080013cb 	.word	0x080013cb
 80010ac:	080014f9 	.word	0x080014f9
 80010b0:	08001643 	.word	0x08001643
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80010b4:	4b80      	ldr	r3, [pc, #512]	; (80012b8 <WriteChar+0x254>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	011b      	lsls	r3, r3, #4
 80010ba:	f003 0210 	and.w	r2, r3, #16
 80010be:	4b7e      	ldr	r3, [pc, #504]	; (80012b8 <WriteChar+0x254>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	085b      	lsrs	r3, r3, #1
 80010c4:	05db      	lsls	r3, r3, #23
 80010c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80010ca:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80010cc:	4b7a      	ldr	r3, [pc, #488]	; (80012b8 <WriteChar+0x254>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	089b      	lsrs	r3, r3, #2
 80010d2:	059b      	lsls	r3, r3, #22
 80010d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010d8:	431a      	orrs	r2, r3
 80010da:	4b77      	ldr	r3, [pc, #476]	; (80012b8 <WriteChar+0x254>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80010e2:	4313      	orrs	r3, r2
 80010e4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	4a74      	ldr	r2, [pc, #464]	; (80012bc <WriteChar+0x258>)
 80010ea:	2100      	movs	r1, #0
 80010ec:	4874      	ldr	r0, [pc, #464]	; (80012c0 <WriteChar+0x25c>)
 80010ee:	f002 fb2f 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80010f2:	4b71      	ldr	r3, [pc, #452]	; (80012b8 <WriteChar+0x254>)
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	011b      	lsls	r3, r3, #4
 80010f8:	f003 0210 	and.w	r2, r3, #16
 80010fc:	4b6e      	ldr	r3, [pc, #440]	; (80012b8 <WriteChar+0x254>)
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	085b      	lsrs	r3, r3, #1
 8001102:	05db      	lsls	r3, r3, #23
 8001104:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001108:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800110a:	4b6b      	ldr	r3, [pc, #428]	; (80012b8 <WriteChar+0x254>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	089b      	lsrs	r3, r3, #2
 8001110:	059b      	lsls	r3, r3, #22
 8001112:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001116:	431a      	orrs	r2, r3
 8001118:	4b67      	ldr	r3, [pc, #412]	; (80012b8 <WriteChar+0x254>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001120:	4313      	orrs	r3, r2
 8001122:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	4a65      	ldr	r2, [pc, #404]	; (80012bc <WriteChar+0x258>)
 8001128:	2102      	movs	r1, #2
 800112a:	4865      	ldr	r0, [pc, #404]	; (80012c0 <WriteChar+0x25c>)
 800112c:	f002 fb10 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8001130:	4b61      	ldr	r3, [pc, #388]	; (80012b8 <WriteChar+0x254>)
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	011b      	lsls	r3, r3, #4
 8001136:	f003 0210 	and.w	r2, r3, #16
 800113a:	4b5f      	ldr	r3, [pc, #380]	; (80012b8 <WriteChar+0x254>)
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	085b      	lsrs	r3, r3, #1
 8001140:	05db      	lsls	r3, r3, #23
 8001142:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001146:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001148:	4b5b      	ldr	r3, [pc, #364]	; (80012b8 <WriteChar+0x254>)
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	089b      	lsrs	r3, r3, #2
 800114e:	059b      	lsls	r3, r3, #22
 8001150:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001154:	431a      	orrs	r2, r3
 8001156:	4b58      	ldr	r3, [pc, #352]	; (80012b8 <WriteChar+0x254>)
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800115e:	4313      	orrs	r3, r2
 8001160:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	4a55      	ldr	r2, [pc, #340]	; (80012bc <WriteChar+0x258>)
 8001166:	2104      	movs	r1, #4
 8001168:	4855      	ldr	r0, [pc, #340]	; (80012c0 <WriteChar+0x25c>)
 800116a:	f002 faf1 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800116e:	4b52      	ldr	r3, [pc, #328]	; (80012b8 <WriteChar+0x254>)
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	011b      	lsls	r3, r3, #4
 8001174:	f003 0210 	and.w	r2, r3, #16
 8001178:	4b4f      	ldr	r3, [pc, #316]	; (80012b8 <WriteChar+0x254>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	085b      	lsrs	r3, r3, #1
 800117e:	05db      	lsls	r3, r3, #23
 8001180:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001184:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001186:	4b4c      	ldr	r3, [pc, #304]	; (80012b8 <WriteChar+0x254>)
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	089b      	lsrs	r3, r3, #2
 800118c:	059b      	lsls	r3, r3, #22
 800118e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001192:	431a      	orrs	r2, r3
 8001194:	4b48      	ldr	r3, [pc, #288]	; (80012b8 <WriteChar+0x254>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800119c:	4313      	orrs	r3, r2
 800119e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	4a46      	ldr	r2, [pc, #280]	; (80012bc <WriteChar+0x258>)
 80011a4:	2106      	movs	r1, #6
 80011a6:	4846      	ldr	r0, [pc, #280]	; (80012c0 <WriteChar+0x25c>)
 80011a8:	f002 fad2 	bl	8003750 <HAL_LCD_Write>
      break;
 80011ac:	e2cf      	b.n	800174e <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011ae:	4b42      	ldr	r3, [pc, #264]	; (80012b8 <WriteChar+0x254>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	019b      	lsls	r3, r3, #6
 80011b4:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80011b8:	4b3f      	ldr	r3, [pc, #252]	; (80012b8 <WriteChar+0x254>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	085b      	lsrs	r3, r3, #1
 80011be:	035b      	lsls	r3, r3, #13
 80011c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011c4:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80011c6:	4b3c      	ldr	r3, [pc, #240]	; (80012b8 <WriteChar+0x254>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	089b      	lsrs	r3, r3, #2
 80011cc:	031b      	lsls	r3, r3, #12
 80011ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011d2:	431a      	orrs	r2, r3
 80011d4:	4b38      	ldr	r3, [pc, #224]	; (80012b8 <WriteChar+0x254>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	08db      	lsrs	r3, r3, #3
 80011da:	015b      	lsls	r3, r3, #5
 80011dc:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011e0:	4313      	orrs	r3, r2
 80011e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	4a37      	ldr	r2, [pc, #220]	; (80012c4 <WriteChar+0x260>)
 80011e8:	2100      	movs	r1, #0
 80011ea:	4835      	ldr	r0, [pc, #212]	; (80012c0 <WriteChar+0x25c>)
 80011ec:	f002 fab0 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80011f0:	4b31      	ldr	r3, [pc, #196]	; (80012b8 <WriteChar+0x254>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	019b      	lsls	r3, r3, #6
 80011f6:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80011fa:	4b2f      	ldr	r3, [pc, #188]	; (80012b8 <WriteChar+0x254>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	085b      	lsrs	r3, r3, #1
 8001200:	035b      	lsls	r3, r3, #13
 8001202:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001206:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001208:	4b2b      	ldr	r3, [pc, #172]	; (80012b8 <WriteChar+0x254>)
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	089b      	lsrs	r3, r3, #2
 800120e:	031b      	lsls	r3, r3, #12
 8001210:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001214:	431a      	orrs	r2, r3
 8001216:	4b28      	ldr	r3, [pc, #160]	; (80012b8 <WriteChar+0x254>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	08db      	lsrs	r3, r3, #3
 800121c:	015b      	lsls	r3, r3, #5
 800121e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001222:	4313      	orrs	r3, r2
 8001224:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	4a26      	ldr	r2, [pc, #152]	; (80012c4 <WriteChar+0x260>)
 800122a:	2102      	movs	r1, #2
 800122c:	4824      	ldr	r0, [pc, #144]	; (80012c0 <WriteChar+0x25c>)
 800122e:	f002 fa8f 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001232:	4b21      	ldr	r3, [pc, #132]	; (80012b8 <WriteChar+0x254>)
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	019b      	lsls	r3, r3, #6
 8001238:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800123c:	4b1e      	ldr	r3, [pc, #120]	; (80012b8 <WriteChar+0x254>)
 800123e:	689b      	ldr	r3, [r3, #8]
 8001240:	085b      	lsrs	r3, r3, #1
 8001242:	035b      	lsls	r3, r3, #13
 8001244:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001248:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800124a:	4b1b      	ldr	r3, [pc, #108]	; (80012b8 <WriteChar+0x254>)
 800124c:	689b      	ldr	r3, [r3, #8]
 800124e:	089b      	lsrs	r3, r3, #2
 8001250:	031b      	lsls	r3, r3, #12
 8001252:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001256:	431a      	orrs	r2, r3
 8001258:	4b17      	ldr	r3, [pc, #92]	; (80012b8 <WriteChar+0x254>)
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	08db      	lsrs	r3, r3, #3
 800125e:	015b      	lsls	r3, r3, #5
 8001260:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001264:	4313      	orrs	r3, r2
 8001266:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	4a16      	ldr	r2, [pc, #88]	; (80012c4 <WriteChar+0x260>)
 800126c:	2104      	movs	r1, #4
 800126e:	4814      	ldr	r0, [pc, #80]	; (80012c0 <WriteChar+0x25c>)
 8001270:	f002 fa6e 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001274:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <WriteChar+0x254>)
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	019b      	lsls	r3, r3, #6
 800127a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <WriteChar+0x254>)
 8001280:	68db      	ldr	r3, [r3, #12]
 8001282:	085b      	lsrs	r3, r3, #1
 8001284:	035b      	lsls	r3, r3, #13
 8001286:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800128a:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800128c:	4b0a      	ldr	r3, [pc, #40]	; (80012b8 <WriteChar+0x254>)
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	089b      	lsrs	r3, r3, #2
 8001292:	031b      	lsls	r3, r3, #12
 8001294:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001298:	431a      	orrs	r2, r3
 800129a:	4b07      	ldr	r3, [pc, #28]	; (80012b8 <WriteChar+0x254>)
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	08db      	lsrs	r3, r3, #3
 80012a0:	015b      	lsls	r3, r3, #5
 80012a2:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80012a6:	4313      	orrs	r3, r2
 80012a8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	4a05      	ldr	r2, [pc, #20]	; (80012c4 <WriteChar+0x260>)
 80012ae:	2106      	movs	r1, #6
 80012b0:	4803      	ldr	r0, [pc, #12]	; (80012c0 <WriteChar+0x25c>)
 80012b2:	f002 fa4d 	bl	8003750 <HAL_LCD_Write>
      break;
 80012b6:	e24a      	b.n	800174e <WriteChar+0x6ea>
 80012b8:	200000b0 	.word	0x200000b0
 80012bc:	ff3fffe7 	.word	0xff3fffe7
 80012c0:	200000c0 	.word	0x200000c0
 80012c4:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80012c8:	4b88      	ldr	r3, [pc, #544]	; (80014ec <WriteChar+0x488>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	03db      	lsls	r3, r3, #15
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	4b86      	ldr	r3, [pc, #536]	; (80014ec <WriteChar+0x488>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	085b      	lsrs	r3, r3, #1
 80012d6:	075b      	lsls	r3, r3, #29
 80012d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80012dc:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80012de:	4b83      	ldr	r3, [pc, #524]	; (80014ec <WriteChar+0x488>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	089b      	lsrs	r3, r3, #2
 80012e4:	071b      	lsls	r3, r3, #28
 80012e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ea:	431a      	orrs	r2, r3
 80012ec:	4b7f      	ldr	r3, [pc, #508]	; (80014ec <WriteChar+0x488>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	08db      	lsrs	r3, r3, #3
 80012f2:	039b      	lsls	r3, r3, #14
 80012f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80012f8:	4313      	orrs	r3, r2
 80012fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4a7c      	ldr	r2, [pc, #496]	; (80014f0 <WriteChar+0x48c>)
 8001300:	2100      	movs	r1, #0
 8001302:	487c      	ldr	r0, [pc, #496]	; (80014f4 <WriteChar+0x490>)
 8001304:	f002 fa24 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001308:	4b78      	ldr	r3, [pc, #480]	; (80014ec <WriteChar+0x488>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	03db      	lsls	r3, r3, #15
 800130e:	b29a      	uxth	r2, r3
 8001310:	4b76      	ldr	r3, [pc, #472]	; (80014ec <WriteChar+0x488>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	085b      	lsrs	r3, r3, #1
 8001316:	075b      	lsls	r3, r3, #29
 8001318:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800131c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800131e:	4b73      	ldr	r3, [pc, #460]	; (80014ec <WriteChar+0x488>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	089b      	lsrs	r3, r3, #2
 8001324:	071b      	lsls	r3, r3, #28
 8001326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132a:	431a      	orrs	r2, r3
 800132c:	4b6f      	ldr	r3, [pc, #444]	; (80014ec <WriteChar+0x488>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	08db      	lsrs	r3, r3, #3
 8001332:	039b      	lsls	r3, r3, #14
 8001334:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001338:	4313      	orrs	r3, r2
 800133a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	4a6c      	ldr	r2, [pc, #432]	; (80014f0 <WriteChar+0x48c>)
 8001340:	2102      	movs	r1, #2
 8001342:	486c      	ldr	r0, [pc, #432]	; (80014f4 <WriteChar+0x490>)
 8001344:	f002 fa04 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001348:	4b68      	ldr	r3, [pc, #416]	; (80014ec <WriteChar+0x488>)
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	03db      	lsls	r3, r3, #15
 800134e:	b29a      	uxth	r2, r3
 8001350:	4b66      	ldr	r3, [pc, #408]	; (80014ec <WriteChar+0x488>)
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	085b      	lsrs	r3, r3, #1
 8001356:	075b      	lsls	r3, r3, #29
 8001358:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800135c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800135e:	4b63      	ldr	r3, [pc, #396]	; (80014ec <WriteChar+0x488>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	089b      	lsrs	r3, r3, #2
 8001364:	071b      	lsls	r3, r3, #28
 8001366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136a:	431a      	orrs	r2, r3
 800136c:	4b5f      	ldr	r3, [pc, #380]	; (80014ec <WriteChar+0x488>)
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	08db      	lsrs	r3, r3, #3
 8001372:	039b      	lsls	r3, r3, #14
 8001374:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001378:	4313      	orrs	r3, r2
 800137a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	4a5c      	ldr	r2, [pc, #368]	; (80014f0 <WriteChar+0x48c>)
 8001380:	2104      	movs	r1, #4
 8001382:	485c      	ldr	r0, [pc, #368]	; (80014f4 <WriteChar+0x490>)
 8001384:	f002 f9e4 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001388:	4b58      	ldr	r3, [pc, #352]	; (80014ec <WriteChar+0x488>)
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	03db      	lsls	r3, r3, #15
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b56      	ldr	r3, [pc, #344]	; (80014ec <WriteChar+0x488>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	085b      	lsrs	r3, r3, #1
 8001396:	075b      	lsls	r3, r3, #29
 8001398:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800139c:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800139e:	4b53      	ldr	r3, [pc, #332]	; (80014ec <WriteChar+0x488>)
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	089b      	lsrs	r3, r3, #2
 80013a4:	071b      	lsls	r3, r3, #28
 80013a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013aa:	431a      	orrs	r2, r3
 80013ac:	4b4f      	ldr	r3, [pc, #316]	; (80014ec <WriteChar+0x488>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	08db      	lsrs	r3, r3, #3
 80013b2:	039b      	lsls	r3, r3, #14
 80013b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80013b8:	4313      	orrs	r3, r2
 80013ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	4a4c      	ldr	r2, [pc, #304]	; (80014f0 <WriteChar+0x48c>)
 80013c0:	2106      	movs	r1, #6
 80013c2:	484c      	ldr	r0, [pc, #304]	; (80014f4 <WriteChar+0x490>)
 80013c4:	f002 f9c4 	bl	8003750 <HAL_LCD_Write>
      break;
 80013c8:	e1c1      	b.n	800174e <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80013ca:	4b48      	ldr	r3, [pc, #288]	; (80014ec <WriteChar+0x488>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	07da      	lsls	r2, r3, #31
 80013d0:	4b46      	ldr	r3, [pc, #280]	; (80014ec <WriteChar+0x488>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	08db      	lsrs	r3, r3, #3
 80013d6:	079b      	lsls	r3, r3, #30
 80013d8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80013dc:	4313      	orrs	r3, r2
 80013de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80013e6:	2100      	movs	r1, #0
 80013e8:	4842      	ldr	r0, [pc, #264]	; (80014f4 <WriteChar+0x490>)
 80013ea:	f002 f9b1 	bl	8003750 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80013ee:	4b3f      	ldr	r3, [pc, #252]	; (80014ec <WriteChar+0x488>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0202 	and.w	r2, r3, #2
 80013f6:	4b3d      	ldr	r3, [pc, #244]	; (80014ec <WriteChar+0x488>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	089b      	lsrs	r3, r3, #2
 80013fc:	f003 0301 	and.w	r3, r3, #1
 8001400:	4313      	orrs	r3, r2
 8001402:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f06f 0203 	mvn.w	r2, #3
 800140a:	2101      	movs	r1, #1
 800140c:	4839      	ldr	r0, [pc, #228]	; (80014f4 <WriteChar+0x490>)
 800140e:	f002 f99f 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001412:	4b36      	ldr	r3, [pc, #216]	; (80014ec <WriteChar+0x488>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	07da      	lsls	r2, r3, #31
 8001418:	4b34      	ldr	r3, [pc, #208]	; (80014ec <WriteChar+0x488>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	08db      	lsrs	r3, r3, #3
 800141e:	079b      	lsls	r3, r3, #30
 8001420:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001424:	4313      	orrs	r3, r2
 8001426:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800142e:	2102      	movs	r1, #2
 8001430:	4830      	ldr	r0, [pc, #192]	; (80014f4 <WriteChar+0x490>)
 8001432:	f002 f98d 	bl	8003750 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001436:	4b2d      	ldr	r3, [pc, #180]	; (80014ec <WriteChar+0x488>)
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f003 0202 	and.w	r2, r3, #2
 800143e:	4b2b      	ldr	r3, [pc, #172]	; (80014ec <WriteChar+0x488>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	089b      	lsrs	r3, r3, #2
 8001444:	f003 0301 	and.w	r3, r3, #1
 8001448:	4313      	orrs	r3, r2
 800144a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	f06f 0203 	mvn.w	r2, #3
 8001452:	2103      	movs	r1, #3
 8001454:	4827      	ldr	r0, [pc, #156]	; (80014f4 <WriteChar+0x490>)
 8001456:	f002 f97b 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800145a:	4b24      	ldr	r3, [pc, #144]	; (80014ec <WriteChar+0x488>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	07da      	lsls	r2, r3, #31
 8001460:	4b22      	ldr	r3, [pc, #136]	; (80014ec <WriteChar+0x488>)
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	08db      	lsrs	r3, r3, #3
 8001466:	079b      	lsls	r3, r3, #30
 8001468:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800146c:	4313      	orrs	r3, r2
 800146e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001476:	2104      	movs	r1, #4
 8001478:	481e      	ldr	r0, [pc, #120]	; (80014f4 <WriteChar+0x490>)
 800147a:	f002 f969 	bl	8003750 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800147e:	4b1b      	ldr	r3, [pc, #108]	; (80014ec <WriteChar+0x488>)
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	f003 0202 	and.w	r2, r3, #2
 8001486:	4b19      	ldr	r3, [pc, #100]	; (80014ec <WriteChar+0x488>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	089b      	lsrs	r3, r3, #2
 800148c:	f003 0301 	and.w	r3, r3, #1
 8001490:	4313      	orrs	r3, r2
 8001492:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f06f 0203 	mvn.w	r2, #3
 800149a:	2105      	movs	r1, #5
 800149c:	4815      	ldr	r0, [pc, #84]	; (80014f4 <WriteChar+0x490>)
 800149e:	f002 f957 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80014a2:	4b12      	ldr	r3, [pc, #72]	; (80014ec <WriteChar+0x488>)
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	07da      	lsls	r2, r3, #31
 80014a8:	4b10      	ldr	r3, [pc, #64]	; (80014ec <WriteChar+0x488>)
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	08db      	lsrs	r3, r3, #3
 80014ae:	079b      	lsls	r3, r3, #30
 80014b0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80014b4:	4313      	orrs	r3, r2
 80014b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80014be:	2106      	movs	r1, #6
 80014c0:	480c      	ldr	r0, [pc, #48]	; (80014f4 <WriteChar+0x490>)
 80014c2:	f002 f945 	bl	8003750 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80014c6:	4b09      	ldr	r3, [pc, #36]	; (80014ec <WriteChar+0x488>)
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	f003 0202 	and.w	r2, r3, #2
 80014ce:	4b07      	ldr	r3, [pc, #28]	; (80014ec <WriteChar+0x488>)
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	089b      	lsrs	r3, r3, #2
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	4313      	orrs	r3, r2
 80014da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	f06f 0203 	mvn.w	r2, #3
 80014e2:	2107      	movs	r1, #7
 80014e4:	4803      	ldr	r0, [pc, #12]	; (80014f4 <WriteChar+0x490>)
 80014e6:	f002 f933 	bl	8003750 <HAL_LCD_Write>
      break;
 80014ea:	e130      	b.n	800174e <WriteChar+0x6ea>
 80014ec:	200000b0 	.word	0x200000b0
 80014f0:	cfff3fff 	.word	0xcfff3fff
 80014f4:	200000c0 	.word	0x200000c0

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80014f8:	4b97      	ldr	r3, [pc, #604]	; (8001758 <WriteChar+0x6f4>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	085b      	lsrs	r3, r3, #1
 80014fe:	065b      	lsls	r3, r3, #25
 8001500:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001504:	4b94      	ldr	r3, [pc, #592]	; (8001758 <WriteChar+0x6f4>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	089b      	lsrs	r3, r3, #2
 800150a:	061b      	lsls	r3, r3, #24
 800150c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001510:	4313      	orrs	r3, r2
 8001512:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800151a:	2100      	movs	r1, #0
 800151c:	488f      	ldr	r0, [pc, #572]	; (800175c <WriteChar+0x6f8>)
 800151e:	f002 f917 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001522:	4b8d      	ldr	r3, [pc, #564]	; (8001758 <WriteChar+0x6f4>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	00db      	lsls	r3, r3, #3
 8001528:	f003 0208 	and.w	r2, r3, #8
 800152c:	4b8a      	ldr	r3, [pc, #552]	; (8001758 <WriteChar+0x6f4>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	08db      	lsrs	r3, r3, #3
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	f003 0304 	and.w	r3, r3, #4
 8001538:	4313      	orrs	r3, r2
 800153a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f06f 020c 	mvn.w	r2, #12
 8001542:	2101      	movs	r1, #1
 8001544:	4885      	ldr	r0, [pc, #532]	; (800175c <WriteChar+0x6f8>)
 8001546:	f002 f903 	bl	8003750 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800154a:	4b83      	ldr	r3, [pc, #524]	; (8001758 <WriteChar+0x6f4>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	085b      	lsrs	r3, r3, #1
 8001550:	065b      	lsls	r3, r3, #25
 8001552:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001556:	4b80      	ldr	r3, [pc, #512]	; (8001758 <WriteChar+0x6f4>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	089b      	lsrs	r3, r3, #2
 800155c:	061b      	lsls	r3, r3, #24
 800155e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001562:	4313      	orrs	r3, r2
 8001564:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800156c:	2102      	movs	r1, #2
 800156e:	487b      	ldr	r0, [pc, #492]	; (800175c <WriteChar+0x6f8>)
 8001570:	f002 f8ee 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001574:	4b78      	ldr	r3, [pc, #480]	; (8001758 <WriteChar+0x6f4>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	00db      	lsls	r3, r3, #3
 800157a:	f003 0208 	and.w	r2, r3, #8
 800157e:	4b76      	ldr	r3, [pc, #472]	; (8001758 <WriteChar+0x6f4>)
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	08db      	lsrs	r3, r3, #3
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	f003 0304 	and.w	r3, r3, #4
 800158a:	4313      	orrs	r3, r2
 800158c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f06f 020c 	mvn.w	r2, #12
 8001594:	2103      	movs	r1, #3
 8001596:	4871      	ldr	r0, [pc, #452]	; (800175c <WriteChar+0x6f8>)
 8001598:	f002 f8da 	bl	8003750 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800159c:	4b6e      	ldr	r3, [pc, #440]	; (8001758 <WriteChar+0x6f4>)
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	085b      	lsrs	r3, r3, #1
 80015a2:	065b      	lsls	r3, r3, #25
 80015a4:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80015a8:	4b6b      	ldr	r3, [pc, #428]	; (8001758 <WriteChar+0x6f4>)
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	089b      	lsrs	r3, r3, #2
 80015ae:	061b      	lsls	r3, r3, #24
 80015b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80015b4:	4313      	orrs	r3, r2
 80015b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80015be:	2104      	movs	r1, #4
 80015c0:	4866      	ldr	r0, [pc, #408]	; (800175c <WriteChar+0x6f8>)
 80015c2:	f002 f8c5 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80015c6:	4b64      	ldr	r3, [pc, #400]	; (8001758 <WriteChar+0x6f4>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	f003 0208 	and.w	r2, r3, #8
 80015d0:	4b61      	ldr	r3, [pc, #388]	; (8001758 <WriteChar+0x6f4>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	08db      	lsrs	r3, r3, #3
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	f003 0304 	and.w	r3, r3, #4
 80015dc:	4313      	orrs	r3, r2
 80015de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f06f 020c 	mvn.w	r2, #12
 80015e6:	2105      	movs	r1, #5
 80015e8:	485c      	ldr	r0, [pc, #368]	; (800175c <WriteChar+0x6f8>)
 80015ea:	f002 f8b1 	bl	8003750 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80015ee:	4b5a      	ldr	r3, [pc, #360]	; (8001758 <WriteChar+0x6f4>)
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	085b      	lsrs	r3, r3, #1
 80015f4:	065b      	lsls	r3, r3, #25
 80015f6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80015fa:	4b57      	ldr	r3, [pc, #348]	; (8001758 <WriteChar+0x6f4>)
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	089b      	lsrs	r3, r3, #2
 8001600:	061b      	lsls	r3, r3, #24
 8001602:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001606:	4313      	orrs	r3, r2
 8001608:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001610:	2106      	movs	r1, #6
 8001612:	4852      	ldr	r0, [pc, #328]	; (800175c <WriteChar+0x6f8>)
 8001614:	f002 f89c 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001618:	4b4f      	ldr	r3, [pc, #316]	; (8001758 <WriteChar+0x6f4>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	00db      	lsls	r3, r3, #3
 800161e:	f003 0208 	and.w	r2, r3, #8
 8001622:	4b4d      	ldr	r3, [pc, #308]	; (8001758 <WriteChar+0x6f4>)
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	08db      	lsrs	r3, r3, #3
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	f003 0304 	and.w	r3, r3, #4
 800162e:	4313      	orrs	r3, r2
 8001630:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	f06f 020c 	mvn.w	r2, #12
 8001638:	2107      	movs	r1, #7
 800163a:	4848      	ldr	r0, [pc, #288]	; (800175c <WriteChar+0x6f8>)
 800163c:	f002 f888 	bl	8003750 <HAL_LCD_Write>
      break;
 8001640:	e085      	b.n	800174e <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001642:	4b45      	ldr	r3, [pc, #276]	; (8001758 <WriteChar+0x6f4>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	045b      	lsls	r3, r3, #17
 8001648:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800164c:	4b42      	ldr	r3, [pc, #264]	; (8001758 <WriteChar+0x6f4>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	085b      	lsrs	r3, r3, #1
 8001652:	021b      	lsls	r3, r3, #8
 8001654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001658:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800165a:	4b3f      	ldr	r3, [pc, #252]	; (8001758 <WriteChar+0x6f4>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	089b      	lsrs	r3, r3, #2
 8001660:	025b      	lsls	r3, r3, #9
 8001662:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001666:	431a      	orrs	r2, r3
 8001668:	4b3b      	ldr	r3, [pc, #236]	; (8001758 <WriteChar+0x6f4>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	08db      	lsrs	r3, r3, #3
 800166e:	069b      	lsls	r3, r3, #26
 8001670:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001674:	4313      	orrs	r3, r2
 8001676:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	4a39      	ldr	r2, [pc, #228]	; (8001760 <WriteChar+0x6fc>)
 800167c:	2100      	movs	r1, #0
 800167e:	4837      	ldr	r0, [pc, #220]	; (800175c <WriteChar+0x6f8>)
 8001680:	f002 f866 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001684:	4b34      	ldr	r3, [pc, #208]	; (8001758 <WriteChar+0x6f4>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	045b      	lsls	r3, r3, #17
 800168a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800168e:	4b32      	ldr	r3, [pc, #200]	; (8001758 <WriteChar+0x6f4>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	085b      	lsrs	r3, r3, #1
 8001694:	021b      	lsls	r3, r3, #8
 8001696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800169a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800169c:	4b2e      	ldr	r3, [pc, #184]	; (8001758 <WriteChar+0x6f4>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	089b      	lsrs	r3, r3, #2
 80016a2:	025b      	lsls	r3, r3, #9
 80016a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016a8:	431a      	orrs	r2, r3
 80016aa:	4b2b      	ldr	r3, [pc, #172]	; (8001758 <WriteChar+0x6f4>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	08db      	lsrs	r3, r3, #3
 80016b0:	069b      	lsls	r3, r3, #26
 80016b2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80016b6:	4313      	orrs	r3, r2
 80016b8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	4a28      	ldr	r2, [pc, #160]	; (8001760 <WriteChar+0x6fc>)
 80016be:	2102      	movs	r1, #2
 80016c0:	4826      	ldr	r0, [pc, #152]	; (800175c <WriteChar+0x6f8>)
 80016c2:	f002 f845 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80016c6:	4b24      	ldr	r3, [pc, #144]	; (8001758 <WriteChar+0x6f4>)
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	045b      	lsls	r3, r3, #17
 80016cc:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80016d0:	4b21      	ldr	r3, [pc, #132]	; (8001758 <WriteChar+0x6f4>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	085b      	lsrs	r3, r3, #1
 80016d6:	021b      	lsls	r3, r3, #8
 80016d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016dc:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80016de:	4b1e      	ldr	r3, [pc, #120]	; (8001758 <WriteChar+0x6f4>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	089b      	lsrs	r3, r3, #2
 80016e4:	025b      	lsls	r3, r3, #9
 80016e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016ea:	431a      	orrs	r2, r3
 80016ec:	4b1a      	ldr	r3, [pc, #104]	; (8001758 <WriteChar+0x6f4>)
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	08db      	lsrs	r3, r3, #3
 80016f2:	069b      	lsls	r3, r3, #26
 80016f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80016f8:	4313      	orrs	r3, r2
 80016fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	4a18      	ldr	r2, [pc, #96]	; (8001760 <WriteChar+0x6fc>)
 8001700:	2104      	movs	r1, #4
 8001702:	4816      	ldr	r0, [pc, #88]	; (800175c <WriteChar+0x6f8>)
 8001704:	f002 f824 	bl	8003750 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001708:	4b13      	ldr	r3, [pc, #76]	; (8001758 <WriteChar+0x6f4>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	045b      	lsls	r3, r3, #17
 800170e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8001712:	4b11      	ldr	r3, [pc, #68]	; (8001758 <WriteChar+0x6f4>)
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	085b      	lsrs	r3, r3, #1
 8001718:	021b      	lsls	r3, r3, #8
 800171a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800171e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001720:	4b0d      	ldr	r3, [pc, #52]	; (8001758 <WriteChar+0x6f4>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	089b      	lsrs	r3, r3, #2
 8001726:	025b      	lsls	r3, r3, #9
 8001728:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800172c:	431a      	orrs	r2, r3
 800172e:	4b0a      	ldr	r3, [pc, #40]	; (8001758 <WriteChar+0x6f4>)
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	08db      	lsrs	r3, r3, #3
 8001734:	069b      	lsls	r3, r3, #26
 8001736:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800173a:	4313      	orrs	r3, r2
 800173c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	4a07      	ldr	r2, [pc, #28]	; (8001760 <WriteChar+0x6fc>)
 8001742:	2106      	movs	r1, #6
 8001744:	4805      	ldr	r0, [pc, #20]	; (800175c <WriteChar+0x6f8>)
 8001746:	f002 f803 	bl	8003750 <HAL_LCD_Write>
      break;
 800174a:	e000      	b.n	800174e <WriteChar+0x6ea>

    default:
      break;
 800174c:	bf00      	nop
  }
}
 800174e:	bf00      	nop
 8001750:	3710      	adds	r7, #16
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200000b0 	.word	0x200000b0
 800175c:	200000c0 	.word	0x200000c0
 8001760:	fbfdfcff 	.word	0xfbfdfcff

08001764 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 800176a:	4b23      	ldr	r3, [pc, #140]	; (80017f8 <BSP_QSPI_Init+0x94>)
 800176c:	4a23      	ldr	r2, [pc, #140]	; (80017fc <BSP_QSPI_Init+0x98>)
 800176e:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8001770:	4821      	ldr	r0, [pc, #132]	; (80017f8 <BSP_QSPI_Init+0x94>)
 8001772:	f002 fa0d 	bl	8003b90 <HAL_QSPI_DeInit>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e037      	b.n	80017f0 <BSP_QSPI_Init+0x8c>
  }

  /* System level initialization */
  QSPI_MspInit();
 8001780:	f000 f972 	bl	8001a68 <QSPI_MspInit>

  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8001784:	4b1c      	ldr	r3, [pc, #112]	; (80017f8 <BSP_QSPI_Init+0x94>)
 8001786:	2201      	movs	r2, #1
 8001788:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 800178a:	4b1b      	ldr	r3, [pc, #108]	; (80017f8 <BSP_QSPI_Init+0x94>)
 800178c:	2204      	movs	r2, #4
 800178e:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_NONE;
 8001790:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <BSP_QSPI_Init+0x94>)
 8001792:	2200      	movs	r2, #0
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800179a:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	fa93 f3a3 	rbit	r3, r3
 80017a2:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80017a4:	683b      	ldr	r3, [r7, #0]
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 80017a6:	fab3 f383 	clz	r3, r3
 80017aa:	3b01      	subs	r3, #1
 80017ac:	461a      	mov	r2, r3
 80017ae:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <BSP_QSPI_Init+0x94>)
 80017b0:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80017b2:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <BSP_QSPI_Init+0x94>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 80017b8:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <BSP_QSPI_Init+0x94>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 80017be:	480e      	ldr	r0, [pc, #56]	; (80017f8 <BSP_QSPI_Init+0x94>)
 80017c0:	f002 f962 	bl	8003a88 <HAL_QSPI_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <BSP_QSPI_Init+0x6a>
  {
    return QSPI_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e010      	b.n	80017f0 <BSP_QSPI_Init+0x8c>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 80017ce:	480a      	ldr	r0, [pc, #40]	; (80017f8 <BSP_QSPI_Init+0x94>)
 80017d0:	f000 f996 	bl	8001b00 <QSPI_ResetMemory>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <BSP_QSPI_Init+0x7a>
  {
    return QSPI_NOT_SUPPORTED;
 80017da:	2304      	movs	r3, #4
 80017dc:	e008      	b.n	80017f0 <BSP_QSPI_Init+0x8c>
  }

  /* Configuration of the dummy cucles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 80017de:	4806      	ldr	r0, [pc, #24]	; (80017f8 <BSP_QSPI_Init+0x94>)
 80017e0:	f000 f9d2 	bl	8001b88 <QSPI_DummyCyclesCfg>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 80017ea:	2304      	movs	r3, #4
 80017ec:	e000      	b.n	80017f0 <BSP_QSPI_Init+0x8c>
  }

  return QSPI_OK;
 80017ee:	2300      	movs	r3, #0
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	200000fc 	.word	0x200000fc
 80017fc:	a0001000 	.word	0xa0001000

08001800 <BSP_QSPI_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b092      	sub	sp, #72	; 0x48
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800180c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001810:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 8001812:	23eb      	movs	r3, #235	; 0xeb
 8001814:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001816:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800181a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 800181c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001820:	61fb      	str	r3, [r7, #28]
  sCommand.Address           = ReadAddr;
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001826:	2300      	movs	r3, #0
 8001828:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 800182a:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800182e:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8001830:	230a      	movs	r3, #10
 8001832:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = Size;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001838:	2300      	movs	r3, #0
 800183a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800183c:	2300      	movs	r3, #0
 800183e:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001840:	2300      	movs	r3, #0
 8001842:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001844:	f107 0310 	add.w	r3, r7, #16
 8001848:	f241 3288 	movw	r2, #5000	; 0x1388
 800184c:	4619      	mov	r1, r3
 800184e:	480c      	ldr	r0, [pc, #48]	; (8001880 <BSP_QSPI_Read+0x80>)
 8001850:	f002 fb6e 	bl	8003f30 <HAL_QSPI_Command>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <BSP_QSPI_Read+0x5e>
  {
    return QSPI_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e00b      	b.n	8001876 <BSP_QSPI_Read+0x76>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800185e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001862:	68f9      	ldr	r1, [r7, #12]
 8001864:	4806      	ldr	r0, [pc, #24]	; (8001880 <BSP_QSPI_Read+0x80>)
 8001866:	f002 fc58 	bl	800411a <HAL_QSPI_Receive>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <BSP_QSPI_Read+0x74>
  {
    return QSPI_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <BSP_QSPI_Read+0x76>
  }

  return QSPI_OK;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	3748      	adds	r7, #72	; 0x48
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200000fc 	.word	0x200000fc

08001884 <BSP_QSPI_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b096      	sub	sp, #88	; 0x58
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = N25Q128A_PAGE_SIZE - (WriteAddr % N25Q128A_PAGE_SIZE);
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	b2db      	uxtb	r3, r3
 8001894:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001898:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 800189a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	429a      	cmp	r2, r3
 80018a0:	d901      	bls.n	80018a6 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	4413      	add	r3, r2
 80018b0:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80018b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = EXT_QUAD_IN_FAST_PROG_CMD;
 80018b8:	2312      	movs	r3, #18
 80018ba:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 80018bc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80018c0:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80018c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018c6:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80018c8:	2300      	movs	r3, #0
 80018ca:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 80018cc:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80018d0:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80018d6:	2300      	movs	r3, #0
 80018d8:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80018da:	2300      	movs	r3, #0
 80018dc:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80018de:	2300      	movs	r3, #0
 80018e0:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 80018e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018e4:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 80018e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018e8:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80018ea:	4824      	ldr	r0, [pc, #144]	; (800197c <BSP_QSPI_Write+0xf8>)
 80018ec:	f000 f9c2 	bl	8001c74 <QSPI_WriteEnable>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e03b      	b.n	8001972 <BSP_QSPI_Write+0xee>
    }

    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001902:	4619      	mov	r1, r3
 8001904:	481d      	ldr	r0, [pc, #116]	; (800197c <BSP_QSPI_Write+0xf8>)
 8001906:	f002 fb13 	bl	8003f30 <HAL_QSPI_Command>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e02e      	b.n	8001972 <BSP_QSPI_Write+0xee>
    }

    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001914:	f241 3288 	movw	r2, #5000	; 0x1388
 8001918:	68f9      	ldr	r1, [r7, #12]
 800191a:	4818      	ldr	r0, [pc, #96]	; (800197c <BSP_QSPI_Write+0xf8>)
 800191c:	f002 fb68 	bl	8003ff0 <HAL_QSPI_Transmit>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e023      	b.n	8001972 <BSP_QSPI_Write+0xee>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800192a:	f241 3188 	movw	r1, #5000	; 0x1388
 800192e:	4813      	ldr	r0, [pc, #76]	; (800197c <BSP_QSPI_Write+0xf8>)
 8001930:	f000 f9ec 	bl	8001d0c <QSPI_AutoPollingMemReady>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e019      	b.n	8001972 <BSP_QSPI_Write+0xee>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 800193e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001940:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001942:	4413      	add	r3, r2
 8001944:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800194a:	4413      	add	r3, r2
 800194c:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + N25Q128A_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : N25Q128A_PAGE_SIZE;
 800194e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001950:	f503 7280 	add.w	r2, r3, #256	; 0x100
 8001954:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001956:	429a      	cmp	r2, r3
 8001958:	d903      	bls.n	8001962 <BSP_QSPI_Write+0xde>
 800195a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800195c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	e001      	b.n	8001966 <BSP_QSPI_Write+0xe2>
 8001962:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001966:	657b      	str	r3, [r7, #84]	; 0x54
  }
  while (current_addr < end_addr);
 8001968:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800196a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800196c:	429a      	cmp	r2, r3
 800196e:	d3b8      	bcc.n	80018e2 <BSP_QSPI_Write+0x5e>

  return QSPI_OK;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3758      	adds	r7, #88	; 0x58
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	200000fc 	.word	0x200000fc

08001980 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory.
  * @param  BlockAddress: Block address to erase
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b090      	sub	sp, #64	; 0x40
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001988:	f44f 7380 	mov.w	r3, #256	; 0x100
 800198c:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = SUBSECTOR_ERASE_CMD;
 800198e:	2320      	movs	r3, #32
 8001990:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8001992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001998:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800199c:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80019a2:	2300      	movs	r3, #0
 80019a4:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 80019a6:	2300      	movs	r3, #0
 80019a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80019ae:	2300      	movs	r3, #0
 80019b0:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80019b2:	2300      	movs	r3, #0
 80019b4:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80019b6:	2300      	movs	r3, #0
 80019b8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80019ba:	4812      	ldr	r0, [pc, #72]	; (8001a04 <BSP_QSPI_Erase_Block+0x84>)
 80019bc:	f000 f95a 	bl	8001c74 <QSPI_WriteEnable>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e017      	b.n	80019fa <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80019ca:	f107 0308 	add.w	r3, r7, #8
 80019ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80019d2:	4619      	mov	r1, r3
 80019d4:	480b      	ldr	r0, [pc, #44]	; (8001a04 <BSP_QSPI_Erase_Block+0x84>)
 80019d6:	f002 faab 	bl	8003f30 <HAL_QSPI_Command>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e00a      	b.n	80019fa <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Configure automatic polling mode to wait for end of erase */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, N25Q128A_SUBSECTOR_ERASE_MAX_TIME) != QSPI_OK)
 80019e4:	f44f 7148 	mov.w	r1, #800	; 0x320
 80019e8:	4806      	ldr	r0, [pc, #24]	; (8001a04 <BSP_QSPI_Erase_Block+0x84>)
 80019ea:	f000 f98f 	bl	8001d0c <QSPI_AutoPollingMemReady>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e000      	b.n	80019fa <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3740      	adds	r7, #64	; 0x40
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200000fc 	.word	0x200000fc

08001a08 <BSP_QSPI_EnableMemoryMappedMode>:
/**
  * @brief  Configure the QSPI in memory-mapped mode
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_EnableMemoryMappedMode(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b090      	sub	sp, #64	; 0x40
 8001a0c:	af00      	add	r7, sp, #0
  QSPI_CommandTypeDef      sCommand;
  QSPI_MemoryMappedTypeDef sMemMappedCfg;

  /* Configure the command for the read instruction */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001a0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a12:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 8001a14:	23eb      	movs	r3, #235	; 0xeb
 8001a16:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001a18:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001a1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a22:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001a24:	2300      	movs	r3, #0
 8001a26:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8001a28:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8001a2e:	230a      	movs	r3, #10
 8001a30:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001a36:	2300      	movs	r3, #0
 8001a38:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Configure the memory mapped mode */
  sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	607b      	str	r3, [r7, #4]

  if (HAL_QSPI_MemoryMapped(&QSPIHandle, &sCommand, &sMemMappedCfg) != HAL_OK)
 8001a42:	463a      	mov	r2, r7
 8001a44:	f107 0308 	add.w	r3, r7, #8
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4806      	ldr	r0, [pc, #24]	; (8001a64 <BSP_QSPI_EnableMemoryMappedMode+0x5c>)
 8001a4c:	f002 fc7e 	bl	800434c <HAL_QSPI_MemoryMapped>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <BSP_QSPI_EnableMemoryMappedMode+0x52>
  {
    return QSPI_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e000      	b.n	8001a5c <BSP_QSPI_EnableMemoryMappedMode+0x54>
  }

  return QSPI_OK;
 8001a5a:	2300      	movs	r3, #0
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3740      	adds	r7, #64	; 0x40
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	200000fc 	.word	0x200000fc

08001a68 <QSPI_MspInit>:
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
//
static void QSPI_MspInit(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b088      	sub	sp, #32
 8001a6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 8001a6e:	4a22      	ldr	r2, [pc, #136]	; (8001af8 <QSPI_MspInit+0x90>)
 8001a70:	4b21      	ldr	r3, [pc, #132]	; (8001af8 <QSPI_MspInit+0x90>)
 8001a72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a78:	6513      	str	r3, [r2, #80]	; 0x50
 8001a7a:	4b1f      	ldr	r3, [pc, #124]	; (8001af8 <QSPI_MspInit+0x90>)
 8001a7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a82:	60bb      	str	r3, [r7, #8]
 8001a84:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 8001a86:	4a1c      	ldr	r2, [pc, #112]	; (8001af8 <QSPI_MspInit+0x90>)
 8001a88:	4b1b      	ldr	r3, [pc, #108]	; (8001af8 <QSPI_MspInit+0x90>)
 8001a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a90:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 8001a92:	4a19      	ldr	r2, [pc, #100]	; (8001af8 <QSPI_MspInit+0x90>)
 8001a94:	4b18      	ldr	r3, [pc, #96]	; (8001af8 <QSPI_MspInit+0x90>)
 8001a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a9c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a9e:	4a16      	ldr	r2, [pc, #88]	; (8001af8 <QSPI_MspInit+0x90>)
 8001aa0:	4b15      	ldr	r3, [pc, #84]	; (8001af8 <QSPI_MspInit+0x90>)
 8001aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa4:	f043 0310 	orr.w	r3, r3, #16
 8001aa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aaa:	4b13      	ldr	r3, [pc, #76]	; (8001af8 <QSPI_MspInit+0x90>)
 8001aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aae:	f003 0310 	and.w	r3, r3, #16
 8001ab2:	607b      	str	r3, [r7, #4]
 8001ab4:	687b      	ldr	r3, [r7, #4]

  /* QSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 8001ab6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001aba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001abc:	2302      	movs	r3, #2
 8001abe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001ac8:	230a      	movs	r3, #10
 8001aca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001acc:	f107 030c 	add.w	r3, r7, #12
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	480a      	ldr	r0, [pc, #40]	; (8001afc <QSPI_MspInit+0x94>)
 8001ad4:	f000 fd74 	bl	80025c0 <HAL_GPIO_Init>

  /* QSPI CLK, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 8001ad8:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 8001adc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ae2:	f107 030c 	add.w	r3, r7, #12
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4804      	ldr	r0, [pc, #16]	; (8001afc <QSPI_MspInit+0x94>)
 8001aea:	f000 fd69 	bl	80025c0 <HAL_GPIO_Init>
}
 8001aee:	bf00      	nop
 8001af0:	3720      	adds	r7, #32
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	40021000 	.word	0x40021000
 8001afc:	48001000 	.word	0x48001000

08001b00 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b090      	sub	sp, #64	; 0x40
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001b08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b0c:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8001b0e:	2366      	movs	r3, #102	; 0x66
 8001b10:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001b12:	2300      	movs	r3, #0
 8001b14:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001b16:	2300      	movs	r3, #0
 8001b18:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001b22:	2300      	movs	r3, #0
 8001b24:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001b26:	2300      	movs	r3, #0
 8001b28:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b2e:	f107 0308 	add.w	r3, r7, #8
 8001b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b36:	4619      	mov	r1, r3
 8001b38:	4812      	ldr	r0, [pc, #72]	; (8001b84 <QSPI_ResetMemory+0x84>)
 8001b3a:	f002 f9f9 	bl	8003f30 <HAL_QSPI_Command>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e019      	b.n	8001b7c <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001b48:	2399      	movs	r3, #153	; 0x99
 8001b4a:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b4c:	f107 0308 	add.w	r3, r7, #8
 8001b50:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b54:	4619      	mov	r1, r3
 8001b56:	480b      	ldr	r0, [pc, #44]	; (8001b84 <QSPI_ResetMemory+0x84>)
 8001b58:	f002 f9ea 	bl	8003f30 <HAL_QSPI_Command>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e00a      	b.n	8001b7c <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001b66:	f241 3188 	movw	r1, #5000	; 0x1388
 8001b6a:	4806      	ldr	r0, [pc, #24]	; (8001b84 <QSPI_ResetMemory+0x84>)
 8001b6c:	f000 f8ce 	bl	8001d0c <QSPI_AutoPollingMemReady>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e000      	b.n	8001b7c <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3740      	adds	r7, #64	; 0x40
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	200000fc 	.word	0x200000fc

08001b88 <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b094      	sub	sp, #80	; 0x50
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001b90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b94:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 8001b96:	2385      	movs	r3, #133	; 0x85
 8001b98:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001ba2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ba6:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8001bac:	2301      	movs	r3, #1
 8001bae:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bbc:	f107 0310 	add.w	r3, r7, #16
 8001bc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	482a      	ldr	r0, [pc, #168]	; (8001c70 <QSPI_DummyCyclesCfg+0xe8>)
 8001bc8:	f002 f9b2 	bl	8003f30 <HAL_QSPI_Command>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e047      	b.n	8001c66 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bd6:	f107 030f 	add.w	r3, r7, #15
 8001bda:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bde:	4619      	mov	r1, r3
 8001be0:	4823      	ldr	r0, [pc, #140]	; (8001c70 <QSPI_DummyCyclesCfg+0xe8>)
 8001be2:	f002 fa9a 	bl	800411a <HAL_QSPI_Receive>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e03a      	b.n	8001c66 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001bf0:	481f      	ldr	r0, [pc, #124]	; (8001c70 <QSPI_DummyCyclesCfg+0xe8>)
 8001bf2:	f000 f83f 	bl	8001c74 <QSPI_WriteEnable>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <QSPI_DummyCyclesCfg+0x78>
  {
    return QSPI_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e032      	b.n	8001c66 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 8001c00:	2381      	movs	r3, #129	; 0x81
 8001c02:	613b      	str	r3, [r7, #16]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
 8001c06:	b25b      	sxtb	r3, r3
 8001c08:	f003 030f 	and.w	r3, r3, #15
 8001c0c:	b25a      	sxtb	r2, r3
 8001c0e:	23f0      	movs	r3, #240	; 0xf0
 8001c10:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c14:	fa93 f3a3 	rbit	r3, r3
 8001c18:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8001c1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c1c:	fab3 f383 	clz	r3, r3
 8001c20:	210a      	movs	r1, #10
 8001c22:	fa01 f303 	lsl.w	r3, r1, r3
 8001c26:	b25b      	sxtb	r3, r3
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	b25b      	sxtb	r3, r3
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	73fb      	strb	r3, [r7, #15]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c30:	f107 0310 	add.w	r3, r7, #16
 8001c34:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c38:	4619      	mov	r1, r3
 8001c3a:	480d      	ldr	r0, [pc, #52]	; (8001c70 <QSPI_DummyCyclesCfg+0xe8>)
 8001c3c:	f002 f978 	bl	8003f30 <HAL_QSPI_Command>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <QSPI_DummyCyclesCfg+0xc2>
  {
    return QSPI_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e00d      	b.n	8001c66 <QSPI_DummyCyclesCfg+0xde>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c4a:	f107 030f 	add.w	r3, r7, #15
 8001c4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c52:	4619      	mov	r1, r3
 8001c54:	4806      	ldr	r0, [pc, #24]	; (8001c70 <QSPI_DummyCyclesCfg+0xe8>)
 8001c56:	f002 f9cb 	bl	8003ff0 <HAL_QSPI_Transmit>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <QSPI_DummyCyclesCfg+0xdc>
  {
    return QSPI_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e000      	b.n	8001c66 <QSPI_DummyCyclesCfg+0xde>
  }

  return QSPI_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3750      	adds	r7, #80	; 0x50
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200000fc 	.word	0x200000fc

08001c74 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b096      	sub	sp, #88	; 0x58
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001c7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c80:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 8001c82:	2306      	movs	r3, #6
 8001c84:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001c86:	2300      	movs	r3, #0
 8001c88:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001c96:	2300      	movs	r3, #0
 8001c98:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ca2:	f107 0320 	add.w	r3, r7, #32
 8001ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001caa:	4619      	mov	r1, r3
 8001cac:	4816      	ldr	r0, [pc, #88]	; (8001d08 <QSPI_WriteEnable+0x94>)
 8001cae:	f002 f93f 	bl	8003f30 <HAL_QSPI_Command>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e020      	b.n	8001cfe <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  sConfig.Match           = N25Q128A_SR_WREN;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WREN;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8001ccc:	2310      	movs	r3, #16
 8001cce:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001cd0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001cd4:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 8001cd6:	2305      	movs	r3, #5
 8001cd8:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 8001cda:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001cde:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ce0:	f107 0208 	add.w	r2, r7, #8
 8001ce4:	f107 0120 	add.w	r1, r7, #32
 8001ce8:	f241 3388 	movw	r3, #5000	; 0x1388
 8001cec:	4806      	ldr	r0, [pc, #24]	; (8001d08 <QSPI_WriteEnable+0x94>)
 8001cee:	f002 fab4 	bl	800425a <HAL_QSPI_AutoPolling>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e000      	b.n	8001cfe <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3758      	adds	r7, #88	; 0x58
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	200000fc 	.word	0x200000fc

08001d0c <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b096      	sub	sp, #88	; 0x58
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001d16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d1a:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8001d1c:	2305      	movs	r3, #5
 8001d1e:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001d20:	2300      	movs	r3, #0
 8001d22:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001d24:	2300      	movs	r3, #0
 8001d26:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001d28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d2c:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001d36:	2300      	movs	r3, #0
 8001d38:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 8001d42:	2301      	movs	r3, #1
 8001d44:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8001d4e:	2310      	movs	r3, #16
 8001d50:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001d52:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d56:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 8001d58:	f107 0208 	add.w	r2, r7, #8
 8001d5c:	f107 0120 	add.w	r1, r7, #32
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	4806      	ldr	r0, [pc, #24]	; (8001d7c <QSPI_AutoPollingMemReady+0x70>)
 8001d64:	f002 fa79 	bl	800425a <HAL_QSPI_AutoPolling>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e000      	b.n	8001d74 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8001d72:	2300      	movs	r3, #0
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3758      	adds	r7, #88	; 0x58
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	200000fc 	.word	0x200000fc

08001d80 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d84:	2003      	movs	r0, #3
 8001d86:	f000 f941 	bl	800200c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f000 f806 	bl	8001d9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d90:	f005 fe76 	bl	8007a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	bd80      	pop	{r7, pc}
	...

08001d9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8001da4:	4b09      	ldr	r3, [pc, #36]	; (8001dcc <HAL_InitTick+0x30>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a09      	ldr	r2, [pc, #36]	; (8001dd0 <HAL_InitTick+0x34>)
 8001daa:	fba2 2303 	umull	r2, r3, r2, r3
 8001dae:	099b      	lsrs	r3, r3, #6
 8001db0:	4618      	mov	r0, r3
 8001db2:	f000 f96e 	bl	8002092 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8001db6:	2200      	movs	r2, #0
 8001db8:	6879      	ldr	r1, [r7, #4]
 8001dba:	f04f 30ff 	mov.w	r0, #4294967295
 8001dbe:	f000 f930 	bl	8002022 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	2000003c 	.word	0x2000003c
 8001dd0:	10624dd3 	.word	0x10624dd3

08001dd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  uwTick++;
 8001dd8:	4b04      	ldr	r3, [pc, #16]	; (8001dec <HAL_IncTick+0x18>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	4a03      	ldr	r2, [pc, #12]	; (8001dec <HAL_IncTick+0x18>)
 8001de0:	6013      	str	r3, [r2, #0]
}
 8001de2:	bf00      	nop
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	20000140 	.word	0x20000140

08001df0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return uwTick;
 8001df4:	4b03      	ldr	r3, [pc, #12]	; (8001e04 <HAL_GetTick+0x14>)
 8001df6:	681b      	ldr	r3, [r3, #0]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	20000140 	.word	0x20000140

08001e08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e10:	f7ff ffee 	bl	8001df0 <HAL_GetTick>
 8001e14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e20:	d002      	beq.n	8001e28 <HAL_Delay+0x20>
  {
    wait++;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	3301      	adds	r3, #1
 8001e26:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8001e28:	bf00      	nop
 8001e2a:	f7ff ffe1 	bl	8001df0 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	1ad2      	subs	r2, r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d3f7      	bcc.n	8001e2a <HAL_Delay+0x22>
  {
  }
}
 8001e3a:	bf00      	nop
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f003 0307 	and.w	r3, r3, #7
 8001e52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e54:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <NVIC_SetPriorityGrouping+0x44>)
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e60:	4013      	ands	r3, r2
 8001e62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e76:	4a04      	ldr	r2, [pc, #16]	; (8001e88 <NVIC_SetPriorityGrouping+0x44>)
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	60d3      	str	r3, [r2, #12]
}
 8001e7c:	bf00      	nop
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e90:	4b04      	ldr	r3, [pc, #16]	; (8001ea4 <NVIC_GetPriorityGrouping+0x18>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	0a1b      	lsrs	r3, r3, #8
 8001e96:	f003 0307 	and.w	r3, r3, #7
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000ed00 	.word	0xe000ed00

08001ea8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001eb2:	4909      	ldr	r1, [pc, #36]	; (8001ed8 <NVIC_EnableIRQ+0x30>)
 8001eb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb8:	095b      	lsrs	r3, r3, #5
 8001eba:	79fa      	ldrb	r2, [r7, #7]
 8001ebc:	f002 021f 	and.w	r2, r2, #31
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	e000e100 	.word	0xe000e100

08001edc <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001ee6:	4909      	ldr	r1, [pc, #36]	; (8001f0c <NVIC_DisableIRQ+0x30>)
 8001ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eec:	095b      	lsrs	r3, r3, #5
 8001eee:	79fa      	ldrb	r2, [r7, #7]
 8001ef0:	f002 021f 	and.w	r2, r2, #31
 8001ef4:	2001      	movs	r0, #1
 8001ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8001efa:	3320      	adds	r3, #32
 8001efc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f00:	bf00      	nop
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	e000e100 	.word	0xe000e100

08001f10 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	6039      	str	r1, [r7, #0]
 8001f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	da0b      	bge.n	8001f3c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f24:	490d      	ldr	r1, [pc, #52]	; (8001f5c <NVIC_SetPriority+0x4c>)
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	f003 030f 	and.w	r3, r3, #15
 8001f2c:	3b04      	subs	r3, #4
 8001f2e:	683a      	ldr	r2, [r7, #0]
 8001f30:	b2d2      	uxtb	r2, r2
 8001f32:	0112      	lsls	r2, r2, #4
 8001f34:	b2d2      	uxtb	r2, r2
 8001f36:	440b      	add	r3, r1
 8001f38:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f3a:	e009      	b.n	8001f50 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f3c:	4908      	ldr	r1, [pc, #32]	; (8001f60 <NVIC_SetPriority+0x50>)
 8001f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	b2d2      	uxtb	r2, r2
 8001f46:	0112      	lsls	r2, r2, #4
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	440b      	add	r3, r1
 8001f4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr
 8001f5c:	e000ed00 	.word	0xe000ed00
 8001f60:	e000e100 	.word	0xe000e100

08001f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b089      	sub	sp, #36	; 0x24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f003 0307 	and.w	r3, r3, #7
 8001f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	f1c3 0307 	rsb	r3, r3, #7
 8001f7e:	2b04      	cmp	r3, #4
 8001f80:	bf28      	it	cs
 8001f82:	2304      	movcs	r3, #4
 8001f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	3304      	adds	r3, #4
 8001f8a:	2b06      	cmp	r3, #6
 8001f8c:	d902      	bls.n	8001f94 <NVIC_EncodePriority+0x30>
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	3b03      	subs	r3, #3
 8001f92:	e000      	b.n	8001f96 <NVIC_EncodePriority+0x32>
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f98:	2201      	movs	r2, #1
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	1e5a      	subs	r2, r3, #1
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	401a      	ands	r2, r3
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001faa:	2101      	movs	r1, #1
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb2:	1e59      	subs	r1, r3, #1
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fb8:	4313      	orrs	r3, r2
         );
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3724      	adds	r7, #36	; 0x24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
	...

08001fc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fd8:	d301      	bcc.n	8001fde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e00f      	b.n	8001ffe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fde:	4a0a      	ldr	r2, [pc, #40]	; (8002008 <SysTick_Config+0x40>)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fe6:	210f      	movs	r1, #15
 8001fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fec:	f7ff ff90 	bl	8001f10 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ff0:	4b05      	ldr	r3, [pc, #20]	; (8002008 <SysTick_Config+0x40>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ff6:	4b04      	ldr	r3, [pc, #16]	; (8002008 <SysTick_Config+0x40>)
 8001ff8:	2207      	movs	r2, #7
 8001ffa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	e000e010 	.word	0xe000e010

0800200c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff ff15 	bl	8001e44 <NVIC_SetPriorityGrouping>
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b086      	sub	sp, #24
 8002026:	af00      	add	r7, sp, #0
 8002028:	4603      	mov	r3, r0
 800202a:	60b9      	str	r1, [r7, #8]
 800202c:	607a      	str	r2, [r7, #4]
 800202e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002034:	f7ff ff2a 	bl	8001e8c <NVIC_GetPriorityGrouping>
 8002038:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	68b9      	ldr	r1, [r7, #8]
 800203e:	6978      	ldr	r0, [r7, #20]
 8002040:	f7ff ff90 	bl	8001f64 <NVIC_EncodePriority>
 8002044:	4602      	mov	r2, r0
 8002046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800204a:	4611      	mov	r1, r2
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff ff5f 	bl	8001f10 <NVIC_SetPriority>
}
 8002052:	bf00      	nop
 8002054:	3718      	adds	r7, #24
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
 8002060:	4603      	mov	r3, r0
 8002062:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff ff1d 	bl	8001ea8 <NVIC_EnableIRQ>
}
 800206e:	bf00      	nop
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	4603      	mov	r3, r0
 800207e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff ff29 	bl	8001edc <NVIC_DisableIRQ>
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b082      	sub	sp, #8
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7ff ff94 	bl	8001fc8 <SysTick_Config>
 80020a0:	4603      	mov	r3, r0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
	...

080020ac <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b04      	cmp	r3, #4
 80020b8:	d106      	bne.n	80020c8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80020ba:	4a09      	ldr	r2, [pc, #36]	; (80020e0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80020bc:	4b08      	ldr	r3, [pc, #32]	; (80020e0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f043 0304 	orr.w	r3, r3, #4
 80020c4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80020c6:	e005      	b.n	80020d4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80020c8:	4a05      	ldr	r2, [pc, #20]	; (80020e0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80020ca:	4b05      	ldr	r3, [pc, #20]	; (80020e0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f023 0304 	bic.w	r3, r3, #4
 80020d2:	6013      	str	r3, [r2, #0]
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	e000e010 	.word	0xe000e010

080020e4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80020e8:	f000 f802 	bl	80020f0 <HAL_SYSTICK_Callback>
}
 80020ec:	bf00      	nop
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80020f4:	bf00      	nop
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
	...

08002100 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e09c      	b.n	8002250 <HAL_DMA_Init+0x150>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	461a      	mov	r2, r3
 800211c:	4b4f      	ldr	r3, [pc, #316]	; (800225c <HAL_DMA_Init+0x15c>)
 800211e:	429a      	cmp	r2, r3
 8002120:	d80f      	bhi.n	8002142 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	461a      	mov	r2, r3
 8002128:	4b4d      	ldr	r3, [pc, #308]	; (8002260 <HAL_DMA_Init+0x160>)
 800212a:	4413      	add	r3, r2
 800212c:	4a4d      	ldr	r2, [pc, #308]	; (8002264 <HAL_DMA_Init+0x164>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	091b      	lsrs	r3, r3, #4
 8002134:	009a      	lsls	r2, r3, #2
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a4a      	ldr	r2, [pc, #296]	; (8002268 <HAL_DMA_Init+0x168>)
 800213e:	641a      	str	r2, [r3, #64]	; 0x40
 8002140:	e00e      	b.n	8002160 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	461a      	mov	r2, r3
 8002148:	4b48      	ldr	r3, [pc, #288]	; (800226c <HAL_DMA_Init+0x16c>)
 800214a:	4413      	add	r3, r2
 800214c:	4a45      	ldr	r2, [pc, #276]	; (8002264 <HAL_DMA_Init+0x164>)
 800214e:	fba2 2303 	umull	r2, r3, r2, r3
 8002152:	091b      	lsrs	r3, r3, #4
 8002154:	009a      	lsls	r2, r3, #2
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a44      	ldr	r2, [pc, #272]	; (8002270 <HAL_DMA_Init+0x170>)
 800215e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2202      	movs	r2, #2
 8002164:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800217a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002184:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002190:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800219c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a1b      	ldr	r3, [r3, #32]
 80021a2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	68fa      	ldr	r2, [r7, #12]
 80021b0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80021ba:	d031      	beq.n	8002220 <HAL_DMA_Init+0x120>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c0:	4a29      	ldr	r2, [pc, #164]	; (8002268 <HAL_DMA_Init+0x168>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d116      	bne.n	80021f4 <HAL_DMA_Init+0xf4>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 80021c6:	492b      	ldr	r1, [pc, #172]	; (8002274 <HAL_DMA_Init+0x174>)
 80021c8:	4b2a      	ldr	r3, [pc, #168]	; (8002274 <HAL_DMA_Init+0x174>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d0:	200f      	movs	r0, #15
 80021d2:	fa00 f303 	lsl.w	r3, r0, r3
 80021d6:	43db      	mvns	r3, r3
 80021d8:	4013      	ands	r3, r2
 80021da:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 80021dc:	4825      	ldr	r0, [pc, #148]	; (8002274 <HAL_DMA_Init+0x174>)
 80021de:	4b25      	ldr	r3, [pc, #148]	; (8002274 <HAL_DMA_Init+0x174>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6859      	ldr	r1, [r3, #4]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ea:	fa01 f303 	lsl.w	r3, r1, r3
 80021ee:	4313      	orrs	r3, r2
 80021f0:	6003      	str	r3, [r0, #0]
 80021f2:	e015      	b.n	8002220 <HAL_DMA_Init+0x120>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 80021f4:	4920      	ldr	r1, [pc, #128]	; (8002278 <HAL_DMA_Init+0x178>)
 80021f6:	4b20      	ldr	r3, [pc, #128]	; (8002278 <HAL_DMA_Init+0x178>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fe:	200f      	movs	r0, #15
 8002200:	fa00 f303 	lsl.w	r3, r0, r3
 8002204:	43db      	mvns	r3, r3
 8002206:	4013      	ands	r3, r2
 8002208:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 800220a:	481b      	ldr	r0, [pc, #108]	; (8002278 <HAL_DMA_Init+0x178>)
 800220c:	4b1a      	ldr	r3, [pc, #104]	; (8002278 <HAL_DMA_Init+0x178>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6859      	ldr	r1, [r3, #4]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002218:	fa01 f303 	lsl.w	r3, r1, r3
 800221c:	4313      	orrs	r3, r2
 800221e:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2201      	movs	r2, #1
 8002242:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3714      	adds	r7, #20
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	40020407 	.word	0x40020407
 8002260:	bffdfff8 	.word	0xbffdfff8
 8002264:	cccccccd 	.word	0xcccccccd
 8002268:	40020000 	.word	0x40020000
 800226c:	bffdfbf8 	.word	0xbffdfbf8
 8002270:	40020400 	.word	0x40020400
 8002274:	400200a8 	.word	0x400200a8
 8002278:	400204a8 	.word	0x400204a8

0800227c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
 8002288:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800228a:	2300      	movs	r3, #0
 800228c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002294:	2b01      	cmp	r3, #1
 8002296:	d101      	bne.n	800229c <HAL_DMA_Start_IT+0x20>
 8002298:	2302      	movs	r3, #2
 800229a:	e04b      	b.n	8002334 <HAL_DMA_Start_IT+0xb8>
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2201      	movs	r2, #1
 80022a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d13a      	bne.n	8002326 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2202      	movs	r2, #2
 80022b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	6812      	ldr	r2, [r2, #0]
 80022c8:	f022 0201 	bic.w	r2, r2, #1
 80022cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	68b9      	ldr	r1, [r7, #8]
 80022d4:	68f8      	ldr	r0, [r7, #12]
 80022d6:	f000 f945 	bl	8002564 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d008      	beq.n	80022f4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	6812      	ldr	r2, [r2, #0]
 80022ea:	6812      	ldr	r2, [r2, #0]
 80022ec:	f042 020e 	orr.w	r2, r2, #14
 80022f0:	601a      	str	r2, [r3, #0]
 80022f2:	e00f      	b.n	8002314 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	6812      	ldr	r2, [r2, #0]
 80022fc:	6812      	ldr	r2, [r2, #0]
 80022fe:	f022 0204 	bic.w	r2, r2, #4
 8002302:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	6812      	ldr	r2, [r2, #0]
 800230c:	6812      	ldr	r2, [r2, #0]
 800230e:	f042 020a 	orr.w	r2, r2, #10
 8002312:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68fa      	ldr	r2, [r7, #12]
 800231a:	6812      	ldr	r2, [r2, #0]
 800231c:	6812      	ldr	r2, [r2, #0]
 800231e:	f042 0201 	orr.w	r2, r2, #1
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	e005      	b.n	8002332 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800232e:	2302      	movs	r3, #2
 8002330:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002332:	7dfb      	ldrb	r3, [r7, #23]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002344:	2300      	movs	r3, #0
 8002346:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle */
  if(NULL == hdma)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_DMA_Abort+0x16>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e020      	b.n	8002394 <HAL_DMA_Abort+0x58>
  }

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	6812      	ldr	r2, [r2, #0]
 800235a:	6812      	ldr	r2, [r2, #0]
 800235c:	f022 020e 	bic.w	r2, r2, #14
 8002360:	601a      	str	r2, [r3, #0]
  /* disable the DMAMUX sync overrun IT*/
  hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	6812      	ldr	r2, [r2, #0]
 800236a:	6812      	ldr	r2, [r2, #0]
 800236c:	f022 0201 	bic.w	r2, r2, #1
 8002370:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800237a:	2101      	movs	r1, #1
 800237c:	fa01 f202 	lsl.w	r2, r1, r2
 8002380:	605a      	str	r2, [r3, #4]
  }

#endif /* DMAMUX1 */

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2201      	movs	r2, #1
 8002386:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8002392:	7bfb      	ldrb	r3, [r7, #15]
}
 8002394:	4618      	mov	r0, r3
 8002396:	3714      	adds	r7, #20
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023a8:	2300      	movs	r3, #0
 80023aa:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d005      	beq.n	80023c4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2204      	movs	r2, #4
 80023bc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	73fb      	strb	r3, [r7, #15]
 80023c2:	e027      	b.n	8002414 <HAL_DMA_Abort_IT+0x74>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	6812      	ldr	r2, [r2, #0]
 80023cc:	6812      	ldr	r2, [r2, #0]
 80023ce:	f022 020e 	bic.w	r2, r2, #14
 80023d2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	6812      	ldr	r2, [r2, #0]
 80023de:	f022 0201 	bic.w	r2, r2, #1
 80023e2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80023ec:	2101      	movs	r1, #1
 80023ee:	fa01 f202 	lsl.w	r2, r1, r2
 80023f2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002408:	2b00      	cmp	r3, #0
 800240a:	d003      	beq.n	8002414 <HAL_DMA_Abort_IT+0x74>
    {
      hdma->XferAbortCallback(hdma);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	4798      	blx	r3
    }
  }
  return status;
 8002414:	7bfb      	ldrb	r3, [r7, #15]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b084      	sub	sp, #16
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243a:	2204      	movs	r2, #4
 800243c:	409a      	lsls	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	4013      	ands	r3, r2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d024      	beq.n	8002490 <HAL_DMA_IRQHandler+0x72>
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	f003 0304 	and.w	r3, r3, #4
 800244c:	2b00      	cmp	r3, #0
 800244e:	d01f      	beq.n	8002490 <HAL_DMA_IRQHandler+0x72>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0320 	and.w	r3, r3, #32
 800245a:	2b00      	cmp	r3, #0
 800245c:	d107      	bne.n	800246e <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	6812      	ldr	r2, [r2, #0]
 8002466:	6812      	ldr	r2, [r2, #0]
 8002468:	f022 0204 	bic.w	r2, r2, #4
 800246c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << hdma->ChannelIndex);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002476:	2104      	movs	r1, #4
 8002478:	fa01 f202 	lsl.w	r2, r1, r2
 800247c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002482:	2b00      	cmp	r3, #0
 8002484:	d069      	beq.n	800255a <HAL_DMA_IRQHandler+0x13c>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 800248e:	e064      	b.n	800255a <HAL_DMA_IRQHandler+0x13c>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002494:	2202      	movs	r2, #2
 8002496:	409a      	lsls	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4013      	ands	r3, r2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d02c      	beq.n	80024fa <HAL_DMA_IRQHandler+0xdc>
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d027      	beq.n	80024fa <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0320 	and.w	r3, r3, #32
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d10b      	bne.n	80024d0 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6812      	ldr	r2, [r2, #0]
 80024c0:	6812      	ldr	r2, [r2, #0]
 80024c2:	f022 020a 	bic.w	r2, r2, #10
 80024c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << hdma->ChannelIndex);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80024d8:	2102      	movs	r1, #2
 80024da:	fa01 f202 	lsl.w	r2, r1, r2
 80024de:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d034      	beq.n	800255a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80024f8:	e02f      	b.n	800255a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024fe:	2208      	movs	r2, #8
 8002500:	409a      	lsls	r2, r3
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	4013      	ands	r3, r2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d028      	beq.n	800255c <HAL_DMA_IRQHandler+0x13e>
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	f003 0308 	and.w	r3, r3, #8
 8002510:	2b00      	cmp	r3, #0
 8002512:	d023      	beq.n	800255c <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	6812      	ldr	r2, [r2, #0]
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	f022 020e 	bic.w	r2, r2, #14
 8002522:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800252c:	2101      	movs	r1, #1
 800252e:	fa01 f202 	lsl.w	r2, r1, r2
 8002532:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2201      	movs	r2, #1
 800253e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800254e:	2b00      	cmp	r3, #0
 8002550:	d004      	beq.n	800255c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	4798      	blx	r3
    }
  }
  return;
 800255a:	bf00      	nop
 800255c:	bf00      	nop
}
 800255e:	3710      	adds	r7, #16
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
 8002570:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800257a:	2101      	movs	r1, #1
 800257c:	fa01 f202 	lsl.w	r2, r1, r2
 8002580:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	683a      	ldr	r2, [r7, #0]
 8002588:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	2b10      	cmp	r3, #16
 8002590:	d108      	bne.n	80025a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68ba      	ldr	r2, [r7, #8]
 80025a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80025a2:	e007      	b.n	80025b4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68ba      	ldr	r2, [r7, #8]
 80025aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	687a      	ldr	r2, [r7, #4]
 80025b2:	60da      	str	r2, [r3, #12]
}
 80025b4:	bf00      	nop
 80025b6:	3714      	adds	r7, #20
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b087      	sub	sp, #28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80025ca:	2300      	movs	r3, #0
 80025cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80025ce:	2300      	movs	r3, #0
 80025d0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80025d2:	2300      	movs	r3, #0
 80025d4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80025d6:	e17f      	b.n	80028d8 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	2101      	movs	r1, #1
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	fa01 f303 	lsl.w	r3, r1, r3
 80025e4:	4013      	ands	r3, r2
 80025e6:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f000 8171 	beq.w	80028d2 <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d003      	beq.n	8002600 <HAL_GPIO_Init+0x40>
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b12      	cmp	r3, #18
 80025fe:	d123      	bne.n	8002648 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	08da      	lsrs	r2, r3, #3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3208      	adds	r2, #8
 8002608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800260c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	220f      	movs	r2, #15
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	4013      	ands	r3, r2
 8002622:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	691a      	ldr	r2, [r3, #16]
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	693a      	ldr	r2, [r7, #16]
 8002636:	4313      	orrs	r3, r2
 8002638:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	08da      	lsrs	r2, r3, #3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	3208      	adds	r2, #8
 8002642:	6939      	ldr	r1, [r7, #16]
 8002644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	2203      	movs	r2, #3
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	4013      	ands	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 0203 	and.w	r2, r3, #3
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	4313      	orrs	r3, r2
 8002674:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	2b01      	cmp	r3, #1
 8002682:	d00b      	beq.n	800269c <HAL_GPIO_Init+0xdc>
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	2b02      	cmp	r3, #2
 800268a:	d007      	beq.n	800269c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002690:	2b11      	cmp	r3, #17
 8002692:	d003      	beq.n	800269c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	2b12      	cmp	r3, #18
 800269a:	d130      	bne.n	80026fe <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	2203      	movs	r2, #3
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	4013      	ands	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	68da      	ldr	r2, [r3, #12]
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026d2:	2201      	movs	r2, #1
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	43db      	mvns	r3, r3
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	4013      	ands	r3, r2
 80026e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	091b      	lsrs	r3, r3, #4
 80026e8:	f003 0201 	and.w	r2, r3, #1
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f003 0303 	and.w	r3, r3, #3
 8002706:	2b03      	cmp	r3, #3
 8002708:	d118      	bne.n	800273c <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002710:	2201      	movs	r2, #1
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	43db      	mvns	r3, r3
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	4013      	ands	r3, r2
 800271e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	08db      	lsrs	r3, r3, #3
 8002726:	f003 0201 	and.w	r2, r3, #1
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	4313      	orrs	r3, r2
 8002734:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	2203      	movs	r2, #3
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43db      	mvns	r3, r3
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	4013      	ands	r3, r2
 8002752:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	4313      	orrs	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 80ac 	beq.w	80028d2 <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800277a:	4a5e      	ldr	r2, [pc, #376]	; (80028f4 <HAL_GPIO_Init+0x334>)
 800277c:	4b5d      	ldr	r3, [pc, #372]	; (80028f4 <HAL_GPIO_Init+0x334>)
 800277e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	6613      	str	r3, [r2, #96]	; 0x60
 8002786:	4b5b      	ldr	r3, [pc, #364]	; (80028f4 <HAL_GPIO_Init+0x334>)
 8002788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	60bb      	str	r3, [r7, #8]
 8002790:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002792:	4a59      	ldr	r2, [pc, #356]	; (80028f8 <HAL_GPIO_Init+0x338>)
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	089b      	lsrs	r3, r3, #2
 8002798:	3302      	adds	r3, #2
 800279a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800279e:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	f003 0303 	and.w	r3, r3, #3
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	220f      	movs	r2, #15
 80027aa:	fa02 f303 	lsl.w	r3, r2, r3
 80027ae:	43db      	mvns	r3, r3
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	4013      	ands	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80027bc:	d025      	beq.n	800280a <HAL_GPIO_Init+0x24a>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a4e      	ldr	r2, [pc, #312]	; (80028fc <HAL_GPIO_Init+0x33c>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d01f      	beq.n	8002806 <HAL_GPIO_Init+0x246>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a4d      	ldr	r2, [pc, #308]	; (8002900 <HAL_GPIO_Init+0x340>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d019      	beq.n	8002802 <HAL_GPIO_Init+0x242>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a4c      	ldr	r2, [pc, #304]	; (8002904 <HAL_GPIO_Init+0x344>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d013      	beq.n	80027fe <HAL_GPIO_Init+0x23e>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a4b      	ldr	r2, [pc, #300]	; (8002908 <HAL_GPIO_Init+0x348>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d00d      	beq.n	80027fa <HAL_GPIO_Init+0x23a>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a4a      	ldr	r2, [pc, #296]	; (800290c <HAL_GPIO_Init+0x34c>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d007      	beq.n	80027f6 <HAL_GPIO_Init+0x236>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a49      	ldr	r2, [pc, #292]	; (8002910 <HAL_GPIO_Init+0x350>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d101      	bne.n	80027f2 <HAL_GPIO_Init+0x232>
 80027ee:	2306      	movs	r3, #6
 80027f0:	e00c      	b.n	800280c <HAL_GPIO_Init+0x24c>
 80027f2:	2307      	movs	r3, #7
 80027f4:	e00a      	b.n	800280c <HAL_GPIO_Init+0x24c>
 80027f6:	2305      	movs	r3, #5
 80027f8:	e008      	b.n	800280c <HAL_GPIO_Init+0x24c>
 80027fa:	2304      	movs	r3, #4
 80027fc:	e006      	b.n	800280c <HAL_GPIO_Init+0x24c>
 80027fe:	2303      	movs	r3, #3
 8002800:	e004      	b.n	800280c <HAL_GPIO_Init+0x24c>
 8002802:	2302      	movs	r3, #2
 8002804:	e002      	b.n	800280c <HAL_GPIO_Init+0x24c>
 8002806:	2301      	movs	r3, #1
 8002808:	e000      	b.n	800280c <HAL_GPIO_Init+0x24c>
 800280a:	2300      	movs	r3, #0
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	f002 0203 	and.w	r2, r2, #3
 8002812:	0092      	lsls	r2, r2, #2
 8002814:	4093      	lsls	r3, r2
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	4313      	orrs	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800281c:	4936      	ldr	r1, [pc, #216]	; (80028f8 <HAL_GPIO_Init+0x338>)
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	089b      	lsrs	r3, r3, #2
 8002822:	3302      	adds	r3, #2
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800282a:	4b3a      	ldr	r3, [pc, #232]	; (8002914 <HAL_GPIO_Init+0x354>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	43db      	mvns	r3, r3
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	4013      	ands	r3, r2
 8002838:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	4313      	orrs	r3, r2
 800284c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800284e:	4a31      	ldr	r2, [pc, #196]	; (8002914 <HAL_GPIO_Init+0x354>)
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002854:	4b2f      	ldr	r3, [pc, #188]	; (8002914 <HAL_GPIO_Init+0x354>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	43db      	mvns	r3, r3
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	4013      	ands	r3, r2
 8002862:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	4313      	orrs	r3, r2
 8002876:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002878:	4a26      	ldr	r2, [pc, #152]	; (8002914 <HAL_GPIO_Init+0x354>)
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800287e:	4b25      	ldr	r3, [pc, #148]	; (8002914 <HAL_GPIO_Init+0x354>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	43db      	mvns	r3, r3
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	4013      	ands	r3, r2
 800288c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4313      	orrs	r3, r2
 80028a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80028a2:	4a1c      	ldr	r2, [pc, #112]	; (8002914 <HAL_GPIO_Init+0x354>)
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80028a8:	4b1a      	ldr	r3, [pc, #104]	; (8002914 <HAL_GPIO_Init+0x354>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	43db      	mvns	r3, r3
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	4013      	ands	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028cc:	4a11      	ldr	r2, [pc, #68]	; (8002914 <HAL_GPIO_Init+0x354>)
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	3301      	adds	r3, #1
 80028d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	fa22 f303 	lsr.w	r3, r2, r3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f47f ae78 	bne.w	80025d8 <HAL_GPIO_Init+0x18>
  }
}
 80028e8:	bf00      	nop
 80028ea:	371c      	adds	r7, #28
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	40021000 	.word	0x40021000
 80028f8:	40010000 	.word	0x40010000
 80028fc:	48000400 	.word	0x48000400
 8002900:	48000800 	.word	0x48000800
 8002904:	48000c00 	.word	0x48000c00
 8002908:	48001000 	.word	0x48001000
 800290c:	48001400 	.word	0x48001400
 8002910:	48001800 	.word	0x48001800
 8002914:	40010400 	.word	0x40010400

08002918 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002918:	b480      	push	{r7}
 800291a:	b087      	sub	sp, #28
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00;
 800292a:	2300      	movs	r3, #0
 800292c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 800292e:	e0cd      	b.n	8002acc <HAL_GPIO_DeInit+0x1b4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8002930:	2201      	movs	r2, #1
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	409a      	lsls	r2, r3
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	4013      	ands	r3, r2
 800293a:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	2b00      	cmp	r3, #0
 8002940:	f000 80c1 	beq.w	8002ac6 <HAL_GPIO_DeInit+0x1ae>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	2103      	movs	r1, #3
 800294e:	fa01 f303 	lsl.w	r3, r1, r3
 8002952:	431a      	orrs	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	08da      	lsrs	r2, r3, #3
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	08d9      	lsrs	r1, r3, #3
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	3108      	adds	r1, #8
 8002964:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	f003 0307 	and.w	r3, r3, #7
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	200f      	movs	r0, #15
 8002972:	fa00 f303 	lsl.w	r3, r0, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	4019      	ands	r1, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	3208      	adds	r2, #8
 800297e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	2103      	movs	r1, #3
 800298c:	fa01 f303 	lsl.w	r3, r1, r3
 8002990:	43db      	mvns	r3, r3
 8002992:	401a      	ands	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	685a      	ldr	r2, [r3, #4]
 800299c:	2101      	movs	r1, #1
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	fa01 f303 	lsl.w	r3, r1, r3
 80029a4:	43db      	mvns	r3, r3
 80029a6:	401a      	ands	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68da      	ldr	r2, [r3, #12]
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	2103      	movs	r1, #3
 80029b6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ba:	43db      	mvns	r3, r3
 80029bc:	401a      	ands	r2, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029c6:	2101      	movs	r1, #1
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	fa01 f303 	lsl.w	r3, r1, r3
 80029ce:	43db      	mvns	r3, r3
 80029d0:	401a      	ands	r2, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2];
 80029d6:	4a44      	ldr	r2, [pc, #272]	; (8002ae8 <HAL_GPIO_DeInit+0x1d0>)
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	089b      	lsrs	r3, r3, #2
 80029dc:	3302      	adds	r3, #2
 80029de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029e2:	60fb      	str	r3, [r7, #12]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	f003 0303 	and.w	r3, r3, #3
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	220f      	movs	r2, #15
 80029ee:	fa02 f303 	lsl.w	r3, r2, r3
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	4013      	ands	r3, r2
 80029f6:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80029fe:	d025      	beq.n	8002a4c <HAL_GPIO_DeInit+0x134>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a3a      	ldr	r2, [pc, #232]	; (8002aec <HAL_GPIO_DeInit+0x1d4>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d01f      	beq.n	8002a48 <HAL_GPIO_DeInit+0x130>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a39      	ldr	r2, [pc, #228]	; (8002af0 <HAL_GPIO_DeInit+0x1d8>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d019      	beq.n	8002a44 <HAL_GPIO_DeInit+0x12c>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a38      	ldr	r2, [pc, #224]	; (8002af4 <HAL_GPIO_DeInit+0x1dc>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d013      	beq.n	8002a40 <HAL_GPIO_DeInit+0x128>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a37      	ldr	r2, [pc, #220]	; (8002af8 <HAL_GPIO_DeInit+0x1e0>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d00d      	beq.n	8002a3c <HAL_GPIO_DeInit+0x124>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a36      	ldr	r2, [pc, #216]	; (8002afc <HAL_GPIO_DeInit+0x1e4>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d007      	beq.n	8002a38 <HAL_GPIO_DeInit+0x120>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a35      	ldr	r2, [pc, #212]	; (8002b00 <HAL_GPIO_DeInit+0x1e8>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d101      	bne.n	8002a34 <HAL_GPIO_DeInit+0x11c>
 8002a30:	2306      	movs	r3, #6
 8002a32:	e00c      	b.n	8002a4e <HAL_GPIO_DeInit+0x136>
 8002a34:	2307      	movs	r3, #7
 8002a36:	e00a      	b.n	8002a4e <HAL_GPIO_DeInit+0x136>
 8002a38:	2305      	movs	r3, #5
 8002a3a:	e008      	b.n	8002a4e <HAL_GPIO_DeInit+0x136>
 8002a3c:	2304      	movs	r3, #4
 8002a3e:	e006      	b.n	8002a4e <HAL_GPIO_DeInit+0x136>
 8002a40:	2303      	movs	r3, #3
 8002a42:	e004      	b.n	8002a4e <HAL_GPIO_DeInit+0x136>
 8002a44:	2302      	movs	r3, #2
 8002a46:	e002      	b.n	8002a4e <HAL_GPIO_DeInit+0x136>
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e000      	b.n	8002a4e <HAL_GPIO_DeInit+0x136>
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	697a      	ldr	r2, [r7, #20]
 8002a50:	f002 0203 	and.w	r2, r2, #3
 8002a54:	0092      	lsls	r2, r2, #2
 8002a56:	fa03 f202 	lsl.w	r2, r3, r2
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d132      	bne.n	8002ac6 <HAL_GPIO_DeInit+0x1ae>
      {
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	220f      	movs	r2, #15
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8002a70:	481d      	ldr	r0, [pc, #116]	; (8002ae8 <HAL_GPIO_DeInit+0x1d0>)
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	089b      	lsrs	r3, r3, #2
 8002a76:	491c      	ldr	r1, [pc, #112]	; (8002ae8 <HAL_GPIO_DeInit+0x1d0>)
 8002a78:	697a      	ldr	r2, [r7, #20]
 8002a7a:	0892      	lsrs	r2, r2, #2
 8002a7c:	3202      	adds	r2, #2
 8002a7e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	43d2      	mvns	r2, r2
 8002a86:	400a      	ands	r2, r1
 8002a88:	3302      	adds	r3, #2
 8002a8a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 8002a8e:	491d      	ldr	r1, [pc, #116]	; (8002b04 <HAL_GPIO_DeInit+0x1ec>)
 8002a90:	4b1c      	ldr	r3, [pc, #112]	; (8002b04 <HAL_GPIO_DeInit+0x1ec>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	43db      	mvns	r3, r3
 8002a98:	4013      	ands	r3, r2
 8002a9a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~((uint32_t)iocurrent);
 8002a9c:	4919      	ldr	r1, [pc, #100]	; (8002b04 <HAL_GPIO_DeInit+0x1ec>)
 8002a9e:	4b19      	ldr	r3, [pc, #100]	; (8002b04 <HAL_GPIO_DeInit+0x1ec>)
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~((uint32_t)iocurrent);
 8002aaa:	4916      	ldr	r1, [pc, #88]	; (8002b04 <HAL_GPIO_DeInit+0x1ec>)
 8002aac:	4b15      	ldr	r3, [pc, #84]	; (8002b04 <HAL_GPIO_DeInit+0x1ec>)
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	43db      	mvns	r3, r3
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~((uint32_t)iocurrent);
 8002ab8:	4912      	ldr	r1, [pc, #72]	; (8002b04 <HAL_GPIO_DeInit+0x1ec>)
 8002aba:	4b12      	ldr	r3, [pc, #72]	; (8002b04 <HAL_GPIO_DeInit+0x1ec>)
 8002abc:	68da      	ldr	r2, [r3, #12]
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	60cb      	str	r3, [r1, #12]
      }
    }
    
    position++;
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != RESET)
 8002acc:	683a      	ldr	r2, [r7, #0]
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f47f af2b 	bne.w	8002930 <HAL_GPIO_DeInit+0x18>
  }
}
 8002ada:	bf00      	nop
 8002adc:	371c      	adds	r7, #28
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	40010000 	.word	0x40010000
 8002aec:	48000400 	.word	0x48000400
 8002af0:	48000800 	.word	0x48000800
 8002af4:	48000c00 	.word	0x48000c00
 8002af8:	48001000 	.word	0x48001000
 8002afc:	48001400 	.word	0x48001400
 8002b00:	48001800 	.word	0x48001800
 8002b04:	40010400 	.word	0x40010400

08002b08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	460b      	mov	r3, r1
 8002b12:	807b      	strh	r3, [r7, #2]
 8002b14:	4613      	mov	r3, r2
 8002b16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b18:	787b      	ldrb	r3, [r7, #1]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d003      	beq.n	8002b26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b1e:	887a      	ldrh	r2, [r7, #2]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b24:	e002      	b.n	8002b2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b26:	887a      	ldrh	r2, [r7, #2]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e080      	b.n	8002c4c <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d106      	bne.n	8002b64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 f8a7 	bl	8002cb2 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2224      	movs	r2, #36	; 0x24
 8002b68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	6812      	ldr	r2, [r2, #0]
 8002b74:	6812      	ldr	r2, [r2, #0]
 8002b76:	f022 0201 	bic.w	r2, r2, #1
 8002b7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6852      	ldr	r2, [r2, #4]
 8002b84:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b88:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	6812      	ldr	r2, [r2, #0]
 8002b92:	6892      	ldr	r2, [r2, #8]
 8002b94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b98:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68db      	ldr	r3, [r3, #12]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d107      	bne.n	8002bb2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	6892      	ldr	r2, [r2, #8]
 8002baa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002bae:	609a      	str	r2, [r3, #8]
 8002bb0:	e006      	b.n	8002bc0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6892      	ldr	r2, [r2, #8]
 8002bba:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002bbe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d104      	bne.n	8002bd2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002bd0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002be0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002be4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6812      	ldr	r2, [r2, #0]
 8002bee:	68d2      	ldr	r2, [r2, #12]
 8002bf0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002bf4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	6911      	ldr	r1, [r2, #16]
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	6952      	ldr	r2, [r2, #20]
 8002c02:	4311      	orrs	r1, r2
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6992      	ldr	r2, [r2, #24]
 8002c08:	0212      	lsls	r2, r2, #8
 8002c0a:	430a      	orrs	r2, r1
 8002c0c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	69d1      	ldr	r1, [r2, #28]
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	6a12      	ldr	r2, [r2, #32]
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	6812      	ldr	r2, [r2, #0]
 8002c26:	6812      	ldr	r2, [r2, #0]
 8002c28:	f042 0201 	orr.w	r2, r2, #1
 8002c2c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2220      	movs	r2, #32
 8002c38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3708      	adds	r7, #8
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e021      	b.n	8002caa <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2224      	movs	r2, #36	; 0x24
 8002c6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6812      	ldr	r2, [r2, #0]
 8002c76:	6812      	ldr	r2, [r2, #0]
 8002c78:	f022 0201 	bic.w	r2, r2, #1
 8002c7c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 f821 	bl	8002cc6 <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b083      	sub	sp, #12
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8002cba:	bf00      	nop
 8002cbc:	370c      	adds	r7, #12
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr

08002cc6 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b083      	sub	sp, #12
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8002cce:	bf00      	nop
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
	...

08002cdc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b088      	sub	sp, #32
 8002ce0:	af02      	add	r7, sp, #8
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	4608      	mov	r0, r1
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4603      	mov	r3, r0
 8002cec:	817b      	strh	r3, [r7, #10]
 8002cee:	460b      	mov	r3, r1
 8002cf0:	813b      	strh	r3, [r7, #8]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	2b20      	cmp	r3, #32
 8002d04:	f040 8109 	bne.w	8002f1a <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d08:	6a3b      	ldr	r3, [r7, #32]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d002      	beq.n	8002d14 <HAL_I2C_Mem_Write+0x38>
 8002d0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e101      	b.n	8002f1c <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d101      	bne.n	8002d26 <HAL_I2C_Mem_Write+0x4a>
 8002d22:	2302      	movs	r3, #2
 8002d24:	e0fa      	b.n	8002f1c <HAL_I2C_Mem_Write+0x240>
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d2e:	f7ff f85f 	bl	8001df0 <HAL_GetTick>
 8002d32:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	9300      	str	r3, [sp, #0]
 8002d38:	2319      	movs	r3, #25
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f000 fb09 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e0e5      	b.n	8002f1c <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2221      	movs	r2, #33	; 0x21
 8002d54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2240      	movs	r2, #64	; 0x40
 8002d5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6a3a      	ldr	r2, [r7, #32]
 8002d6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d78:	88f8      	ldrh	r0, [r7, #6]
 8002d7a:	893a      	ldrh	r2, [r7, #8]
 8002d7c:	8979      	ldrh	r1, [r7, #10]
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	9301      	str	r3, [sp, #4]
 8002d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d84:	9300      	str	r3, [sp, #0]
 8002d86:	4603      	mov	r3, r0
 8002d88:	68f8      	ldr	r0, [r7, #12]
 8002d8a:	f000 fa01 	bl	8003190 <I2C_RequestMemoryWrite>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00f      	beq.n	8002db4 <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d105      	bne.n	8002da8 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e0b9      	b.n	8002f1c <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e0b3      	b.n	8002f1c <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	2bff      	cmp	r3, #255	; 0xff
 8002dbc:	d90e      	bls.n	8002ddc <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	22ff      	movs	r2, #255	; 0xff
 8002dc2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dc8:	b2da      	uxtb	r2, r3
 8002dca:	8979      	ldrh	r1, [r7, #10]
 8002dcc:	2300      	movs	r3, #0
 8002dce:	9300      	str	r3, [sp, #0]
 8002dd0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002dd4:	68f8      	ldr	r0, [r7, #12]
 8002dd6:	f000 fbd3 	bl	8003580 <I2C_TransferConfig>
 8002dda:	e00f      	b.n	8002dfc <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dea:	b2da      	uxtb	r2, r3
 8002dec:	8979      	ldrh	r1, [r7, #10]
 8002dee:	2300      	movs	r3, #0
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 fbc2 	bl	8003580 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dfc:	697a      	ldr	r2, [r7, #20]
 8002dfe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 fae3 	bl	80033cc <I2C_WaitOnTXISFlagUntilTimeout>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d007      	beq.n	8002e1c <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	d101      	bne.n	8002e18 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e081      	b.n	8002f1c <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e07f      	b.n	8002f1c <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e24:	1c58      	adds	r0, r3, #1
 8002e26:	68f9      	ldr	r1, [r7, #12]
 8002e28:	6248      	str	r0, [r1, #36]	; 0x24
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	3b01      	subs	r3, #1
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e40:	3b01      	subs	r3, #1
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d135      	bne.n	8002ebc <HAL_I2C_Mem_Write+0x1e0>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d030      	beq.n	8002ebc <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e60:	2200      	movs	r2, #0
 8002e62:	2180      	movs	r1, #128	; 0x80
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f000 fa77 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d001      	beq.n	8002e74 <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e053      	b.n	8002f1c <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	2bff      	cmp	r3, #255	; 0xff
 8002e7c:	d90e      	bls.n	8002e9c <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	22ff      	movs	r2, #255	; 0xff
 8002e82:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	8979      	ldrh	r1, [r7, #10]
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f000 fb73 	bl	8003580 <I2C_TransferConfig>
 8002e9a:	e00f      	b.n	8002ebc <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eaa:	b2da      	uxtb	r2, r3
 8002eac:	8979      	ldrh	r1, [r7, #10]
 8002eae:	2300      	movs	r3, #0
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 fb62 	bl	8003580 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d19a      	bne.n	8002dfc <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ec6:	697a      	ldr	r2, [r7, #20]
 8002ec8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f000 fabe 	bl	800344c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d007      	beq.n	8002ee6 <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eda:	2b04      	cmp	r3, #4
 8002edc:	d101      	bne.n	8002ee2 <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e01c      	b.n	8002f1c <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e01a      	b.n	8002f1c <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2220      	movs	r2, #32
 8002eec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	6859      	ldr	r1, [r3, #4]
 8002ef8:	4b0a      	ldr	r3, [pc, #40]	; (8002f24 <HAL_I2C_Mem_Write+0x248>)
 8002efa:	400b      	ands	r3, r1
 8002efc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2220      	movs	r2, #32
 8002f02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f16:	2300      	movs	r3, #0
 8002f18:	e000      	b.n	8002f1c <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 8002f1a:	2302      	movs	r3, #2
  }
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3718      	adds	r7, #24
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	fe00e800 	.word	0xfe00e800

08002f28 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b088      	sub	sp, #32
 8002f2c:	af02      	add	r7, sp, #8
 8002f2e:	60f8      	str	r0, [r7, #12]
 8002f30:	4608      	mov	r0, r1
 8002f32:	4611      	mov	r1, r2
 8002f34:	461a      	mov	r2, r3
 8002f36:	4603      	mov	r3, r0
 8002f38:	817b      	strh	r3, [r7, #10]
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	813b      	strh	r3, [r7, #8]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8002f42:	2300      	movs	r3, #0
 8002f44:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b20      	cmp	r3, #32
 8002f50:	f040 8107 	bne.w	8003162 <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f54:	6a3b      	ldr	r3, [r7, #32]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d002      	beq.n	8002f60 <HAL_I2C_Mem_Read+0x38>
 8002f5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d101      	bne.n	8002f64 <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e0ff      	b.n	8003164 <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d101      	bne.n	8002f72 <HAL_I2C_Mem_Read+0x4a>
 8002f6e:	2302      	movs	r3, #2
 8002f70:	e0f8      	b.n	8003164 <HAL_I2C_Mem_Read+0x23c>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2201      	movs	r2, #1
 8002f76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f7a:	f7fe ff39 	bl	8001df0 <HAL_GetTick>
 8002f7e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	9300      	str	r3, [sp, #0]
 8002f84:	2319      	movs	r3, #25
 8002f86:	2201      	movs	r2, #1
 8002f88:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f000 f9e3 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e0e3      	b.n	8003164 <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2222      	movs	r2, #34	; 0x22
 8002fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2240      	movs	r2, #64	; 0x40
 8002fa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6a3a      	ldr	r2, [r7, #32]
 8002fb6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002fbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fc4:	88f8      	ldrh	r0, [r7, #6]
 8002fc6:	893a      	ldrh	r2, [r7, #8]
 8002fc8:	8979      	ldrh	r1, [r7, #10]
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	9301      	str	r3, [sp, #4]
 8002fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fd0:	9300      	str	r3, [sp, #0]
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f000 f93b 	bl	8003250 <I2C_RequestMemoryRead>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d00f      	beq.n	8003000 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe4:	2b04      	cmp	r3, #4
 8002fe6:	d105      	bne.n	8002ff4 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e0b7      	b.n	8003164 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e0b1      	b.n	8003164 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003004:	b29b      	uxth	r3, r3
 8003006:	2bff      	cmp	r3, #255	; 0xff
 8003008:	d90e      	bls.n	8003028 <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	22ff      	movs	r2, #255	; 0xff
 800300e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003014:	b2da      	uxtb	r2, r3
 8003016:	8979      	ldrh	r1, [r7, #10]
 8003018:	4b54      	ldr	r3, [pc, #336]	; (800316c <HAL_I2C_Mem_Read+0x244>)
 800301a:	9300      	str	r3, [sp, #0]
 800301c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f000 faad 	bl	8003580 <I2C_TransferConfig>
 8003026:	e00f      	b.n	8003048 <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800302c:	b29a      	uxth	r2, r3
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003036:	b2da      	uxtb	r2, r3
 8003038:	8979      	ldrh	r1, [r7, #10]
 800303a:	4b4c      	ldr	r3, [pc, #304]	; (800316c <HAL_I2C_Mem_Read+0x244>)
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003042:	68f8      	ldr	r0, [r7, #12]
 8003044:	f000 fa9c 	bl	8003580 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	9300      	str	r3, [sp, #0]
 800304c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800304e:	2200      	movs	r2, #0
 8003050:	2104      	movs	r1, #4
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f000 f980 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e080      	b.n	8003164 <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003066:	1c59      	adds	r1, r3, #1
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	6251      	str	r1, [r2, #36]	; 0x24
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	6812      	ldr	r2, [r2, #0]
 8003070:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003072:	b2d2      	uxtb	r2, r2
 8003074:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800307a:	3b01      	subs	r3, #1
 800307c:	b29a      	uxth	r2, r3
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003086:	b29b      	uxth	r3, r3
 8003088:	3b01      	subs	r3, #1
 800308a:	b29a      	uxth	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003094:	2b00      	cmp	r3, #0
 8003096:	d135      	bne.n	8003104 <HAL_I2C_Mem_Read+0x1dc>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800309c:	b29b      	uxth	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d030      	beq.n	8003104 <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a8:	2200      	movs	r2, #0
 80030aa:	2180      	movs	r1, #128	; 0x80
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f953 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e053      	b.n	8003164 <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	2bff      	cmp	r3, #255	; 0xff
 80030c4:	d90e      	bls.n	80030e4 <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	22ff      	movs	r2, #255	; 0xff
 80030ca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d0:	b2da      	uxtb	r2, r3
 80030d2:	8979      	ldrh	r1, [r7, #10]
 80030d4:	2300      	movs	r3, #0
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030dc:	68f8      	ldr	r0, [r7, #12]
 80030de:	f000 fa4f 	bl	8003580 <I2C_TransferConfig>
 80030e2:	e00f      	b.n	8003104 <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f2:	b2da      	uxtb	r2, r3
 80030f4:	8979      	ldrh	r1, [r7, #10]
 80030f6:	2300      	movs	r3, #0
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	f000 fa3e 	bl	8003580 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003108:	b29b      	uxth	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	d19c      	bne.n	8003048 <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800310e:	697a      	ldr	r2, [r7, #20]
 8003110:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 f99a 	bl	800344c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d007      	beq.n	800312e <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003122:	2b04      	cmp	r3, #4
 8003124:	d101      	bne.n	800312a <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e01c      	b.n	8003164 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e01a      	b.n	8003164 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	2220      	movs	r2, #32
 8003134:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6859      	ldr	r1, [r3, #4]
 8003140:	4b0b      	ldr	r3, [pc, #44]	; (8003170 <HAL_I2C_Mem_Read+0x248>)
 8003142:	400b      	ands	r3, r1
 8003144:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2220      	movs	r2, #32
 800314a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800315e:	2300      	movs	r3, #0
 8003160:	e000      	b.n	8003164 <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 8003162:	2302      	movs	r3, #2
  }
}
 8003164:	4618      	mov	r0, r3
 8003166:	3718      	adds	r7, #24
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	80002400 	.word	0x80002400
 8003170:	fe00e800 	.word	0xfe00e800

08003174 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003182:	b2db      	uxtb	r3, r3
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af02      	add	r7, sp, #8
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	4608      	mov	r0, r1
 800319a:	4611      	mov	r1, r2
 800319c:	461a      	mov	r2, r3
 800319e:	4603      	mov	r3, r0
 80031a0:	817b      	strh	r3, [r7, #10]
 80031a2:	460b      	mov	r3, r1
 80031a4:	813b      	strh	r3, [r7, #8]
 80031a6:	4613      	mov	r3, r2
 80031a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80031aa:	88fb      	ldrh	r3, [r7, #6]
 80031ac:	b2da      	uxtb	r2, r3
 80031ae:	8979      	ldrh	r1, [r7, #10]
 80031b0:	4b26      	ldr	r3, [pc, #152]	; (800324c <I2C_RequestMemoryWrite+0xbc>)
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f000 f9e1 	bl	8003580 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031be:	69fa      	ldr	r2, [r7, #28]
 80031c0:	69b9      	ldr	r1, [r7, #24]
 80031c2:	68f8      	ldr	r0, [r7, #12]
 80031c4:	f000 f902 	bl	80033cc <I2C_WaitOnTXISFlagUntilTimeout>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d007      	beq.n	80031de <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d101      	bne.n	80031da <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e034      	b.n	8003244 <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e032      	b.n	8003244 <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031de:	88fb      	ldrh	r3, [r7, #6]
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d105      	bne.n	80031f0 <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	893a      	ldrh	r2, [r7, #8]
 80031ea:	b2d2      	uxtb	r2, r2
 80031ec:	629a      	str	r2, [r3, #40]	; 0x28
 80031ee:	e01b      	b.n	8003228 <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	893a      	ldrh	r2, [r7, #8]
 80031f6:	0a12      	lsrs	r2, r2, #8
 80031f8:	b292      	uxth	r2, r2
 80031fa:	b2d2      	uxtb	r2, r2
 80031fc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031fe:	69fa      	ldr	r2, [r7, #28]
 8003200:	69b9      	ldr	r1, [r7, #24]
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f000 f8e2 	bl	80033cc <I2C_WaitOnTXISFlagUntilTimeout>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d007      	beq.n	800321e <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003212:	2b04      	cmp	r3, #4
 8003214:	d101      	bne.n	800321a <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e014      	b.n	8003244 <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e012      	b.n	8003244 <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	893a      	ldrh	r2, [r7, #8]
 8003224:	b2d2      	uxtb	r2, r2
 8003226:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	2200      	movs	r2, #0
 8003230:	2180      	movs	r1, #128	; 0x80
 8003232:	68f8      	ldr	r0, [r7, #12]
 8003234:	f000 f890 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e000      	b.n	8003244 <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 8003242:	2300      	movs	r3, #0
}
 8003244:	4618      	mov	r0, r3
 8003246:	3710      	adds	r7, #16
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	80002000 	.word	0x80002000

08003250 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af02      	add	r7, sp, #8
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	4608      	mov	r0, r1
 800325a:	4611      	mov	r1, r2
 800325c:	461a      	mov	r2, r3
 800325e:	4603      	mov	r3, r0
 8003260:	817b      	strh	r3, [r7, #10]
 8003262:	460b      	mov	r3, r1
 8003264:	813b      	strh	r3, [r7, #8]
 8003266:	4613      	mov	r3, r2
 8003268:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800326a:	88fb      	ldrh	r3, [r7, #6]
 800326c:	b2da      	uxtb	r2, r3
 800326e:	8979      	ldrh	r1, [r7, #10]
 8003270:	4b26      	ldr	r3, [pc, #152]	; (800330c <I2C_RequestMemoryRead+0xbc>)
 8003272:	9300      	str	r3, [sp, #0]
 8003274:	2300      	movs	r3, #0
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f000 f982 	bl	8003580 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800327c:	69fa      	ldr	r2, [r7, #28]
 800327e:	69b9      	ldr	r1, [r7, #24]
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f000 f8a3 	bl	80033cc <I2C_WaitOnTXISFlagUntilTimeout>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d007      	beq.n	800329c <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003290:	2b04      	cmp	r3, #4
 8003292:	d101      	bne.n	8003298 <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e034      	b.n	8003302 <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e032      	b.n	8003302 <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800329c:	88fb      	ldrh	r3, [r7, #6]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d105      	bne.n	80032ae <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	893a      	ldrh	r2, [r7, #8]
 80032a8:	b2d2      	uxtb	r2, r2
 80032aa:	629a      	str	r2, [r3, #40]	; 0x28
 80032ac:	e01b      	b.n	80032e6 <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	893a      	ldrh	r2, [r7, #8]
 80032b4:	0a12      	lsrs	r2, r2, #8
 80032b6:	b292      	uxth	r2, r2
 80032b8:	b2d2      	uxtb	r2, r2
 80032ba:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032bc:	69fa      	ldr	r2, [r7, #28]
 80032be:	69b9      	ldr	r1, [r7, #24]
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f000 f883 	bl	80033cc <I2C_WaitOnTXISFlagUntilTimeout>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d007      	beq.n	80032dc <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d101      	bne.n	80032d8 <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e014      	b.n	8003302 <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e012      	b.n	8003302 <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	893a      	ldrh	r2, [r7, #8]
 80032e2:	b2d2      	uxtb	r2, r2
 80032e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	9300      	str	r3, [sp, #0]
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	2200      	movs	r2, #0
 80032ee:	2140      	movs	r1, #64	; 0x40
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f000 f831 	bl	8003358 <I2C_WaitOnFlagUntilTimeout>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e000      	b.n	8003302 <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3710      	adds	r7, #16
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	80002000 	.word	0x80002000

08003310 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	2b02      	cmp	r3, #2
 8003324:	d103      	bne.n	800332e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2200      	movs	r2, #0
 800332c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b01      	cmp	r3, #1
 800333a:	d007      	beq.n	800334c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	6812      	ldr	r2, [r2, #0]
 8003344:	6992      	ldr	r2, [r2, #24]
 8003346:	f042 0201 	orr.w	r2, r2, #1
 800334a:	619a      	str	r2, [r3, #24]
  }
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	603b      	str	r3, [r7, #0]
 8003364:	4613      	mov	r3, r2
 8003366:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003368:	e01c      	b.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003370:	d018      	beq.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d007      	beq.n	8003388 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003378:	f7fe fd3a 	bl	8001df0 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	1ad2      	subs	r2, r2, r3
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	429a      	cmp	r2, r3
 8003386:	d90d      	bls.n	80033a4 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2220      	movs	r2, #32
 800338c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 80033a0:	2303      	movs	r3, #3
 80033a2:	e00f      	b.n	80033c4 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	699a      	ldr	r2, [r3, #24]
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	401a      	ands	r2, r3
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	429a      	cmp	r2, r3
 80033b2:	bf0c      	ite	eq
 80033b4:	2301      	moveq	r3, #1
 80033b6:	2300      	movne	r3, #0
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	461a      	mov	r2, r3
 80033bc:	79fb      	ldrb	r3, [r7, #7]
 80033be:	429a      	cmp	r2, r3
 80033c0:	d0d3      	beq.n	800336a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80033c2:	2300      	movs	r3, #0
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3710      	adds	r7, #16
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80033d8:	e02c      	b.n	8003434 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	68b9      	ldr	r1, [r7, #8]
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f000 f870 	bl	80034c4 <I2C_IsAcknowledgeFailed>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e02a      	b.n	8003444 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033f4:	d01e      	beq.n	8003434 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d007      	beq.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80033fc:	f7fe fcf8 	bl	8001df0 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	1ad2      	subs	r2, r2, r3
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	429a      	cmp	r2, r3
 800340a:	d913      	bls.n	8003434 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003410:	f043 0220 	orr.w	r2, r3, #32
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2220      	movs	r2, #32
 800341c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e007      	b.n	8003444 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b02      	cmp	r3, #2
 8003440:	d1cb      	bne.n	80033da <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003442:	2300      	movs	r3, #0
}
 8003444:	4618      	mov	r0, r3
 8003446:	3710      	adds	r7, #16
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b084      	sub	sp, #16
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003458:	e028      	b.n	80034ac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	68b9      	ldr	r1, [r7, #8]
 800345e:	68f8      	ldr	r0, [r7, #12]
 8003460:	f000 f830 	bl	80034c4 <I2C_IsAcknowledgeFailed>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d001      	beq.n	800346e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e026      	b.n	80034bc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d007      	beq.n	8003484 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003474:	f7fe fcbc 	bl	8001df0 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	1ad2      	subs	r2, r2, r3
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	429a      	cmp	r2, r3
 8003482:	d913      	bls.n	80034ac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003488:	f043 0220 	orr.w	r2, r3, #32
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2220      	movs	r2, #32
 8003494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e007      	b.n	80034bc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	f003 0320 	and.w	r3, r3, #32
 80034b6:	2b20      	cmp	r3, #32
 80034b8:	d1cf      	bne.n	800345a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	f003 0310 	and.w	r3, r3, #16
 80034da:	2b10      	cmp	r3, #16
 80034dc:	d148      	bne.n	8003570 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034de:	e01c      	b.n	800351a <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e6:	d018      	beq.n	800351a <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d007      	beq.n	80034fe <I2C_IsAcknowledgeFailed+0x3a>
 80034ee:	f7fe fc7f 	bl	8001df0 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	1ad2      	subs	r2, r2, r3
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d90d      	bls.n	800351a <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2220      	movs	r2, #32
 8003502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e02b      	b.n	8003572 <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	f003 0320 	and.w	r3, r3, #32
 8003524:	2b20      	cmp	r3, #32
 8003526:	d1db      	bne.n	80034e0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2210      	movs	r2, #16
 800352e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2220      	movs	r2, #32
 8003536:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003538:	68f8      	ldr	r0, [r7, #12]
 800353a:	f7ff fee9 	bl	8003310 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	6859      	ldr	r1, [r3, #4]
 8003548:	4b0c      	ldr	r3, [pc, #48]	; (800357c <I2C_IsAcknowledgeFailed+0xb8>)
 800354a:	400b      	ands	r3, r1
 800354c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2204      	movs	r2, #4
 8003552:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2220      	movs	r2, #32
 8003558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e000      	b.n	8003572 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3710      	adds	r7, #16
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	fe00e800 	.word	0xfe00e800

08003580 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	607b      	str	r3, [r7, #4]
 800358a:	460b      	mov	r3, r1
 800358c:	817b      	strh	r3, [r7, #10]
 800358e:	4613      	mov	r3, r2
 8003590:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	6859      	ldr	r1, [r3, #4]
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	0d5b      	lsrs	r3, r3, #21
 80035a0:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 80035a4:	4b0b      	ldr	r3, [pc, #44]	; (80035d4 <I2C_TransferConfig+0x54>)
 80035a6:	4303      	orrs	r3, r0
 80035a8:	43db      	mvns	r3, r3
 80035aa:	4019      	ands	r1, r3
 80035ac:	897b      	ldrh	r3, [r7, #10]
 80035ae:	f3c3 0009 	ubfx	r0, r3, #0, #10
 80035b2:	7a7b      	ldrb	r3, [r7, #9]
 80035b4:	041b      	lsls	r3, r3, #16
 80035b6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80035ba:	4318      	orrs	r0, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4318      	orrs	r0, r3
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	4303      	orrs	r3, r0
 80035c4:	430b      	orrs	r3, r1
 80035c6:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80035c8:	bf00      	nop
 80035ca:	3714      	adds	r7, #20
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	03ff63ff 	.word	0x03ff63ff

080035d8 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b084      	sub	sp, #16
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80035e0:	2300      	movs	r3, #0
 80035e2:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80035e4:	2300      	movs	r3, #0
 80035e6:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e0a8      	b.n	8003744 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d106      	bne.n	800360c <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f003 fe84 	bl	8007314 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2202      	movs	r2, #2
 8003610:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	6812      	ldr	r2, [r2, #0]
 800361c:	6812      	ldr	r2, [r2, #0]
 800361e:	f022 0201 	bic.w	r2, r2, #1
 8003622:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003624:	2300      	movs	r3, #0
 8003626:	60fb      	str	r3, [r7, #12]
 8003628:	e00a      	b.n	8003640 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	3304      	adds	r3, #4
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4413      	add	r3, r2
 8003636:	2200      	movs	r2, #0
 8003638:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	3301      	adds	r3, #1
 800363e:	60fb      	str	r3, [r7, #12]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2b0f      	cmp	r3, #15
 8003644:	d9f1      	bls.n	800362a <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	6812      	ldr	r2, [r2, #0]
 800364e:	6892      	ldr	r2, [r2, #8]
 8003650:	f042 0204 	orr.w	r2, r2, #4
 8003654:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6859      	ldr	r1, [r3, #4]
 8003660:	4b3a      	ldr	r3, [pc, #232]	; (800374c <HAL_LCD_Init+0x174>)
 8003662:	400b      	ands	r3, r1
 8003664:	6879      	ldr	r1, [r7, #4]
 8003666:	6848      	ldr	r0, [r1, #4]
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	6889      	ldr	r1, [r1, #8]
 800366c:	4308      	orrs	r0, r1
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8003672:	4308      	orrs	r0, r1
 8003674:	6879      	ldr	r1, [r7, #4]
 8003676:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003678:	4308      	orrs	r0, r1
 800367a:	6879      	ldr	r1, [r7, #4]
 800367c:	69c9      	ldr	r1, [r1, #28]
 800367e:	4308      	orrs	r0, r1
 8003680:	6879      	ldr	r1, [r7, #4]
 8003682:	6a09      	ldr	r1, [r1, #32]
 8003684:	4308      	orrs	r0, r1
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	6989      	ldr	r1, [r1, #24]
 800368a:	4308      	orrs	r0, r1
 800368c:	6879      	ldr	r1, [r7, #4]
 800368e:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8003690:	4301      	orrs	r1, r0
 8003692:	430b      	orrs	r3, r1
 8003694:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 f94e 	bl	8003938 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	6812      	ldr	r2, [r2, #0]
 80036a6:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	68d0      	ldr	r0, [r2, #12]
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	6912      	ldr	r2, [r2, #16]
 80036b2:	4310      	orrs	r0, r2
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	6952      	ldr	r2, [r2, #20]
 80036b8:	4310      	orrs	r0, r2
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80036be:	4302      	orrs	r2, r0
 80036c0:	430a      	orrs	r2, r1
 80036c2:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6812      	ldr	r2, [r2, #0]
 80036cc:	6812      	ldr	r2, [r2, #0]
 80036ce:	f042 0201 	orr.w	r2, r2, #1
 80036d2:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80036d4:	f7fe fb8c 	bl	8001df0 <HAL_GetTick>
 80036d8:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80036da:	e00c      	b.n	80036f6 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80036dc:	f7fe fb88 	bl	8001df0 <HAL_GetTick>
 80036e0:	4602      	mov	r2, r0
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	1ad3      	subs	r3, r2, r3
 80036e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036ea:	d904      	bls.n	80036f6 <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2208      	movs	r2, #8
 80036f0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e026      	b.n	8003744 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b01      	cmp	r3, #1
 8003702:	d1eb      	bne.n	80036dc <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003704:	f7fe fb74 	bl	8001df0 <HAL_GetTick>
 8003708:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800370a:	e00c      	b.n	8003726 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800370c:	f7fe fb70 	bl	8001df0 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800371a:	d904      	bls.n	8003726 <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2210      	movs	r2, #16
 8003720:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e00e      	b.n	8003744 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f003 0310 	and.w	r3, r3, #16
 8003730:	2b10      	cmp	r3, #16
 8003732:	d1eb      	bne.n	800370c <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2200      	movs	r2, #0
 8003738:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3710      	adds	r7, #16
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	fc00000e 	.word	0xfc00000e

08003750 <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b086      	sub	sp, #24
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
 800375c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 800375e:	2300      	movs	r3, #0
 8003760:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b01      	cmp	r3, #1
 800376c:	d005      	beq.n	800377a <HAL_LCD_Write+0x2a>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d144      	bne.n	8003804 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b01      	cmp	r3, #1
 8003784:	d12a      	bne.n	80037dc <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800378c:	2b01      	cmp	r3, #1
 800378e:	d101      	bne.n	8003794 <HAL_LCD_Write+0x44>
 8003790:	2302      	movs	r3, #2
 8003792:	e038      	b.n	8003806 <HAL_LCD_Write+0xb6>
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2202      	movs	r2, #2
 80037a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 80037a4:	f7fe fb24 	bl	8001df0 <HAL_GetTick>
 80037a8:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80037aa:	e010      	b.n	80037ce <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80037ac:	f7fe fb20 	bl	8001df0 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037ba:	d908      	bls.n	80037ce <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2202      	movs	r2, #2
 80037c0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e01b      	b.n	8003806 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f003 0304 	and.w	r3, r3, #4
 80037d8:	2b04      	cmp	r3, #4
 80037da:	d0e7      	beq.n	80037ac <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6819      	ldr	r1, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	3304      	adds	r3, #4
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	4413      	add	r3, r2
 80037ec:	685a      	ldr	r2, [r3, #4]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	401a      	ands	r2, r3
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	431a      	orrs	r2, r3
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	3304      	adds	r3, #4
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	440b      	add	r3, r1
 80037fe:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8003800:	2300      	movs	r3, #0
 8003802:	e000      	b.n	8003806 <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
  }
}
 8003806:	4618      	mov	r0, r3
 8003808:	3718      	adds	r7, #24
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}

0800380e <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 800380e:	b580      	push	{r7, lr}
 8003810:	b084      	sub	sp, #16
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8003816:	2300      	movs	r3, #0
 8003818:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 800381a:	2300      	movs	r3, #0
 800381c:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b01      	cmp	r3, #1
 8003828:	d005      	beq.n	8003836 <HAL_LCD_Clear+0x28>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b02      	cmp	r3, #2
 8003834:	d140      	bne.n	80038b8 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800383c:	2b01      	cmp	r3, #1
 800383e:	d101      	bne.n	8003844 <HAL_LCD_Clear+0x36>
 8003840:	2302      	movs	r3, #2
 8003842:	e03a      	b.n	80038ba <HAL_LCD_Clear+0xac>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2202      	movs	r2, #2
 8003850:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8003854:	f7fe facc 	bl	8001df0 <HAL_GetTick>
 8003858:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800385a:	e010      	b.n	800387e <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800385c:	f7fe fac8 	bl	8001df0 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800386a:	d908      	bls.n	800387e <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2202      	movs	r2, #2
 8003870:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800387a:	2303      	movs	r3, #3
 800387c:	e01d      	b.n	80038ba <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	f003 0304 	and.w	r3, r3, #4
 8003888:	2b04      	cmp	r3, #4
 800388a:	d0e7      	beq.n	800385c <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800388c:	2300      	movs	r3, #0
 800388e:	60fb      	str	r3, [r7, #12]
 8003890:	e00a      	b.n	80038a8 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	3304      	adds	r3, #4
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4413      	add	r3, r2
 800389e:	2200      	movs	r2, #0
 80038a0:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	3301      	adds	r3, #1
 80038a6:	60fb      	str	r3, [r7, #12]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2b0f      	cmp	r3, #15
 80038ac:	d9f1      	bls.n	8003892 <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f000 f807 	bl	80038c2 <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 80038b4:	2300      	movs	r3, #0
 80038b6:	e000      	b.n	80038ba <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
  }
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b084      	sub	sp, #16
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80038ca:	2300      	movs	r3, #0
 80038cc:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2208      	movs	r2, #8
 80038d4:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	6812      	ldr	r2, [r2, #0]
 80038de:	6892      	ldr	r2, [r2, #8]
 80038e0:	f042 0204 	orr.w	r2, r2, #4
 80038e4:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80038e6:	f7fe fa83 	bl	8001df0 <HAL_GetTick>
 80038ea:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80038ec:	e010      	b.n	8003910 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80038ee:	f7fe fa7f 	bl	8001df0 <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80038fc:	d908      	bls.n	8003910 <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2204      	movs	r2, #4
 8003902:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e00f      	b.n	8003930 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	2b08      	cmp	r3, #8
 800391c:	d1e7      	bne.n	80038ee <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3710      	adds	r7, #16
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}

08003938 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8003940:	2300      	movs	r3, #0
 8003942:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003944:	f7fe fa54 	bl	8001df0 <HAL_GetTick>
 8003948:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800394a:	e00c      	b.n	8003966 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800394c:	f7fe fa50 	bl	8001df0 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800395a:	d904      	bls.n	8003966 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e007      	b.n	8003976 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f003 0320 	and.w	r3, r3, #32
 8003970:	2b20      	cmp	r3, #32
 8003972:	d1eb      	bne.n	800394c <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
	...

08003980 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003984:	4b04      	ldr	r3, [pc, #16]	; (8003998 <HAL_PWREx_GetVoltageRange+0x18>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 800398c:	4618      	mov	r0, r3
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	40007000 	.word	0x40007000

0800399c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 80039a4:	2300      	movs	r3, #0
 80039a6:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039ae:	d12f      	bne.n	8003a10 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80039b0:	4b22      	ldr	r3, [pc, #136]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80039b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039bc:	d037      	beq.n	8003a2e <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80039be:	4a1f      	ldr	r2, [pc, #124]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039c0:	4b1e      	ldr	r3, [pc, #120]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80039c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039cc:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 80039ce:	4b1c      	ldr	r3, [pc, #112]	; (8003a40 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a1c      	ldr	r2, [pc, #112]	; (8003a44 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80039d4:	fba2 2303 	umull	r2, r3, r2, r3
 80039d8:	0c9b      	lsrs	r3, r3, #18
 80039da:	2232      	movs	r2, #50	; 0x32
 80039dc:	fb02 f303 	mul.w	r3, r2, r3
 80039e0:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80039e2:	e002      	b.n	80039ea <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	3b01      	subs	r3, #1
 80039e8:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d006      	beq.n	80039fe <HAL_PWREx_ControlVoltageScaling+0x62>
 80039f0:	4b12      	ldr	r3, [pc, #72]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039f2:	695b      	ldr	r3, [r3, #20]
 80039f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039fc:	d0f2      	beq.n	80039e4 <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039fe:	4b0f      	ldr	r3, [pc, #60]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a00:	695b      	ldr	r3, [r3, #20]
 8003a02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a0a:	d110      	bne.n	8003a2e <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e00f      	b.n	8003a30 <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a10:	4b0a      	ldr	r3, [pc, #40]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a1c:	d007      	beq.n	8003a2e <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a1e:	4a07      	ldr	r2, [pc, #28]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a20:	4b06      	ldr	r3, [pc, #24]	; (8003a3c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a28:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a2c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
}  
 8003a30:	4618      	mov	r0, r3
 8003a32:	3714      	adds	r7, #20
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	40007000 	.word	0x40007000
 8003a40:	2000003c 	.word	0x2000003c
 8003a44:	431bde83 	.word	0x431bde83

08003a48 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply. 
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present. 
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003a4c:	4a05      	ldr	r2, [pc, #20]	; (8003a64 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003a4e:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a56:	6053      	str	r3, [r2, #4]
}
 8003a58:	bf00      	nop
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	40007000 	.word	0x40007000

08003a68 <HAL_PWREx_DisableVddIO2>:
/**
  * @brief Disable VDDIO2 supply. 
  * @retval None
  */
void HAL_PWREx_DisableVddIO2(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003a6c:	4a05      	ldr	r2, [pc, #20]	; (8003a84 <HAL_PWREx_DisableVddIO2+0x1c>)
 8003a6e:	4b05      	ldr	r3, [pc, #20]	; (8003a84 <HAL_PWREx_DisableVddIO2+0x1c>)
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a76:	6053      	str	r3, [r2, #4]
}
 8003a78:	bf00      	nop
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	40007000 	.word	0x40007000

08003a88 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b086      	sub	sp, #24
 8003a8c:	af02      	add	r7, sp, #8
 8003a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003a94:	f7fe f9ac 	bl	8001df0 <HAL_GetTick>
 8003a98:	60b8      	str	r0, [r7, #8]
  
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d101      	bne.n	8003aa4 <HAL_QSPI_Init+0x1c>
  {
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e06f      	b.n	8003b84 <HAL_QSPI_Init+0xfc>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d101      	bne.n	8003ab4 <HAL_QSPI_Init+0x2c>
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	e067      	b.n	8003b84 <HAL_QSPI_Init+0xfc>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10b      	bne.n	8003ae0 <HAL_QSPI_Init+0x58>
  {  
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f003 fea1 	bl	8007818 <HAL_QSPI_MspInit>
    
    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8003ad6:	f241 3188 	movw	r1, #5000	; 0x1388
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 fda2 	bl	8004624 <HAL_QSPI_SetTimeout>
  }
  
  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	6812      	ldr	r2, [r2, #0]
 8003ae8:	6812      	ldr	r2, [r2, #0]
 8003aea:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	6892      	ldr	r2, [r2, #8]
 8003af2:	3a01      	subs	r2, #1
 8003af4:	0212      	lsls	r2, r2, #8
 8003af6:	430a      	orrs	r2, r1
 8003af8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afe:	9300      	str	r3, [sp, #0]
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2200      	movs	r2, #0
 8003b04:	2120      	movs	r1, #32
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 fdcd 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8003b10:	7bfb      	ldrb	r3, [r7, #15]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d131      	bne.n	8003b7a <HAL_QSPI_Init+0xf2>
#if defined(QUADSPI_CR_DFM) 
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), 
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT), 
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003b24:	f023 0310 	bic.w	r3, r3, #16
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	6849      	ldr	r1, [r1, #4]
 8003b2c:	0608      	lsls	r0, r1, #24
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	68c9      	ldr	r1, [r1, #12]
 8003b32:	4301      	orrs	r1, r0
 8003b34:	430b      	orrs	r3, r1
 8003b36:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting));
#endif
    
    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	6859      	ldr	r1, [r3, #4]
 8003b42:	4b12      	ldr	r3, [pc, #72]	; (8003b8c <HAL_QSPI_Init+0x104>)
 8003b44:	400b      	ands	r3, r1
 8003b46:	6879      	ldr	r1, [r7, #4]
 8003b48:	6909      	ldr	r1, [r1, #16]
 8003b4a:	0408      	lsls	r0, r1, #16
 8003b4c:	6879      	ldr	r1, [r7, #4]
 8003b4e:	6949      	ldr	r1, [r1, #20]
 8003b50:	4308      	orrs	r0, r1
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	6989      	ldr	r1, [r1, #24]
 8003b56:	4301      	orrs	r1, r0
 8003b58:	430b      	orrs	r3, r1
 8003b5a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) | 
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6812      	ldr	r2, [r2, #0]
 8003b64:	6812      	ldr	r2, [r2, #0]
 8003b66:	f042 0201 	orr.w	r2, r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]
  
    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3710      	adds	r7, #16
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	ffe0f8fe 	.word	0xffe0f8fe

08003b90 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral. 
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d101      	bne.n	8003ba2 <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e022      	b.n	8003be8 <HAL_QSPI_DeInit+0x58>
  }

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d101      	bne.n	8003bb2 <HAL_QSPI_DeInit+0x22>
 8003bae:	2302      	movs	r3, #2
 8003bb0:	e01a      	b.n	8003be8 <HAL_QSPI_DeInit+0x58>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	6812      	ldr	r2, [r2, #0]
 8003bc2:	6812      	ldr	r2, [r2, #0]
 8003bc4:	f022 0201 	bic.w	r2, r2, #1
 8003bc8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f003 fe5c 	bl	8007888 <HAL_QSPI_MspDeInit>

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3708      	adds	r7, #8
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0) && ((itsource & QSPI_IT_FT) !=0 ))
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	f003 0304 	and.w	r3, r3, #4
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d060      	beq.n	8003cd4 <HAL_QSPI_IRQHandler+0xe4>
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d05b      	beq.n	8003cd4 <HAL_QSPI_IRQHandler+0xe4>
  {
    data_reg = &hqspi->Instance->DR;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	3320      	adds	r3, #32
 8003c22:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b12      	cmp	r3, #18
 8003c2e:	d123      	bne.n	8003c78 <HAL_QSPI_IRQHandler+0x88>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003c30:	e01a      	b.n	8003c68 <HAL_QSPI_IRQHandler+0x78>
      {
        if (hqspi->TxXferCount > 0)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00d      	beq.n	8003c56 <HAL_QSPI_IRQHandler+0x66>
        {
          /* Fill the FIFO until the threshold is reached */
          *(__IO uint8_t *)((__IO void *)data_reg) = *hqspi->pTxBuffPtr++;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69db      	ldr	r3, [r3, #28]
 8003c3e:	1c59      	adds	r1, r3, #1
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	61d1      	str	r1, [r2, #28]
 8003c44:	781a      	ldrb	r2, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	701a      	strb	r2, [r3, #0]
          hqspi->TxXferCount--;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4e:	1e5a      	subs	r2, r3, #1
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	625a      	str	r2, [r3, #36]	; 0x24
 8003c54:	e008      	b.n	8003c68 <HAL_QSPI_IRQHandler+0x78>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	6812      	ldr	r2, [r2, #0]
 8003c5e:	6812      	ldr	r2, [r2, #0]
 8003c60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c64:	601a      	str	r2, [r3, #0]
          break;
 8003c66:	e031      	b.n	8003ccc <HAL_QSPI_IRQHandler+0xdc>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 0304 	and.w	r3, r3, #4
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1dd      	bne.n	8003c32 <HAL_QSPI_IRQHandler+0x42>
 8003c76:	e029      	b.n	8003ccc <HAL_QSPI_IRQHandler+0xdc>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b22      	cmp	r3, #34	; 0x22
 8003c82:	d123      	bne.n	8003ccc <HAL_QSPI_IRQHandler+0xdc>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003c84:	e01b      	b.n	8003cbe <HAL_QSPI_IRQHandler+0xce>
      {
        if (hqspi->RxXferCount > 0)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00e      	beq.n	8003cac <HAL_QSPI_IRQHandler+0xbc>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c92:	1c59      	adds	r1, r3, #1
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	6291      	str	r1, [r2, #40]	; 0x28
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	7812      	ldrb	r2, [r2, #0]
 8003c9c:	b2d2      	uxtb	r2, r2
 8003c9e:	701a      	strb	r2, [r3, #0]
          hqspi->RxXferCount--;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca4:	1e5a      	subs	r2, r3, #1
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	631a      	str	r2, [r3, #48]	; 0x30
 8003caa:	e008      	b.n	8003cbe <HAL_QSPI_IRQHandler+0xce>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	6812      	ldr	r2, [r2, #0]
 8003cb6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003cba:	601a      	str	r2, [r3, #0]
          break;
 8003cbc:	e006      	b.n	8003ccc <HAL_QSPI_IRQHandler+0xdc>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f003 0304 	and.w	r3, r3, #4
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d1dc      	bne.n	8003c86 <HAL_QSPI_IRQHandler+0x96>
        }
      }
    }
    
    /* FIFO Threshold callback */
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 fbd3 	bl	8004478 <HAL_QSPI_FifoThresholdCallback>
 8003cd2:	e126      	b.n	8003f22 <HAL_QSPI_IRQHandler+0x332>
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0) && ((itsource & QSPI_IT_TC) != 0))
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f000 80ac 	beq.w	8003e38 <HAL_QSPI_IRQHandler+0x248>
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	f000 80a6 	beq.w	8003e38 <HAL_QSPI_IRQHandler+0x248>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	2202      	movs	r2, #2
 8003cf2:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	6812      	ldr	r2, [r2, #0]
 8003cfc:	6812      	ldr	r2, [r2, #0]
 8003cfe:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8003d02:	601a      	str	r2, [r3, #0]
    
    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b12      	cmp	r3, #18
 8003d0e:	d123      	bne.n	8003d58 <HAL_QSPI_IRQHandler+0x168>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0304 	and.w	r3, r3, #4
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d011      	beq.n	8003d42 <HAL_QSPI_IRQHandler+0x152>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	6812      	ldr	r2, [r2, #0]
 8003d26:	6812      	ldr	r2, [r2, #0]
 8003d28:	f022 0204 	bic.w	r2, r2, #4
 8003d2c:	601a      	str	r2, [r3, #0]
        
        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d38:	6812      	ldr	r2, [r2, #0]
 8003d3a:	6812      	ldr	r2, [r2, #0]
 8003d3c:	f022 0201 	bic.w	r2, r2, #1
 8003d40:	601a      	str	r2, [r3, #0]
      }
      
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f000 fc1c 	bl	8004580 <HAL_QSPI_Abort_IT>
#endif
      
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* TX Complete callback */
      HAL_QSPI_TxCpltCallback(hqspi);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 fb87 	bl	8004464 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003d56:	e0e3      	b.n	8003f20 <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	2b22      	cmp	r3, #34	; 0x22
 8003d62:	d144      	bne.n	8003dee <HAL_QSPI_IRQHandler+0x1fe>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0304 	and.w	r3, r3, #4
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d012      	beq.n	8003d98 <HAL_QSPI_IRQHandler+0x1a8>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6812      	ldr	r2, [r2, #0]
 8003d7a:	6812      	ldr	r2, [r2, #0]
 8003d7c:	f022 0204 	bic.w	r2, r2, #4
 8003d80:	601a      	str	r2, [r3, #0]
        
        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d8c:	6812      	ldr	r2, [r2, #0]
 8003d8e:	6812      	ldr	r2, [r2, #0]
 8003d90:	f022 0201 	bic.w	r2, r2, #1
 8003d94:	601a      	str	r2, [r3, #0]
 8003d96:	e01f      	b.n	8003dd8 <HAL_QSPI_IRQHandler+0x1e8>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	3320      	adds	r3, #32
 8003d9e:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0)
 8003da0:	e011      	b.n	8003dc6 <HAL_QSPI_IRQHandler+0x1d6>
        {
          if (hqspi->RxXferCount > 0)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d015      	beq.n	8003dd6 <HAL_QSPI_IRQHandler+0x1e6>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dae:	1c59      	adds	r1, r3, #1
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	6291      	str	r1, [r2, #40]	; 0x28
 8003db4:	68fa      	ldr	r2, [r7, #12]
 8003db6:	7812      	ldrb	r2, [r2, #0]
 8003db8:	b2d2      	uxtb	r2, r2
 8003dba:	701a      	strb	r2, [r3, #0]
            hqspi->RxXferCount--;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc0:	1e5a      	subs	r2, r3, #1
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	631a      	str	r2, [r3, #48]	; 0x30
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d1e6      	bne.n	8003da2 <HAL_QSPI_IRQHandler+0x1b2>
 8003dd4:	e000      	b.n	8003dd8 <HAL_QSPI_IRQHandler+0x1e8>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8003dd6:	bf00      	nop
        }
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f000 fbd1 	bl	8004580 <HAL_QSPI_Abort_IT>
#endif

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* RX Complete callback */
      HAL_QSPI_RxCpltCallback(hqspi);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 fb32 	bl	8004450 <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003dec:	e098      	b.n	8003f20 <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d107      	bne.n	8003e0a <HAL_QSPI_IRQHandler+0x21a>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Command Complete callback */
      HAL_QSPI_CmdCpltCallback(hqspi);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 fb1a 	bl	800443c <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003e08:	e08a      	b.n	8003f20 <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b08      	cmp	r3, #8
 8003e14:	f040 8084 	bne.w	8003f20 <HAL_QSPI_IRQHandler+0x330>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d103      	bne.n	8003e30 <HAL_QSPI_IRQHandler+0x240>
      {
        /* Abort called by the user */

        /* Abort Complete callback */
        HAL_QSPI_AbortCpltCallback(hqspi);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 fafd 	bl	8004428 <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003e2e:	e077      	b.n	8003f20 <HAL_QSPI_IRQHandler+0x330>
      else 
      {
        /* Abort due to an error (eg :  DMA error) */

        /* Error callback */
        HAL_QSPI_ErrorCallback(hqspi);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 faef 	bl	8004414 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003e36:	e073      	b.n	8003f20 <HAL_QSPI_IRQHandler+0x330>
      }
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0) && ((itsource & QSPI_IT_SM) != 0))
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f003 0308 	and.w	r3, r3, #8
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d01f      	beq.n	8003e82 <HAL_QSPI_IRQHandler+0x292>
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d01a      	beq.n	8003e82 <HAL_QSPI_IRQHandler+0x292>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2208      	movs	r2, #8
 8003e52:	60da      	str	r2, [r3, #12]
   
    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00b      	beq.n	8003e7a <HAL_QSPI_IRQHandler+0x28a>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6812      	ldr	r2, [r2, #0]
 8003e6a:	6812      	ldr	r2, [r2, #0]
 8003e6c:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8003e70:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2201      	movs	r2, #1
 8003e76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Status match callback */
    HAL_QSPI_StatusMatchCallback(hqspi);
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f000 fb06 	bl	800448c <HAL_QSPI_StatusMatchCallback>
 8003e80:	e04f      	b.n	8003f22 <HAL_QSPI_IRQHandler+0x332>
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0) && ((itsource & QSPI_IT_TE) != 0))
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d037      	beq.n	8003efc <HAL_QSPI_IRQHandler+0x30c>
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d032      	beq.n	8003efc <HAL_QSPI_IRQHandler+0x30c>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	60da      	str	r2, [r3, #12]
    
    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	6812      	ldr	r2, [r2, #0]
 8003ea6:	6812      	ldr	r2, [r2, #0]
 8003ea8:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8003eac:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eb2:	f043 0202 	orr.w	r2, r3, #2
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0304 	and.w	r3, r3, #4
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d011      	beq.n	8003eec <HAL_QSPI_IRQHandler+0x2fc>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	6812      	ldr	r2, [r2, #0]
 8003ed0:	6812      	ldr	r2, [r2, #0]
 8003ed2:	f022 0204 	bic.w	r2, r2, #4
 8003ed6:	601a      	str	r2, [r3, #0]
      
      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003edc:	4a13      	ldr	r2, [pc, #76]	; (8003f2c <HAL_QSPI_IRQHandler+0x33c>)
 8003ede:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_DMA_Abort_IT(hqspi->hdma);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7fe fa5b 	bl	80023a0 <HAL_DMA_Abort_IT>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003eea:	e01a      	b.n	8003f22 <HAL_QSPI_IRQHandler+0x332>
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Error callback */
      HAL_QSPI_ErrorCallback(hqspi);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 fa8d 	bl	8004414 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003efa:	e012      	b.n	8003f22 <HAL_QSPI_IRQHandler+0x332>
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0) && ((itsource & QSPI_IT_TO) != 0))
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	f003 0310 	and.w	r3, r3, #16
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00d      	beq.n	8003f22 <HAL_QSPI_IRQHandler+0x332>
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d008      	beq.n	8003f22 <HAL_QSPI_IRQHandler+0x332>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2210      	movs	r2, #16
 8003f16:	60da      	str	r2, [r3, #12]
    
    /* Timeout callback */
    HAL_QSPI_TimeOutCallback(hqspi);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 fac1 	bl	80044a0 <HAL_QSPI_TimeOutCallback>
  }
}
 8003f1e:	e000      	b.n	8003f22 <HAL_QSPI_IRQHandler+0x332>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003f20:	bf00      	nop
}
 8003f22:	bf00      	nop
 8003f24:	3718      	adds	r7, #24
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	08004641 	.word	0x08004641

08003f30 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b088      	sub	sp, #32
 8003f34:	af02      	add	r7, sp, #8
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8003f40:	f7fd ff56 	bl	8001df0 <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d101      	bne.n	8003f56 <HAL_QSPI_Command+0x26>
 8003f52:	2302      	movs	r3, #2
 8003f54:	e048      	b.n	8003fe8 <HAL_QSPI_Command+0xb8>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d137      	bne.n	8003fda <HAL_QSPI_Command+0xaa>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;   
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2202      	movs	r2, #2
 8003f74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	9300      	str	r3, [sp, #0]
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	2120      	movs	r1, #32
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 fb8f 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8003f8c:	7dfb      	ldrb	r3, [r7, #23]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d125      	bne.n	8003fde <HAL_QSPI_Command+0xae>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8003f92:	2200      	movs	r2, #0
 8003f94:	68b9      	ldr	r1, [r7, #8]
 8003f96:	68f8      	ldr	r0, [r7, #12]
 8003f98:	f000 fbbc 	bl	8004714 <QSPI_Config>
      
      if (cmd->DataMode == QSPI_DATA_NONE)
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d115      	bne.n	8003fd0 <HAL_QSPI_Command+0xa0>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done 
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	9300      	str	r3, [sp, #0]
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	2201      	movs	r2, #1
 8003fac:	2102      	movs	r1, #2
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f000 fb79 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8003fb8:	7dfb      	ldrb	r3, [r7, #23]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10f      	bne.n	8003fde <HAL_QSPI_Command+0xae>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2202      	movs	r2, #2
 8003fc4:	60da      	str	r2, [r3, #12]
          
          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;   
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003fce:	e006      	b.n	8003fde <HAL_QSPI_Command+0xae>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;   
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8003fd8:	e001      	b.n	8003fde <HAL_QSPI_Command+0xae>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 8003fda:	2302      	movs	r3, #2
 8003fdc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003fe6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3718      	adds	r7, #24
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b08a      	sub	sp, #40	; 0x28
 8003ff4:	af02      	add	r7, sp, #8
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8004000:	f7fd fef6 	bl	8001df0 <HAL_GetTick>
 8004004:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	3320      	adds	r3, #32
 800400c:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b01      	cmp	r3, #1
 8004018:	d101      	bne.n	800401e <HAL_QSPI_Transmit+0x2e>
 800401a:	2302      	movs	r3, #2
 800401c:	e079      	b.n	8004112 <HAL_QSPI_Transmit+0x122>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2201      	movs	r2, #1
 8004022:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b01      	cmp	r3, #1
 8004030:	d168      	bne.n	8004104 <HAL_QSPI_Transmit+0x114>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2200      	movs	r2, #0
 8004036:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d059      	beq.n	80040f2 <HAL_QSPI_Transmit+0x102>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2212      	movs	r2, #18
 8004042:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
      
      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	1c5a      	adds	r2, r3, #1
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	1c5a      	adds	r2, r3, #1
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	68ba      	ldr	r2, [r7, #8]
 8004062:	61da      	str	r2, [r3, #28]
    
      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	6812      	ldr	r2, [r2, #0]
 800406c:	6952      	ldr	r2, [r2, #20]
 800406e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004072:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0)
 8004074:	e019      	b.n	80040aa <HAL_QSPI_Transmit+0xba>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	2201      	movs	r2, #1
 800407e:	2104      	movs	r1, #4
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f000 fb10 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 8004086:	4603      	mov	r3, r0
 8004088:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800408a:	7ffb      	ldrb	r3, [r7, #31]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d111      	bne.n	80040b4 <HAL_QSPI_Transmit+0xc4>
        { 
          break;
        }

        *(__IO uint8_t *)((__IO void *)data_reg) = *hqspi->pTxBuffPtr++;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	69db      	ldr	r3, [r3, #28]
 8004094:	1c59      	adds	r1, r3, #1
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	61d1      	str	r1, [r2, #28]
 800409a:	781a      	ldrb	r2, [r3, #0]
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	701a      	strb	r2, [r3, #0]
        hqspi->TxXferCount--;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a4:	1e5a      	subs	r2, r3, #1
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1e1      	bne.n	8004076 <HAL_QSPI_Transmit+0x86>
 80040b2:	e000      	b.n	80040b6 <HAL_QSPI_Transmit+0xc6>
          break;
 80040b4:	bf00      	nop
      }
    
      if (status == HAL_OK)
 80040b6:	7ffb      	ldrb	r3, [r7, #31]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d115      	bne.n	80040e8 <HAL_QSPI_Transmit+0xf8>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	9300      	str	r3, [sp, #0]
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	2201      	movs	r2, #1
 80040c4:	2102      	movs	r1, #2
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f000 faed 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 80040cc:	4603      	mov	r3, r0
 80040ce:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80040d0:	7ffb      	ldrb	r3, [r7, #31]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d108      	bne.n	80040e8 <HAL_QSPI_Transmit+0xf8>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2202      	movs	r2, #2
 80040dc:	60da      	str	r2, [r3, #12]
          
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f000 f9e8 	bl	80044b4 <HAL_QSPI_Abort>
 80040e4:	4603      	mov	r3, r0
 80040e6:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }
    
      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80040f0:	e00a      	b.n	8004108 <HAL_QSPI_Transmit+0x118>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f6:	f043 0208 	orr.w	r2, r3, #8
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	77fb      	strb	r3, [r7, #31]
 8004102:	e001      	b.n	8004108 <HAL_QSPI_Transmit+0x118>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004104:	2302      	movs	r3, #2
 8004106:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004110:	7ffb      	ldrb	r3, [r7, #31]
}
 8004112:	4618      	mov	r0, r3
 8004114:	3720      	adds	r7, #32
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}

0800411a <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800411a:	b580      	push	{r7, lr}
 800411c:	b08a      	sub	sp, #40	; 0x28
 800411e:	af02      	add	r7, sp, #8
 8004120:	60f8      	str	r0, [r7, #12]
 8004122:	60b9      	str	r1, [r7, #8]
 8004124:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004126:	2300      	movs	r3, #0
 8004128:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800412a:	f7fd fe61 	bl	8001df0 <HAL_GetTick>
 800412e:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	3320      	adds	r3, #32
 800413e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b01      	cmp	r3, #1
 800414a:	d101      	bne.n	8004150 <HAL_QSPI_Receive+0x36>
 800414c:	2302      	movs	r3, #2
 800414e:	e080      	b.n	8004252 <HAL_QSPI_Receive+0x138>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b01      	cmp	r3, #1
 8004162:	d16f      	bne.n	8004244 <HAL_QSPI_Receive+0x12a>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d060      	beq.n	8004232 <HAL_QSPI_Receive+0x118>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2222      	movs	r2, #34	; 0x22
 8004174:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	1c5a      	adds	r2, r3, #1
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	1c5a      	adds	r2, r3, #1
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	68ba      	ldr	r2, [r7, #8]
 8004194:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	6812      	ldr	r2, [r2, #0]
 800419e:	6952      	ldr	r2, [r2, #20]
 80041a0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80041a4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80041a8:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	619a      	str	r2, [r3, #24]
      
      while(hqspi->RxXferCount > 0)
 80041b2:	e01a      	b.n	80041ea <HAL_QSPI_Receive+0xd0>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	9300      	str	r3, [sp, #0]
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	2201      	movs	r2, #1
 80041bc:	2106      	movs	r1, #6
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f000 fa71 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 80041c4:	4603      	mov	r3, r0
 80041c6:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 80041c8:	7ffb      	ldrb	r3, [r7, #31]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d112      	bne.n	80041f4 <HAL_QSPI_Receive+0xda>
        { 
          break;
        }

        *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d2:	1c59      	adds	r1, r3, #1
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	6291      	str	r1, [r2, #40]	; 0x28
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	7812      	ldrb	r2, [r2, #0]
 80041dc:	b2d2      	uxtb	r2, r2
 80041de:	701a      	strb	r2, [r3, #0]
        hqspi->RxXferCount--;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e4:	1e5a      	subs	r2, r3, #1
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1e0      	bne.n	80041b4 <HAL_QSPI_Receive+0x9a>
 80041f2:	e000      	b.n	80041f6 <HAL_QSPI_Receive+0xdc>
          break;
 80041f4:	bf00      	nop
      }
    
      if (status == HAL_OK)
 80041f6:	7ffb      	ldrb	r3, [r7, #31]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d115      	bne.n	8004228 <HAL_QSPI_Receive+0x10e>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	9300      	str	r3, [sp, #0]
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	2201      	movs	r2, #1
 8004204:	2102      	movs	r1, #2
 8004206:	68f8      	ldr	r0, [r7, #12]
 8004208:	f000 fa4d 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 800420c:	4603      	mov	r3, r0
 800420e:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8004210:	7ffb      	ldrb	r3, [r7, #31]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d108      	bne.n	8004228 <HAL_QSPI_Receive+0x10e>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	2202      	movs	r2, #2
 800421c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f000 f948 	bl	80044b4 <HAL_QSPI_Abort>
 8004224:	4603      	mov	r3, r0
 8004226:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004230:	e00a      	b.n	8004248 <HAL_QSPI_Receive+0x12e>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004236:	f043 0208 	orr.w	r2, r3, #8
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	77fb      	strb	r3, [r7, #31]
 8004242:	e001      	b.n	8004248 <HAL_QSPI_Receive+0x12e>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004244:	2302      	movs	r3, #2
 8004246:	77fb      	strb	r3, [r7, #31]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004250:	7ffb      	ldrb	r3, [r7, #31]
}
 8004252:	4618      	mov	r0, r3
 8004254:	3720      	adds	r7, #32
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b088      	sub	sp, #32
 800425e:	af02      	add	r7, sp, #8
 8004260:	60f8      	str	r0, [r7, #12]
 8004262:	60b9      	str	r1, [r7, #8]
 8004264:	607a      	str	r2, [r7, #4]
 8004266:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 800426c:	f7fd fdc0 	bl	8001df0 <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b01      	cmp	r3, #1
 800427c:	d101      	bne.n	8004282 <HAL_QSPI_AutoPolling+0x28>
 800427e:	2302      	movs	r3, #2
 8004280:	e060      	b.n	8004344 <HAL_QSPI_AutoPolling+0xea>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b01      	cmp	r3, #1
 8004294:	d14f      	bne.n	8004336 <HAL_QSPI_AutoPolling+0xdc>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2242      	movs	r2, #66	; 0x42
 80042a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	9300      	str	r3, [sp, #0]
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	2200      	movs	r2, #0
 80042ac:	2120      	movs	r1, #32
 80042ae:	68f8      	ldr	r0, [r7, #12]
 80042b0:	f000 f9f9 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 80042b4:	4603      	mov	r3, r0
 80042b6:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 80042b8:	7dfb      	ldrb	r3, [r7, #23]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d13d      	bne.n	800433a <HAL_QSPI_AutoPolling+0xe0>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	6812      	ldr	r2, [r2, #0]
 80042c6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	6852      	ldr	r2, [r2, #4]
 80042d0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	6892      	ldr	r2, [r2, #8]
 80042da:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Configure QSPI: CR register with Match mode and Automatic stop enabled 
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS), 
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	6812      	ldr	r2, [r2, #0]
 80042e4:	6812      	ldr	r2, [r2, #0]
 80042e6:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6912      	ldr	r2, [r2, #16]
 80042ee:	430a      	orrs	r2, r1
 80042f0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80042f4:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));
      
      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	68da      	ldr	r2, [r3, #12]
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 80042fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004302:	68b9      	ldr	r1, [r7, #8]
 8004304:	68f8      	ldr	r0, [r7, #12]
 8004306:	f000 fa05 	bl	8004714 <QSPI_Config>
      
      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	9300      	str	r3, [sp, #0]
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	2201      	movs	r2, #1
 8004312:	2108      	movs	r1, #8
 8004314:	68f8      	ldr	r0, [r7, #12]
 8004316:	f000 f9c6 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 800431a:	4603      	mov	r3, r0
 800431c:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 800431e:	7dfb      	ldrb	r3, [r7, #23]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10a      	bne.n	800433a <HAL_QSPI_AutoPolling+0xe0>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2208      	movs	r2, #8
 800432a:	60da      	str	r2, [r3, #12]
        
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004334:	e001      	b.n	800433a <HAL_QSPI_AutoPolling+0xe0>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 8004336:	2302      	movs	r3, #2
 8004338:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 8004342:	7dfb      	ldrb	r3, [r7, #23]
}
 8004344:	4618      	mov	r0, r3
 8004346:	3718      	adds	r7, #24
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <HAL_QSPI_MemoryMapped>:
  * @param  cfg : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b088      	sub	sp, #32
 8004350:	af02      	add	r7, sp, #8
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 800435c:	f7fd fd48 	bl	8001df0 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b01      	cmp	r3, #1
 800436c:	d101      	bne.n	8004372 <HAL_QSPI_MemoryMapped+0x26>
 800436e:	2302      	movs	r3, #2
 8004370:	e04c      	b.n	800440c <HAL_QSPI_MemoryMapped+0xc0>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b01      	cmp	r3, #1
 8004384:	d13b      	bne.n	80043fe <HAL_QSPI_MemoryMapped+0xb2>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2282      	movs	r2, #130	; 0x82
 8004390:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	2200      	movs	r2, #0
 800439e:	2120      	movs	r1, #32
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 f980 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 80043a6:	4603      	mov	r3, r0
 80043a8:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 80043aa:	7dfb      	ldrb	r3, [r7, #23]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d128      	bne.n	8004402 <HAL_QSPI_MemoryMapped+0xb6>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	6812      	ldr	r2, [r2, #0]
 80043b8:	6812      	ldr	r2, [r2, #0]
 80043ba:	f022 0108 	bic.w	r1, r2, #8
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	6852      	ldr	r2, [r2, #4]
 80043c2:	430a      	orrs	r2, r1
 80043c4:	601a      	str	r2, [r3, #0]
      
    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	2b08      	cmp	r3, #8
 80043cc:	d110      	bne.n	80043f0 <HAL_QSPI_MemoryMapped+0xa4>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));
        
        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	6812      	ldr	r2, [r2, #0]
 80043d6:	631a      	str	r2, [r3, #48]	; 0x30
        
        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2210      	movs	r2, #16
 80043de:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	6812      	ldr	r2, [r2, #0]
 80043e8:	6812      	ldr	r2, [r2, #0]
 80043ea:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80043ee:	601a      	str	r2, [r3, #0]
      }
      
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 80043f0:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80043f4:	68b9      	ldr	r1, [r7, #8]
 80043f6:	68f8      	ldr	r0, [r7, #12]
 80043f8:	f000 f98c 	bl	8004714 <QSPI_Config>
 80043fc:	e001      	b.n	8004402 <HAL_QSPI_MemoryMapped+0xb6>
    }
  }
  else
  {
    status = HAL_BUSY;   
 80043fe:	2302      	movs	r3, #2
 8004400:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 800440a:	7dfb      	ldrb	r3, [r7, #23]
}
 800440c:	4618      	mov	r0, r3
 800440e:	3718      	adds	r7, #24
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 800441c:	bf00      	nop
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr

08004428 <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
 __weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */ 
}
 800446c:	bf00      	nop
 800446e:	370c      	adds	r7, #12
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr

08004478 <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 8004480:	bf00      	nop
 8004482:	370c      	adds	r7, #12
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af02      	add	r7, sp, #8
 80044ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044bc:	2300      	movs	r3, #0
 80044be:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80044c0:	f7fd fc96 	bl	8001df0 <HAL_GetTick>
 80044c4:	60b8      	str	r0, [r7, #8]
  
  /* Check if the state is in one of the busy states */
  if ((hqspi->State & 0x2) != 0)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d04e      	beq.n	8004574 <HAL_QSPI_Abort+0xc0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0304 	and.w	r3, r3, #4
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d017      	beq.n	800451c <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6812      	ldr	r2, [r2, #0]
 80044f4:	6812      	ldr	r2, [r2, #0]
 80044f6:	f022 0204 	bic.w	r2, r2, #4
 80044fa:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004500:	4618      	mov	r0, r3
 8004502:	f7fd ff1b 	bl	800233c <HAL_DMA_Abort>
 8004506:	4603      	mov	r3, r0
 8004508:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 800450a:	7bfb      	ldrb	r3, [r7, #15]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d005      	beq.n	800451c <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004514:	f043 0204 	orr.w	r2, r3, #4
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }  
  
    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	6812      	ldr	r2, [r2, #0]
 8004524:	6812      	ldr	r2, [r2, #0]
 8004526:	f042 0202 	orr.w	r2, r2, #2
 800452a:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004530:	9300      	str	r3, [sp, #0]
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	2201      	movs	r2, #1
 8004536:	2102      	movs	r1, #2
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 f8b4 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 800453e:	4603      	mov	r3, r0
 8004540:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004542:	7bfb      	ldrb	r3, [r7, #15]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10e      	bne.n	8004566 <HAL_QSPI_Abort+0xb2>
      { 
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2202      	movs	r2, #2
 800454e:	60da      	str	r2, [r3, #12]
    
      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004554:	9300      	str	r3, [sp, #0]
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	2200      	movs	r2, #0
 800455a:	2120      	movs	r1, #32
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 f8a2 	bl	80046a6 <QSPI_WaitFlagStateUntilTimeout>
 8004562:	4603      	mov	r3, r0
 8004564:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d103      	bne.n	8004574 <HAL_QSPI_Abort+0xc0>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 8004574:	7bfb      	ldrb	r3, [r7, #15]
}
 8004576:	4618      	mov	r0, r3
 8004578:	3710      	adds	r7, #16
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
	...

08004580 <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004588:	2300      	movs	r3, #0
 800458a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if the state is in one of the busy states */
  if ((hqspi->State & 0x2) != 0)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004592:	b2db      	uxtb	r3, r3
 8004594:	f003 0302 	and.w	r3, r3, #2
 8004598:	2b00      	cmp	r3, #0
 800459a:	d03c      	beq.n	8004616 <HAL_QSPI_Abort_IT+0x96>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;   
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2208      	movs	r2, #8
 80045a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	6812      	ldr	r2, [r2, #0]
 80045b4:	6812      	ldr	r2, [r2, #0]
 80045b6:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80045ba:	601a      	str	r2, [r3, #0]
  
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0304 	and.w	r3, r3, #4
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d011      	beq.n	80045ee <HAL_QSPI_Abort_IT+0x6e>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	6812      	ldr	r2, [r2, #0]
 80045d2:	6812      	ldr	r2, [r2, #0]
 80045d4:	f022 0204 	bic.w	r2, r2, #4
 80045d8:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045de:	4a10      	ldr	r2, [pc, #64]	; (8004620 <HAL_QSPI_Abort_IT+0xa0>)
 80045e0:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_DMA_Abort_IT(hqspi->hdma);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7fd feda 	bl	80023a0 <HAL_DMA_Abort_IT>
 80045ec:	e013      	b.n	8004616 <HAL_QSPI_Abort_IT+0x96>
    }  
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	2202      	movs	r2, #2
 80045f4:	60da      	str	r2, [r3, #12]
    
      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6812      	ldr	r2, [r2, #0]
 80045fe:	6812      	ldr	r2, [r2, #0]
 8004600:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004604:	601a      	str	r2, [r3, #0]
    
      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	6812      	ldr	r2, [r2, #0]
 800460e:	6812      	ldr	r2, [r2, #0]
 8004610:	f042 0202 	orr.w	r2, r2, #2
 8004614:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 8004616:	7bfb      	ldrb	r3, [r7, #15]
}
 8004618:	4618      	mov	r0, r3
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	08004641 	.word	0x08004641

08004624 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004634:	bf00      	nop
 8004636:	370c      	adds	r7, #12
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)   
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800464c:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	631a      	str	r2, [r3, #48]	; 0x30
  hqspi->TxXferCount = 0;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	625a      	str	r2, [r3, #36]	; 0x24

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b08      	cmp	r3, #8
 8004664:	d114      	bne.n	8004690 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	2202      	movs	r2, #2
 800466c:	60da      	str	r2, [r3, #12]
    
    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68fa      	ldr	r2, [r7, #12]
 8004674:	6812      	ldr	r2, [r2, #0]
 8004676:	6812      	ldr	r2, [r2, #0]
 8004678:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800467c:	601a      	str	r2, [r3, #0]
    
    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	6812      	ldr	r2, [r2, #0]
 8004686:	6812      	ldr	r2, [r2, #0]
 8004688:	f042 0202 	orr.w	r2, r2, #2
 800468c:	601a      	str	r2, [r3, #0]
    hqspi->State = HAL_QSPI_STATE_READY;

    /* Error callback */
    HAL_QSPI_ErrorCallback(hqspi);
  }
}
 800468e:	e006      	b.n	800469e <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    HAL_QSPI_ErrorCallback(hqspi);
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f7ff febb 	bl	8004414 <HAL_QSPI_ErrorCallback>
}
 800469e:	bf00      	nop
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}

080046a6 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80046a6:	b580      	push	{r7, lr}
 80046a8:	b084      	sub	sp, #16
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	60f8      	str	r0, [r7, #12]
 80046ae:	60b9      	str	r1, [r7, #8]
 80046b0:	603b      	str	r3, [r7, #0]
 80046b2:	4613      	mov	r3, r2
 80046b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */    
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80046b6:	e01a      	b.n	80046ee <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046b8:	69bb      	ldr	r3, [r7, #24]
 80046ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046be:	d016      	beq.n	80046ee <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if((Timeout == 0) || ((HAL_GetTick() - Tickstart) > Timeout))
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d007      	beq.n	80046d6 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80046c6:	f7fd fb93 	bl	8001df0 <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	1ad2      	subs	r2, r2, r3
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d90b      	bls.n	80046ee <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2204      	movs	r2, #4
 80046da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046e2:	f043 0201 	orr.w	r2, r3, #1
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	63da      	str	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e00e      	b.n	800470c <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	689a      	ldr	r2, [r3, #8]
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	4013      	ands	r3, r2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	bf14      	ite	ne
 80046fc:	2301      	movne	r3, #1
 80046fe:	2300      	moveq	r3, #0
 8004700:	b2db      	uxtb	r3, r3
 8004702:	461a      	mov	r2, r3
 8004704:	79fb      	ldrb	r3, [r7, #7]
 8004706:	429a      	cmp	r2, r3
 8004708:	d1d6      	bne.n	80046b8 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	2b00      	cmp	r3, #0
 8004726:	d009      	beq.n	800473c <QSPI_Config+0x28>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800472e:	d005      	beq.n	800473c <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1));
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004738:	3a01      	subs	r2, #1
 800473a:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	2b00      	cmp	r3, #0
 8004742:	f000 80b5 	beq.w	80048b0 <QSPI_Config+0x19c>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d05d      	beq.n	800480a <QSPI_Config+0xf6>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68ba      	ldr	r2, [r7, #8]
 8004754:	6892      	ldr	r2, [r2, #8]
 8004756:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	69db      	ldr	r3, [r3, #28]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d030      	beq.n	80047c2 <QSPI_Config+0xae>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800476c:	4311      	orrs	r1, r2
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004772:	4311      	orrs	r1, r2
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004778:	4311      	orrs	r1, r2
 800477a:	68ba      	ldr	r2, [r7, #8]
 800477c:	6952      	ldr	r2, [r2, #20]
 800477e:	0492      	lsls	r2, r2, #18
 8004780:	4311      	orrs	r1, r2
 8004782:	68ba      	ldr	r2, [r7, #8]
 8004784:	6912      	ldr	r2, [r2, #16]
 8004786:	4311      	orrs	r1, r2
 8004788:	68ba      	ldr	r2, [r7, #8]
 800478a:	6a12      	ldr	r2, [r2, #32]
 800478c:	4311      	orrs	r1, r2
 800478e:	68ba      	ldr	r2, [r7, #8]
 8004790:	68d2      	ldr	r2, [r2, #12]
 8004792:	4311      	orrs	r1, r2
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	69d2      	ldr	r2, [r2, #28]
 8004798:	4311      	orrs	r1, r2
 800479a:	68ba      	ldr	r2, [r7, #8]
 800479c:	6992      	ldr	r2, [r2, #24]
 800479e:	4311      	orrs	r1, r2
 80047a0:	68ba      	ldr	r2, [r7, #8]
 80047a2:	6812      	ldr	r2, [r2, #0]
 80047a4:	4311      	orrs	r1, r2
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	430a      	orrs	r2, r1
 80047aa:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | 
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode | 
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode | 
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80047b2:	f000 8127 	beq.w	8004a04 <QSPI_Config+0x2f0>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68ba      	ldr	r2, [r7, #8]
 80047bc:	6852      	ldr	r2, [r2, #4]
 80047be:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 80047c0:	e120      	b.n	8004a04 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68ba      	ldr	r2, [r7, #8]
 80047c8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80047ca:	68ba      	ldr	r2, [r7, #8]
 80047cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80047ce:	4311      	orrs	r1, r2
 80047d0:	68ba      	ldr	r2, [r7, #8]
 80047d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80047d4:	4311      	orrs	r1, r2
 80047d6:	68ba      	ldr	r2, [r7, #8]
 80047d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80047da:	4311      	orrs	r1, r2
 80047dc:	68ba      	ldr	r2, [r7, #8]
 80047de:	6952      	ldr	r2, [r2, #20]
 80047e0:	0492      	lsls	r2, r2, #18
 80047e2:	4311      	orrs	r1, r2
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	6912      	ldr	r2, [r2, #16]
 80047e8:	4311      	orrs	r1, r2
 80047ea:	68ba      	ldr	r2, [r7, #8]
 80047ec:	6a12      	ldr	r2, [r2, #32]
 80047ee:	4311      	orrs	r1, r2
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	69d2      	ldr	r2, [r2, #28]
 80047f4:	4311      	orrs	r1, r2
 80047f6:	68ba      	ldr	r2, [r7, #8]
 80047f8:	6992      	ldr	r2, [r2, #24]
 80047fa:	4311      	orrs	r1, r2
 80047fc:	68ba      	ldr	r2, [r7, #8]
 80047fe:	6812      	ldr	r2, [r2, #0]
 8004800:	4311      	orrs	r1, r2
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	430a      	orrs	r2, r1
 8004806:	615a      	str	r2, [r3, #20]
}
 8004808:	e0fc      	b.n	8004a04 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	69db      	ldr	r3, [r3, #28]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d02d      	beq.n	800486e <QSPI_Config+0x15a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800481a:	68ba      	ldr	r2, [r7, #8]
 800481c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800481e:	4311      	orrs	r1, r2
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004824:	4311      	orrs	r1, r2
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800482a:	4311      	orrs	r1, r2
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	6952      	ldr	r2, [r2, #20]
 8004830:	0492      	lsls	r2, r2, #18
 8004832:	4311      	orrs	r1, r2
 8004834:	68ba      	ldr	r2, [r7, #8]
 8004836:	6a12      	ldr	r2, [r2, #32]
 8004838:	4311      	orrs	r1, r2
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	68d2      	ldr	r2, [r2, #12]
 800483e:	4311      	orrs	r1, r2
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	69d2      	ldr	r2, [r2, #28]
 8004844:	4311      	orrs	r1, r2
 8004846:	68ba      	ldr	r2, [r7, #8]
 8004848:	6992      	ldr	r2, [r2, #24]
 800484a:	4311      	orrs	r1, r2
 800484c:	68ba      	ldr	r2, [r7, #8]
 800484e:	6812      	ldr	r2, [r2, #0]
 8004850:	4311      	orrs	r1, r2
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	430a      	orrs	r2, r1
 8004856:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800485e:	f000 80d1 	beq.w	8004a04 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68ba      	ldr	r2, [r7, #8]
 8004868:	6852      	ldr	r2, [r2, #4]
 800486a:	619a      	str	r2, [r3, #24]
}
 800486c:	e0ca      	b.n	8004a04 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68ba      	ldr	r2, [r7, #8]
 8004874:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004876:	68ba      	ldr	r2, [r7, #8]
 8004878:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800487a:	4311      	orrs	r1, r2
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004880:	4311      	orrs	r1, r2
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004886:	4311      	orrs	r1, r2
 8004888:	68ba      	ldr	r2, [r7, #8]
 800488a:	6952      	ldr	r2, [r2, #20]
 800488c:	0492      	lsls	r2, r2, #18
 800488e:	4311      	orrs	r1, r2
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	6a12      	ldr	r2, [r2, #32]
 8004894:	4311      	orrs	r1, r2
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	69d2      	ldr	r2, [r2, #28]
 800489a:	4311      	orrs	r1, r2
 800489c:	68ba      	ldr	r2, [r7, #8]
 800489e:	6992      	ldr	r2, [r2, #24]
 80048a0:	4311      	orrs	r1, r2
 80048a2:	68ba      	ldr	r2, [r7, #8]
 80048a4:	6812      	ldr	r2, [r2, #0]
 80048a6:	4311      	orrs	r1, r2
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	430a      	orrs	r2, r1
 80048ac:	615a      	str	r2, [r3, #20]
}
 80048ae:	e0a9      	b.n	8004a04 <QSPI_Config+0x2f0>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d056      	beq.n	8004966 <QSPI_Config+0x252>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	6892      	ldr	r2, [r2, #8]
 80048c0:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	69db      	ldr	r3, [r3, #28]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d02c      	beq.n	8004924 <QSPI_Config+0x210>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80048d2:	68ba      	ldr	r2, [r7, #8]
 80048d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80048d6:	4311      	orrs	r1, r2
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80048dc:	4311      	orrs	r1, r2
 80048de:	68ba      	ldr	r2, [r7, #8]
 80048e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80048e2:	4311      	orrs	r1, r2
 80048e4:	68ba      	ldr	r2, [r7, #8]
 80048e6:	6952      	ldr	r2, [r2, #20]
 80048e8:	0492      	lsls	r2, r2, #18
 80048ea:	4311      	orrs	r1, r2
 80048ec:	68ba      	ldr	r2, [r7, #8]
 80048ee:	6912      	ldr	r2, [r2, #16]
 80048f0:	4311      	orrs	r1, r2
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	6a12      	ldr	r2, [r2, #32]
 80048f6:	4311      	orrs	r1, r2
 80048f8:	68ba      	ldr	r2, [r7, #8]
 80048fa:	68d2      	ldr	r2, [r2, #12]
 80048fc:	4311      	orrs	r1, r2
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	69d2      	ldr	r2, [r2, #28]
 8004902:	4311      	orrs	r1, r2
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	6992      	ldr	r2, [r2, #24]
 8004908:	4311      	orrs	r1, r2
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	430a      	orrs	r2, r1
 800490e:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004916:	d075      	beq.n	8004a04 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	6852      	ldr	r2, [r2, #4]
 8004920:	619a      	str	r2, [r3, #24]
}
 8004922:	e06f      	b.n	8004a04 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68ba      	ldr	r2, [r7, #8]
 800492a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004930:	4311      	orrs	r1, r2
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004936:	4311      	orrs	r1, r2
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800493c:	4311      	orrs	r1, r2
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	6952      	ldr	r2, [r2, #20]
 8004942:	0492      	lsls	r2, r2, #18
 8004944:	4311      	orrs	r1, r2
 8004946:	68ba      	ldr	r2, [r7, #8]
 8004948:	6912      	ldr	r2, [r2, #16]
 800494a:	4311      	orrs	r1, r2
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	6a12      	ldr	r2, [r2, #32]
 8004950:	4311      	orrs	r1, r2
 8004952:	68ba      	ldr	r2, [r7, #8]
 8004954:	69d2      	ldr	r2, [r2, #28]
 8004956:	4311      	orrs	r1, r2
 8004958:	68ba      	ldr	r2, [r7, #8]
 800495a:	6992      	ldr	r2, [r2, #24]
 800495c:	4311      	orrs	r1, r2
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	430a      	orrs	r2, r1
 8004962:	615a      	str	r2, [r3, #20]
}
 8004964:	e04e      	b.n	8004a04 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	69db      	ldr	r3, [r3, #28]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d029      	beq.n	80049c2 <QSPI_Config+0x2ae>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800497a:	4311      	orrs	r1, r2
 800497c:	68ba      	ldr	r2, [r7, #8]
 800497e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004980:	4311      	orrs	r1, r2
 8004982:	68ba      	ldr	r2, [r7, #8]
 8004984:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004986:	4311      	orrs	r1, r2
 8004988:	68ba      	ldr	r2, [r7, #8]
 800498a:	6952      	ldr	r2, [r2, #20]
 800498c:	0492      	lsls	r2, r2, #18
 800498e:	4311      	orrs	r1, r2
 8004990:	68ba      	ldr	r2, [r7, #8]
 8004992:	6a12      	ldr	r2, [r2, #32]
 8004994:	4311      	orrs	r1, r2
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	68d2      	ldr	r2, [r2, #12]
 800499a:	4311      	orrs	r1, r2
 800499c:	68ba      	ldr	r2, [r7, #8]
 800499e:	69d2      	ldr	r2, [r2, #28]
 80049a0:	4311      	orrs	r1, r2
 80049a2:	68ba      	ldr	r2, [r7, #8]
 80049a4:	6992      	ldr	r2, [r2, #24]
 80049a6:	4311      	orrs	r1, r2
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	430a      	orrs	r2, r1
 80049ac:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80049b4:	d026      	beq.n	8004a04 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68ba      	ldr	r2, [r7, #8]
 80049bc:	6852      	ldr	r2, [r2, #4]
 80049be:	619a      	str	r2, [r3, #24]
}
 80049c0:	e020      	b.n	8004a04 <QSPI_Config+0x2f0>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d01c      	beq.n	8004a04 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68ba      	ldr	r2, [r7, #8]
 80049d0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80049d2:	68ba      	ldr	r2, [r7, #8]
 80049d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80049d6:	4311      	orrs	r1, r2
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80049dc:	4311      	orrs	r1, r2
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049e2:	4311      	orrs	r1, r2
 80049e4:	68ba      	ldr	r2, [r7, #8]
 80049e6:	6952      	ldr	r2, [r2, #20]
 80049e8:	0492      	lsls	r2, r2, #18
 80049ea:	4311      	orrs	r1, r2
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	6a12      	ldr	r2, [r2, #32]
 80049f0:	4311      	orrs	r1, r2
 80049f2:	68ba      	ldr	r2, [r7, #8]
 80049f4:	69d2      	ldr	r2, [r2, #28]
 80049f6:	4311      	orrs	r1, r2
 80049f8:	68ba      	ldr	r2, [r7, #8]
 80049fa:	6992      	ldr	r2, [r2, #24]
 80049fc:	4311      	orrs	r1, r2
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	430a      	orrs	r2, r1
 8004a02:	615a      	str	r2, [r3, #20]
}
 8004a04:	bf00      	nop
 8004a06:	3714      	adds	r7, #20
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b086      	sub	sp, #24
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 0310 	and.w	r3, r3, #16
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	f000 80d0 	beq.w	8004bca <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8004a2a:	4ba1      	ldr	r3, [pc, #644]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f003 030c 	and.w	r3, r3, #12
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d179      	bne.n	8004b2a <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004a36:	4b9e      	ldr	r3, [pc, #632]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d005      	beq.n	8004a4e <HAL_RCC_OscConfig+0x3e>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e33c      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a1a      	ldr	r2, [r3, #32]
 8004a52:	4b97      	ldr	r3, [pc, #604]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0308 	and.w	r3, r3, #8
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d004      	beq.n	8004a68 <HAL_RCC_OscConfig+0x58>
 8004a5e:	4b94      	ldr	r3, [pc, #592]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a66:	e005      	b.n	8004a74 <HAL_RCC_OscConfig+0x64>
 8004a68:	4b91      	ldr	r3, [pc, #580]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004a6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a6e:	091b      	lsrs	r3, r3, #4
 8004a70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d923      	bls.n	8004ac0 <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6a1b      	ldr	r3, [r3, #32]
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f000 fd25 	bl	80054cc <RCC_SetFlashLatencyFromMSIRange>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d001      	beq.n	8004a8c <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e31d      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a8c:	4a88      	ldr	r2, [pc, #544]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004a8e:	4b88      	ldr	r3, [pc, #544]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f043 0308 	orr.w	r3, r3, #8
 8004a96:	6013      	str	r3, [r2, #0]
 8004a98:	4985      	ldr	r1, [pc, #532]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004a9a:	4b85      	ldr	r3, [pc, #532]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a1b      	ldr	r3, [r3, #32]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004aaa:	4981      	ldr	r1, [pc, #516]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004aac:	4b80      	ldr	r3, [pc, #512]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	69db      	ldr	r3, [r3, #28]
 8004ab8:	021b      	lsls	r3, r3, #8
 8004aba:	4313      	orrs	r3, r2
 8004abc:	604b      	str	r3, [r1, #4]
 8004abe:	e022      	b.n	8004b06 <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ac0:	4a7b      	ldr	r2, [pc, #492]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004ac2:	4b7b      	ldr	r3, [pc, #492]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f043 0308 	orr.w	r3, r3, #8
 8004aca:	6013      	str	r3, [r2, #0]
 8004acc:	4978      	ldr	r1, [pc, #480]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004ace:	4b78      	ldr	r3, [pc, #480]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ade:	4974      	ldr	r1, [pc, #464]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004ae0:	4b73      	ldr	r3, [pc, #460]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	69db      	ldr	r3, [r3, #28]
 8004aec:	021b      	lsls	r3, r3, #8
 8004aee:	4313      	orrs	r3, r2
 8004af0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	4618      	mov	r0, r3
 8004af8:	f000 fce8 	bl	80054cc <RCC_SetFlashLatencyFromMSIRange>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d001      	beq.n	8004b06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e2e0      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b06:	f000 fbfd 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 8004b0a:	4601      	mov	r1, r0
 8004b0c:	4b68      	ldr	r3, [pc, #416]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	091b      	lsrs	r3, r3, #4
 8004b12:	f003 030f 	and.w	r3, r3, #15
 8004b16:	4a67      	ldr	r2, [pc, #412]	; (8004cb4 <HAL_RCC_OscConfig+0x2a4>)
 8004b18:	5cd3      	ldrb	r3, [r2, r3]
 8004b1a:	fa21 f303 	lsr.w	r3, r1, r3
 8004b1e:	4a66      	ldr	r2, [pc, #408]	; (8004cb8 <HAL_RCC_OscConfig+0x2a8>)
 8004b20:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8004b22:	2000      	movs	r0, #0
 8004b24:	f7fd f93a 	bl	8001d9c <HAL_InitTick>
 8004b28:	e04f      	b.n	8004bca <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d032      	beq.n	8004b98 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004b32:	4a5f      	ldr	r2, [pc, #380]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b34:	4b5e      	ldr	r3, [pc, #376]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f043 0301 	orr.w	r3, r3, #1
 8004b3c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b3e:	f7fd f957 	bl	8001df0 <HAL_GetTick>
 8004b42:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8004b44:	e008      	b.n	8004b58 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b46:	f7fd f953 	bl	8001df0 <HAL_GetTick>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	1ad3      	subs	r3, r2, r3
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d901      	bls.n	8004b58 <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e2b7      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8004b58:	4b55      	ldr	r3, [pc, #340]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 0302 	and.w	r3, r3, #2
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d0f0      	beq.n	8004b46 <HAL_RCC_OscConfig+0x136>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b64:	4a52      	ldr	r2, [pc, #328]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b66:	4b52      	ldr	r3, [pc, #328]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f043 0308 	orr.w	r3, r3, #8
 8004b6e:	6013      	str	r3, [r2, #0]
 8004b70:	494f      	ldr	r1, [pc, #316]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b72:	4b4f      	ldr	r3, [pc, #316]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b82:	494b      	ldr	r1, [pc, #300]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b84:	4b4a      	ldr	r3, [pc, #296]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	69db      	ldr	r3, [r3, #28]
 8004b90:	021b      	lsls	r3, r3, #8
 8004b92:	4313      	orrs	r3, r2
 8004b94:	604b      	str	r3, [r1, #4]
 8004b96:	e018      	b.n	8004bca <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004b98:	4a45      	ldr	r2, [pc, #276]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b9a:	4b45      	ldr	r3, [pc, #276]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f023 0301 	bic.w	r3, r3, #1
 8004ba2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ba4:	f7fd f924 	bl	8001df0 <HAL_GetTick>
 8004ba8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8004baa:	e008      	b.n	8004bbe <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004bac:	f7fd f920 	bl	8001df0 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e284      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8004bbe:	4b3c      	ldr	r3, [pc, #240]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1f0      	bne.n	8004bac <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d07a      	beq.n	8004ccc <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8004bd6:	4b36      	ldr	r3, [pc, #216]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	f003 030c 	and.w	r3, r3, #12
 8004bde:	2b08      	cmp	r3, #8
 8004be0:	d00b      	beq.n	8004bfa <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004be2:	4b33      	ldr	r3, [pc, #204]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8004bea:	2b0c      	cmp	r3, #12
 8004bec:	d111      	bne.n	8004c12 <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004bee:	4b30      	ldr	r3, [pc, #192]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	f003 0303 	and.w	r3, r3, #3
 8004bf6:	2b03      	cmp	r3, #3
 8004bf8:	d10b      	bne.n	8004c12 <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bfa:	4b2d      	ldr	r3, [pc, #180]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d061      	beq.n	8004cca <HAL_RCC_OscConfig+0x2ba>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d15d      	bne.n	8004cca <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e25a      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c1a:	d106      	bne.n	8004c2a <HAL_RCC_OscConfig+0x21a>
 8004c1c:	4a24      	ldr	r2, [pc, #144]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004c1e:	4b24      	ldr	r3, [pc, #144]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c26:	6013      	str	r3, [r2, #0]
 8004c28:	e01d      	b.n	8004c66 <HAL_RCC_OscConfig+0x256>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c32:	d10c      	bne.n	8004c4e <HAL_RCC_OscConfig+0x23e>
 8004c34:	4a1e      	ldr	r2, [pc, #120]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004c36:	4b1e      	ldr	r3, [pc, #120]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c3e:	6013      	str	r3, [r2, #0]
 8004c40:	4a1b      	ldr	r2, [pc, #108]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004c42:	4b1b      	ldr	r3, [pc, #108]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c4a:	6013      	str	r3, [r2, #0]
 8004c4c:	e00b      	b.n	8004c66 <HAL_RCC_OscConfig+0x256>
 8004c4e:	4a18      	ldr	r2, [pc, #96]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004c50:	4b17      	ldr	r3, [pc, #92]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c58:	6013      	str	r3, [r2, #0]
 8004c5a:	4a15      	ldr	r2, [pc, #84]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004c5c:	4b14      	ldr	r3, [pc, #80]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c64:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d013      	beq.n	8004c96 <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c6e:	f7fd f8bf 	bl	8001df0 <HAL_GetTick>
 8004c72:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8004c74:	e008      	b.n	8004c88 <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c76:	f7fd f8bb 	bl	8001df0 <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b64      	cmp	r3, #100	; 0x64
 8004c82:	d901      	bls.n	8004c88 <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e21f      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8004c88:	4b09      	ldr	r3, [pc, #36]	; (8004cb0 <HAL_RCC_OscConfig+0x2a0>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0f0      	beq.n	8004c76 <HAL_RCC_OscConfig+0x266>
 8004c94:	e01a      	b.n	8004ccc <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c96:	f7fd f8ab 	bl	8001df0 <HAL_GetTick>
 8004c9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8004c9c:	e00e      	b.n	8004cbc <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c9e:	f7fd f8a7 	bl	8001df0 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b64      	cmp	r3, #100	; 0x64
 8004caa:	d907      	bls.n	8004cbc <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e20b      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
 8004cb0:	40021000 	.word	0x40021000
 8004cb4:	08007d68 	.word	0x08007d68
 8004cb8:	2000003c 	.word	0x2000003c
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8004cbc:	4ba9      	ldr	r3, [pc, #676]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1ea      	bne.n	8004c9e <HAL_RCC_OscConfig+0x28e>
 8004cc8:	e000      	b.n	8004ccc <HAL_RCC_OscConfig+0x2bc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cca:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0302 	and.w	r3, r3, #2
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d069      	beq.n	8004dac <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8004cd8:	4ba2      	ldr	r3, [pc, #648]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f003 030c 	and.w	r3, r3, #12
 8004ce0:	2b04      	cmp	r3, #4
 8004ce2:	d00b      	beq.n	8004cfc <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004ce4:	4b9f      	ldr	r3, [pc, #636]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8004cec:	2b0c      	cmp	r3, #12
 8004cee:	d11c      	bne.n	8004d2a <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004cf0:	4b9c      	ldr	r3, [pc, #624]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	f003 0303 	and.w	r3, r3, #3
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	d116      	bne.n	8004d2a <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cfc:	4b99      	ldr	r3, [pc, #612]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d005      	beq.n	8004d14 <HAL_RCC_OscConfig+0x304>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d101      	bne.n	8004d14 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e1d9      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d14:	4993      	ldr	r1, [pc, #588]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004d16:	4b93      	ldr	r3, [pc, #588]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	061b      	lsls	r3, r3, #24
 8004d24:	4313      	orrs	r3, r2
 8004d26:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d28:	e040      	b.n	8004dac <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d023      	beq.n	8004d7a <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d32:	4a8c      	ldr	r2, [pc, #560]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004d34:	4b8b      	ldr	r3, [pc, #556]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d3e:	f7fd f857 	bl	8001df0 <HAL_GetTick>
 8004d42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8004d44:	e008      	b.n	8004d58 <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d46:	f7fd f853 	bl	8001df0 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e1b7      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8004d58:	4b82      	ldr	r3, [pc, #520]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d0f0      	beq.n	8004d46 <HAL_RCC_OscConfig+0x336>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d64:	497f      	ldr	r1, [pc, #508]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004d66:	4b7f      	ldr	r3, [pc, #508]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	061b      	lsls	r3, r3, #24
 8004d74:	4313      	orrs	r3, r2
 8004d76:	604b      	str	r3, [r1, #4]
 8004d78:	e018      	b.n	8004dac <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d7a:	4a7a      	ldr	r2, [pc, #488]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004d7c:	4b79      	ldr	r3, [pc, #484]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d86:	f7fd f833 	bl	8001df0 <HAL_GetTick>
 8004d8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8004d8c:	e008      	b.n	8004da0 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d8e:	f7fd f82f 	bl	8001df0 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e193      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8004da0:	4b70      	ldr	r3, [pc, #448]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1f0      	bne.n	8004d8e <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0308 	and.w	r3, r3, #8
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d03c      	beq.n	8004e32 <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	695b      	ldr	r3, [r3, #20]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d01c      	beq.n	8004dfa <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dc0:	4a68      	ldr	r2, [pc, #416]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004dc2:	4b68      	ldr	r3, [pc, #416]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004dc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dc8:	f043 0301 	orr.w	r3, r3, #1
 8004dcc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dd0:	f7fd f80e 	bl	8001df0 <HAL_GetTick>
 8004dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8004dd6:	e008      	b.n	8004dea <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dd8:	f7fd f80a 	bl	8001df0 <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d901      	bls.n	8004dea <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e16e      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8004dea:	4b5e      	ldr	r3, [pc, #376]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004dec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d0ef      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x3c8>
 8004df8:	e01b      	b.n	8004e32 <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dfa:	4a5a      	ldr	r2, [pc, #360]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004dfc:	4b59      	ldr	r3, [pc, #356]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e02:	f023 0301 	bic.w	r3, r3, #1
 8004e06:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e0a:	f7fc fff1 	bl	8001df0 <HAL_GetTick>
 8004e0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8004e10:	e008      	b.n	8004e24 <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e12:	f7fc ffed 	bl	8001df0 <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d901      	bls.n	8004e24 <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e151      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8004e24:	4b4f      	ldr	r3, [pc, #316]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e2a:	f003 0302 	and.w	r3, r3, #2
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1ef      	bne.n	8004e12 <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0304 	and.w	r3, r3, #4
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	f000 80a6 	beq.w	8004f8c <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e40:	2300      	movs	r3, #0
 8004e42:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004e44:	4b47      	ldr	r3, [pc, #284]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d10d      	bne.n	8004e6c <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e50:	4a44      	ldr	r2, [pc, #272]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004e52:	4b44      	ldr	r3, [pc, #272]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e5a:	6593      	str	r3, [r2, #88]	; 0x58
 8004e5c:	4b41      	ldr	r3, [pc, #260]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e64:	60fb      	str	r3, [r7, #12]
 8004e66:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e6c:	4b3e      	ldr	r3, [pc, #248]	; (8004f68 <HAL_RCC_OscConfig+0x558>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d118      	bne.n	8004eaa <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e78:	4a3b      	ldr	r2, [pc, #236]	; (8004f68 <HAL_RCC_OscConfig+0x558>)
 8004e7a:	4b3b      	ldr	r3, [pc, #236]	; (8004f68 <HAL_RCC_OscConfig+0x558>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e84:	f7fc ffb4 	bl	8001df0 <HAL_GetTick>
 8004e88:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e8a:	e008      	b.n	8004e9e <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e8c:	f7fc ffb0 	bl	8001df0 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e114      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e9e:	4b32      	ldr	r3, [pc, #200]	; (8004f68 <HAL_RCC_OscConfig+0x558>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0f0      	beq.n	8004e8c <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d108      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x4b4>
 8004eb2:	4a2c      	ldr	r2, [pc, #176]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004eb4:	4b2b      	ldr	r3, [pc, #172]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eba:	f043 0301 	orr.w	r3, r3, #1
 8004ebe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ec2:	e024      	b.n	8004f0e <HAL_RCC_OscConfig+0x4fe>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	2b05      	cmp	r3, #5
 8004eca:	d110      	bne.n	8004eee <HAL_RCC_OscConfig+0x4de>
 8004ecc:	4a25      	ldr	r2, [pc, #148]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004ece:	4b25      	ldr	r3, [pc, #148]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ed4:	f043 0304 	orr.w	r3, r3, #4
 8004ed8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004edc:	4a21      	ldr	r2, [pc, #132]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004ede:	4b21      	ldr	r3, [pc, #132]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ee4:	f043 0301 	orr.w	r3, r3, #1
 8004ee8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004eec:	e00f      	b.n	8004f0e <HAL_RCC_OscConfig+0x4fe>
 8004eee:	4a1d      	ldr	r2, [pc, #116]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004ef0:	4b1c      	ldr	r3, [pc, #112]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ef6:	f023 0301 	bic.w	r3, r3, #1
 8004efa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004efe:	4a19      	ldr	r2, [pc, #100]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004f00:	4b18      	ldr	r3, [pc, #96]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f06:	f023 0304 	bic.w	r3, r3, #4
 8004f0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d016      	beq.n	8004f44 <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f16:	f7fc ff6b 	bl	8001df0 <HAL_GetTick>
 8004f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8004f1c:	e00a      	b.n	8004f34 <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f1e:	f7fc ff67 	bl	8001df0 <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d901      	bls.n	8004f34 <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 8004f30:	2303      	movs	r3, #3
 8004f32:	e0c9      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8004f34:	4b0b      	ldr	r3, [pc, #44]	; (8004f64 <HAL_RCC_OscConfig+0x554>)
 8004f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f3a:	f003 0302 	and.w	r3, r3, #2
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d0ed      	beq.n	8004f1e <HAL_RCC_OscConfig+0x50e>
 8004f42:	e01a      	b.n	8004f7a <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f44:	f7fc ff54 	bl	8001df0 <HAL_GetTick>
 8004f48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8004f4a:	e00f      	b.n	8004f6c <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f4c:	f7fc ff50 	bl	8001df0 <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d906      	bls.n	8004f6c <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e0b2      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
 8004f62:	bf00      	nop
 8004f64:	40021000 	.word	0x40021000
 8004f68:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8004f6c:	4b58      	ldr	r3, [pc, #352]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8004f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1e8      	bne.n	8004f4c <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f7a:	7dfb      	ldrb	r3, [r7, #23]
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d105      	bne.n	8004f8c <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f80:	4a53      	ldr	r2, [pc, #332]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8004f82:	4b53      	ldr	r3, [pc, #332]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8004f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f8a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 8098 	beq.w	80050c6 <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f96:	4b4e      	ldr	r3, [pc, #312]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f003 030c 	and.w	r3, r3, #12
 8004f9e:	2b0c      	cmp	r3, #12
 8004fa0:	f000 808f 	beq.w	80050c2 <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d156      	bne.n	800505a <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fac:	4a48      	ldr	r2, [pc, #288]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8004fae:	4b48      	ldr	r3, [pc, #288]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb8:	f7fc ff1a 	bl	8001df0 <HAL_GetTick>
 8004fbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8004fbe:	e008      	b.n	8004fd2 <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fc0:	f7fc ff16 	bl	8001df0 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e07a      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8004fd2:	4b3f      	ldr	r3, [pc, #252]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d1f0      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x5b0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fde:	493c      	ldr	r1, [pc, #240]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	011a      	lsls	r2, r3, #4
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fec:	021b      	lsls	r3, r3, #8
 8004fee:	431a      	orrs	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff4:	091b      	lsrs	r3, r3, #4
 8004ff6:	045b      	lsls	r3, r3, #17
 8004ff8:	431a      	orrs	r2, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ffe:	431a      	orrs	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005004:	085b      	lsrs	r3, r3, #1
 8005006:	3b01      	subs	r3, #1
 8005008:	055b      	lsls	r3, r3, #21
 800500a:	431a      	orrs	r2, r3
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005010:	085b      	lsrs	r3, r3, #1
 8005012:	3b01      	subs	r3, #1
 8005014:	065b      	lsls	r3, r3, #25
 8005016:	4313      	orrs	r3, r2
 8005018:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800501a:	4a2d      	ldr	r2, [pc, #180]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 800501c:	4b2c      	ldr	r3, [pc, #176]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005024:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005026:	4a2a      	ldr	r2, [pc, #168]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8005028:	4b29      	ldr	r3, [pc, #164]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005030:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005032:	f7fc fedd 	bl	8001df0 <HAL_GetTick>
 8005036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8005038:	e008      	b.n	800504c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800503a:	f7fc fed9 	bl	8001df0 <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b02      	cmp	r3, #2
 8005046:	d901      	bls.n	800504c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e03d      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 800504c:	4b20      	ldr	r3, [pc, #128]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0f0      	beq.n	800503a <HAL_RCC_OscConfig+0x62a>
 8005058:	e035      	b.n	80050c6 <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800505a:	4a1d      	ldr	r2, [pc, #116]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 800505c:	4b1c      	ldr	r3, [pc, #112]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005064:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8005066:	4b1a      	ldr	r3, [pc, #104]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d10b      	bne.n	800508a <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           &&
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8005072:	4b17      	ldr	r3, [pc, #92]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
           &&
 800507a:	2b00      	cmp	r3, #0
 800507c:	d105      	bne.n	800508a <HAL_RCC_OscConfig+0x67a>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800507e:	4a14      	ldr	r2, [pc, #80]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8005080:	4b13      	ldr	r3, [pc, #76]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	f023 0303 	bic.w	r3, r3, #3
 8005088:	60d3      	str	r3, [r2, #12]
        }

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800508a:	4a11      	ldr	r2, [pc, #68]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 800508c:	4b10      	ldr	r3, [pc, #64]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005094:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005098:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509a:	f7fc fea9 	bl	8001df0 <HAL_GetTick>
 800509e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80050a0:	e008      	b.n	80050b4 <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050a2:	f7fc fea5 	bl	8001df0 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e009      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80050b4:	4b06      	ldr	r3, [pc, #24]	; (80050d0 <HAL_RCC_OscConfig+0x6c0>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d1f0      	bne.n	80050a2 <HAL_RCC_OscConfig+0x692>
 80050c0:	e001      	b.n	80050c6 <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e000      	b.n	80050c8 <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3718      	adds	r7, #24
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	40021000 	.word	0x40021000

080050d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80050de:	2300      	movs	r3, #0
 80050e0:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 80050e2:	4b84      	ldr	r3, [pc, #528]	; (80052f4 <HAL_RCC_ClockConfig+0x220>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 0207 	and.w	r2, r3, #7
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d210      	bcs.n	8005112 <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050f0:	4980      	ldr	r1, [pc, #512]	; (80052f4 <HAL_RCC_ClockConfig+0x220>)
 80050f2:	4b80      	ldr	r3, [pc, #512]	; (80052f4 <HAL_RCC_ClockConfig+0x220>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f023 0207 	bic.w	r2, r3, #7
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8005100:	4b7c      	ldr	r3, [pc, #496]	; (80052f4 <HAL_RCC_ClockConfig+0x220>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 0207 	and.w	r2, r3, #7
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	429a      	cmp	r2, r3
 800510c:	d001      	beq.n	8005112 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e0ec      	b.n	80052ec <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	2b00      	cmp	r3, #0
 800511c:	f000 808e 	beq.w	800523c <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	2b03      	cmp	r3, #3
 8005126:	d107      	bne.n	8005138 <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8005128:	4b73      	ldr	r3, [pc, #460]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005130:	2b00      	cmp	r3, #0
 8005132:	d121      	bne.n	8005178 <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e0d9      	b.n	80052ec <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	2b02      	cmp	r3, #2
 800513e:	d107      	bne.n	8005150 <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8005140:	4b6d      	ldr	r3, [pc, #436]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d115      	bne.n	8005178 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e0cd      	b.n	80052ec <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d107      	bne.n	8005168 <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8005158:	4b67      	ldr	r3, [pc, #412]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0302 	and.w	r3, r3, #2
 8005160:	2b00      	cmp	r3, #0
 8005162:	d109      	bne.n	8005178 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e0c1      	b.n	80052ec <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8005168:	4b63      	ldr	r3, [pc, #396]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005170:	2b00      	cmp	r3, #0
 8005172:	d101      	bne.n	8005178 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e0b9      	b.n	80052ec <HAL_RCC_ClockConfig+0x218>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005178:	495f      	ldr	r1, [pc, #380]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 800517a:	4b5f      	ldr	r3, [pc, #380]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f023 0203 	bic.w	r2, r3, #3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	4313      	orrs	r3, r2
 8005188:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800518a:	f7fc fe31 	bl	8001df0 <HAL_GetTick>
 800518e:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2b03      	cmp	r3, #3
 8005196:	d112      	bne.n	80051be <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005198:	e00a      	b.n	80051b0 <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800519a:	f7fc fe29 	bl	8001df0 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e09d      	b.n	80052ec <HAL_RCC_ClockConfig+0x218>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051b0:	4b51      	ldr	r3, [pc, #324]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	f003 030c 	and.w	r3, r3, #12
 80051b8:	2b0c      	cmp	r3, #12
 80051ba:	d1ee      	bne.n	800519a <HAL_RCC_ClockConfig+0xc6>
 80051bc:	e03e      	b.n	800523c <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	d112      	bne.n	80051ec <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80051c6:	e00a      	b.n	80051de <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051c8:	f7fc fe12 	bl	8001df0 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e086      	b.n	80052ec <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80051de:	4b46      	ldr	r3, [pc, #280]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f003 030c 	and.w	r3, r3, #12
 80051e6:	2b08      	cmp	r3, #8
 80051e8:	d1ee      	bne.n	80051c8 <HAL_RCC_ClockConfig+0xf4>
 80051ea:	e027      	b.n	800523c <HAL_RCC_ClockConfig+0x168>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d11d      	bne.n	8005230 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 80051f4:	e00a      	b.n	800520c <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051f6:	f7fc fdfb 	bl	8001df0 <HAL_GetTick>
 80051fa:	4602      	mov	r2, r0
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	f241 3288 	movw	r2, #5000	; 0x1388
 8005204:	4293      	cmp	r3, r2
 8005206:	d901      	bls.n	800520c <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e06f      	b.n	80052ec <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 800520c:	4b3a      	ldr	r3, [pc, #232]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f003 030c 	and.w	r3, r3, #12
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1ee      	bne.n	80051f6 <HAL_RCC_ClockConfig+0x122>
 8005218:	e010      	b.n	800523c <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800521a:	f7fc fde9 	bl	8001df0 <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	f241 3288 	movw	r2, #5000	; 0x1388
 8005228:	4293      	cmp	r3, r2
 800522a:	d901      	bls.n	8005230 <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 800522c:	2303      	movs	r3, #3
 800522e:	e05d      	b.n	80052ec <HAL_RCC_ClockConfig+0x218>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8005230:	4b31      	ldr	r3, [pc, #196]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f003 030c 	and.w	r3, r3, #12
 8005238:	2b04      	cmp	r3, #4
 800523a:	d1ee      	bne.n	800521a <HAL_RCC_ClockConfig+0x146>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d008      	beq.n	800525a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005248:	492b      	ldr	r1, [pc, #172]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 800524a:	4b2b      	ldr	r3, [pc, #172]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	4313      	orrs	r3, r2
 8005258:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 800525a:	4b26      	ldr	r3, [pc, #152]	; (80052f4 <HAL_RCC_ClockConfig+0x220>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0207 	and.w	r2, r3, #7
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	429a      	cmp	r2, r3
 8005266:	d910      	bls.n	800528a <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005268:	4922      	ldr	r1, [pc, #136]	; (80052f4 <HAL_RCC_ClockConfig+0x220>)
 800526a:	4b22      	ldr	r3, [pc, #136]	; (80052f4 <HAL_RCC_ClockConfig+0x220>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f023 0207 	bic.w	r2, r3, #7
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	4313      	orrs	r3, r2
 8005276:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8005278:	4b1e      	ldr	r3, [pc, #120]	; (80052f4 <HAL_RCC_ClockConfig+0x220>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0207 	and.w	r2, r3, #7
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	429a      	cmp	r2, r3
 8005284:	d001      	beq.n	800528a <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e030      	b.n	80052ec <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0304 	and.w	r3, r3, #4
 8005292:	2b00      	cmp	r3, #0
 8005294:	d008      	beq.n	80052a8 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005296:	4918      	ldr	r1, [pc, #96]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 8005298:	4b17      	ldr	r3, [pc, #92]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0308 	and.w	r3, r3, #8
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d009      	beq.n	80052c8 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052b4:	4910      	ldr	r1, [pc, #64]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 80052b6:	4b10      	ldr	r3, [pc, #64]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	00db      	lsls	r3, r3, #3
 80052c4:	4313      	orrs	r3, r2
 80052c6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80052c8:	f000 f81c 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 80052cc:	4601      	mov	r1, r0
 80052ce:	4b0a      	ldr	r3, [pc, #40]	; (80052f8 <HAL_RCC_ClockConfig+0x224>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	091b      	lsrs	r3, r3, #4
 80052d4:	f003 030f 	and.w	r3, r3, #15
 80052d8:	4a08      	ldr	r2, [pc, #32]	; (80052fc <HAL_RCC_ClockConfig+0x228>)
 80052da:	5cd3      	ldrb	r3, [r2, r3]
 80052dc:	fa21 f303 	lsr.w	r3, r1, r3
 80052e0:	4a07      	ldr	r2, [pc, #28]	; (8005300 <HAL_RCC_ClockConfig+0x22c>)
 80052e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80052e4:	2000      	movs	r0, #0
 80052e6:	f7fc fd59 	bl	8001d9c <HAL_InitTick>

  return HAL_OK;
 80052ea:	2300      	movs	r3, #0
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3710      	adds	r7, #16
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	40022000 	.word	0x40022000
 80052f8:	40021000 	.word	0x40021000
 80052fc:	08007d68 	.word	0x08007d68
 8005300:	2000003c 	.word	0x2000003c

08005304 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005304:	b480      	push	{r7}
 8005306:	b087      	sub	sp, #28
 8005308:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 800530a:	2300      	movs	r3, #0
 800530c:	617b      	str	r3, [r7, #20]
 800530e:	2300      	movs	r3, #0
 8005310:	613b      	str	r3, [r7, #16]
 8005312:	2300      	movs	r3, #0
 8005314:	60bb      	str	r3, [r7, #8]
 8005316:	2302      	movs	r3, #2
 8005318:	607b      	str	r3, [r7, #4]
 800531a:	2302      	movs	r3, #2
 800531c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800531e:	2300      	movs	r3, #0
 8005320:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8005322:	4b4c      	ldr	r3, [pc, #304]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f003 030c 	and.w	r3, r3, #12
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00b      	beq.n	8005346 <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 800532e:	4b49      	ldr	r3, [pc, #292]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8005336:	2b0c      	cmp	r3, #12
 8005338:	d127      	bne.n	800538a <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 800533a:	4b46      	ldr	r3, [pc, #280]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	f003 0303 	and.w	r3, r3, #3
 8005342:	2b01      	cmp	r3, #1
 8005344:	d121      	bne.n	800538a <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8005346:	4b43      	ldr	r3, [pc, #268]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 0308 	and.w	r3, r3, #8
 800534e:	2b00      	cmp	r3, #0
 8005350:	d107      	bne.n	8005362 <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005352:	4b40      	ldr	r3, [pc, #256]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 8005354:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005358:	0a1b      	lsrs	r3, r3, #8
 800535a:	f003 030f 	and.w	r3, r3, #15
 800535e:	617b      	str	r3, [r7, #20]
 8005360:	e005      	b.n	800536e <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005362:	4b3c      	ldr	r3, [pc, #240]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	091b      	lsrs	r3, r3, #4
 8005368:	f003 030f 	and.w	r3, r3, #15
 800536c:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800536e:	4a3a      	ldr	r2, [pc, #232]	; (8005458 <HAL_RCC_GetSysClockFreq+0x154>)
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005376:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8005378:	4b36      	ldr	r3, [pc, #216]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 030c 	and.w	r3, r3, #12
 8005380:	2b00      	cmp	r3, #0
 8005382:	d113      	bne.n	80053ac <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	60fb      	str	r3, [r7, #12]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8005388:	e010      	b.n	80053ac <HAL_RCC_GetSysClockFreq+0xa8>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800538a:	4b32      	ldr	r3, [pc, #200]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	f003 030c 	and.w	r3, r3, #12
 8005392:	2b04      	cmp	r3, #4
 8005394:	d102      	bne.n	800539c <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005396:	4b31      	ldr	r3, [pc, #196]	; (800545c <HAL_RCC_GetSysClockFreq+0x158>)
 8005398:	60fb      	str	r3, [r7, #12]
 800539a:	e007      	b.n	80053ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800539c:	4b2d      	ldr	r3, [pc, #180]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f003 030c 	and.w	r3, r3, #12
 80053a4:	2b08      	cmp	r3, #8
 80053a6:	d101      	bne.n	80053ac <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80053a8:	4b2d      	ldr	r3, [pc, #180]	; (8005460 <HAL_RCC_GetSysClockFreq+0x15c>)
 80053aa:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80053ac:	4b29      	ldr	r3, [pc, #164]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	f003 030c 	and.w	r3, r3, #12
 80053b4:	2b0c      	cmp	r3, #12
 80053b6:	d145      	bne.n	8005444 <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80053b8:	4b26      	ldr	r3, [pc, #152]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	f003 0303 	and.w	r3, r3, #3
 80053c0:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80053c2:	4b24      	ldr	r3, [pc, #144]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	091b      	lsrs	r3, r3, #4
 80053c8:	f003 0307 	and.w	r3, r3, #7
 80053cc:	3301      	adds	r3, #1
 80053ce:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d002      	beq.n	80053dc <HAL_RCC_GetSysClockFreq+0xd8>
 80053d6:	2b03      	cmp	r3, #3
 80053d8:	d00d      	beq.n	80053f6 <HAL_RCC_GetSysClockFreq+0xf2>
 80053da:	e019      	b.n	8005410 <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80053dc:	4a1f      	ldr	r2, [pc, #124]	; (800545c <HAL_RCC_GetSysClockFreq+0x158>)
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e4:	4a1b      	ldr	r2, [pc, #108]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 80053e6:	68d2      	ldr	r2, [r2, #12]
 80053e8:	0a12      	lsrs	r2, r2, #8
 80053ea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80053ee:	fb02 f303 	mul.w	r3, r2, r3
 80053f2:	613b      	str	r3, [r7, #16]
      break;
 80053f4:	e019      	b.n	800542a <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80053f6:	4a1a      	ldr	r2, [pc, #104]	; (8005460 <HAL_RCC_GetSysClockFreq+0x15c>)
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80053fe:	4a15      	ldr	r2, [pc, #84]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 8005400:	68d2      	ldr	r2, [r2, #12]
 8005402:	0a12      	lsrs	r2, r2, #8
 8005404:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005408:	fb02 f303 	mul.w	r3, r2, r3
 800540c:	613b      	str	r3, [r7, #16]
      break;
 800540e:	e00c      	b.n	800542a <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005410:	697a      	ldr	r2, [r7, #20]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	fbb2 f3f3 	udiv	r3, r2, r3
 8005418:	4a0e      	ldr	r2, [pc, #56]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 800541a:	68d2      	ldr	r2, [r2, #12]
 800541c:	0a12      	lsrs	r2, r2, #8
 800541e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005422:	fb02 f303 	mul.w	r3, r2, r3
 8005426:	613b      	str	r3, [r7, #16]
      break;
 8005428:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800542a:	4b0a      	ldr	r3, [pc, #40]	; (8005454 <HAL_RCC_GetSysClockFreq+0x150>)
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	0e5b      	lsrs	r3, r3, #25
 8005430:	f003 0303 	and.w	r3, r3, #3
 8005434:	3301      	adds	r3, #1
 8005436:	005b      	lsls	r3, r3, #1
 8005438:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005442:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8005444:	68fb      	ldr	r3, [r7, #12]
}
 8005446:	4618      	mov	r0, r3
 8005448:	371c      	adds	r7, #28
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	40021000 	.word	0x40021000
 8005458:	08007d80 	.word	0x08007d80
 800545c:	00f42400 	.word	0x00f42400
 8005460:	007a1200 	.word	0x007a1200

08005464 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005464:	b480      	push	{r7}
 8005466:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005468:	4b03      	ldr	r3, [pc, #12]	; (8005478 <HAL_RCC_GetHCLKFreq+0x14>)
 800546a:	681b      	ldr	r3, [r3, #0]
}
 800546c:	4618      	mov	r0, r3
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	2000003c 	.word	0x2000003c

0800547c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005480:	f7ff fff0 	bl	8005464 <HAL_RCC_GetHCLKFreq>
 8005484:	4601      	mov	r1, r0
 8005486:	4b05      	ldr	r3, [pc, #20]	; (800549c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	0a1b      	lsrs	r3, r3, #8
 800548c:	f003 0307 	and.w	r3, r3, #7
 8005490:	4a03      	ldr	r2, [pc, #12]	; (80054a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005492:	5cd3      	ldrb	r3, [r2, r3]
 8005494:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005498:	4618      	mov	r0, r3
 800549a:	bd80      	pop	{r7, pc}
 800549c:	40021000 	.word	0x40021000
 80054a0:	08007d78 	.word	0x08007d78

080054a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054a8:	f7ff ffdc 	bl	8005464 <HAL_RCC_GetHCLKFreq>
 80054ac:	4601      	mov	r1, r0
 80054ae:	4b05      	ldr	r3, [pc, #20]	; (80054c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	0adb      	lsrs	r3, r3, #11
 80054b4:	f003 0307 	and.w	r3, r3, #7
 80054b8:	4a03      	ldr	r2, [pc, #12]	; (80054c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054ba:	5cd3      	ldrb	r3, [r2, r3]
 80054bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	40021000 	.word	0x40021000
 80054c8:	08007d78 	.word	0x08007d78

080054cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 80054d4:	2300      	movs	r3, #0
 80054d6:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80054d8:	2300      	movs	r3, #0
 80054da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80054dc:	4b2a      	ldr	r3, [pc, #168]	; (8005588 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d003      	beq.n	80054f0 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80054e8:	f7fe fa4a 	bl	8003980 <HAL_PWREx_GetVoltageRange>
 80054ec:	6178      	str	r0, [r7, #20]
 80054ee:	e014      	b.n	800551a <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80054f0:	4a25      	ldr	r2, [pc, #148]	; (8005588 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054f2:	4b25      	ldr	r3, [pc, #148]	; (8005588 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054fa:	6593      	str	r3, [r2, #88]	; 0x58
 80054fc:	4b22      	ldr	r3, [pc, #136]	; (8005588 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005500:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005504:	60fb      	str	r3, [r7, #12]
 8005506:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005508:	f7fe fa3a 	bl	8003980 <HAL_PWREx_GetVoltageRange>
 800550c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800550e:	4a1e      	ldr	r2, [pc, #120]	; (8005588 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005510:	4b1d      	ldr	r3, [pc, #116]	; (8005588 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005514:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005518:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005520:	d10b      	bne.n	800553a <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b80      	cmp	r3, #128	; 0x80
 8005526:	d919      	bls.n	800555c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2ba0      	cmp	r3, #160	; 0xa0
 800552c:	d902      	bls.n	8005534 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800552e:	2302      	movs	r3, #2
 8005530:	613b      	str	r3, [r7, #16]
 8005532:	e013      	b.n	800555c <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005534:	2301      	movs	r3, #1
 8005536:	613b      	str	r3, [r7, #16]
 8005538:	e010      	b.n	800555c <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b80      	cmp	r3, #128	; 0x80
 800553e:	d902      	bls.n	8005546 <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005540:	2303      	movs	r3, #3
 8005542:	613b      	str	r3, [r7, #16]
 8005544:	e00a      	b.n	800555c <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2b80      	cmp	r3, #128	; 0x80
 800554a:	d102      	bne.n	8005552 <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800554c:	2302      	movs	r3, #2
 800554e:	613b      	str	r3, [r7, #16]
 8005550:	e004      	b.n	800555c <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2b70      	cmp	r3, #112	; 0x70
 8005556:	d101      	bne.n	800555c <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005558:	2301      	movs	r3, #1
 800555a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800555c:	490b      	ldr	r1, [pc, #44]	; (800558c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800555e:	4b0b      	ldr	r3, [pc, #44]	; (800558c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f023 0207 	bic.w	r2, r3, #7
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	4313      	orrs	r3, r2
 800556a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 800556c:	4b07      	ldr	r3, [pc, #28]	; (800558c <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0207 	and.w	r2, r3, #7
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	429a      	cmp	r2, r3
 8005578:	d001      	beq.n	800557e <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e000      	b.n	8005580 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }

  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3718      	adds	r7, #24
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	40021000 	.word	0x40021000
 800558c:	40022000 	.word	0x40022000

08005590 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8005598:	2300      	movs	r3, #0
 800559a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800559c:	2300      	movs	r3, #0
 800559e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80055a0:	2300      	movs	r3, #0
 80055a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80055a4:	2300      	movs	r3, #0
 80055a6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d03f      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055bc:	d01c      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x68>
 80055be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055c2:	d802      	bhi.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x3a>
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00e      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80055c8:	e01f      	b.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80055ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80055ce:	d003      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
 80055d0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80055d4:	d01c      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0x80>
 80055d6:	e018      	b.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80055d8:	4a82      	ldr	r2, [pc, #520]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80055da:	4b82      	ldr	r3, [pc, #520]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055e2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055e4:	e015      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	3304      	adds	r3, #4
 80055ea:	2100      	movs	r1, #0
 80055ec:	4618      	mov	r0, r3
 80055ee:	f000 ffa5 	bl	800653c <RCCEx_PLLSAI1_Config>
 80055f2:	4603      	mov	r3, r0
 80055f4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055f6:	e00c      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	3320      	adds	r3, #32
 80055fc:	2100      	movs	r1, #0
 80055fe:	4618      	mov	r0, r3
 8005600:	f001 f88e 	bl	8006720 <RCCEx_PLLSAI2_Config>
 8005604:	4603      	mov	r3, r0
 8005606:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005608:	e003      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	74fb      	strb	r3, [r7, #19]
      break;
 800560e:	e000      	b.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x82>
      break;
 8005610:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005612:	7cfb      	ldrb	r3, [r7, #19]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d10b      	bne.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005618:	4972      	ldr	r1, [pc, #456]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800561a:	4b72      	ldr	r3, [pc, #456]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800561c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005620:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005628:	4313      	orrs	r3, r2
 800562a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800562e:	e001      	b.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005630:	7cfb      	ldrb	r3, [r7, #19]
 8005632:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800563c:	2b00      	cmp	r3, #0
 800563e:	d03f      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005644:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005648:	d01c      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800564a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800564e:	d802      	bhi.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0xc6>
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00e      	beq.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005654:	e01f      	b.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005656:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800565a:	d003      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800565c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005660:	d01c      	beq.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005662:	e018      	b.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005664:	4a5f      	ldr	r2, [pc, #380]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005666:	4b5f      	ldr	r3, [pc, #380]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800566e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005670:	e015      	b.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	3304      	adds	r3, #4
 8005676:	2100      	movs	r1, #0
 8005678:	4618      	mov	r0, r3
 800567a:	f000 ff5f 	bl	800653c <RCCEx_PLLSAI1_Config>
 800567e:	4603      	mov	r3, r0
 8005680:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005682:	e00c      	b.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	3320      	adds	r3, #32
 8005688:	2100      	movs	r1, #0
 800568a:	4618      	mov	r0, r3
 800568c:	f001 f848 	bl	8006720 <RCCEx_PLLSAI2_Config>
 8005690:	4603      	mov	r3, r0
 8005692:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005694:	e003      	b.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	74fb      	strb	r3, [r7, #19]
      break;
 800569a:	e000      	b.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800569c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800569e:	7cfb      	ldrb	r3, [r7, #19]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d10b      	bne.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80056a4:	494f      	ldr	r1, [pc, #316]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056a6:	4b4f      	ldr	r3, [pc, #316]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056ac:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056b4:	4313      	orrs	r3, r2
 80056b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80056ba:	e001      	b.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056bc:	7cfb      	ldrb	r3, [r7, #19]
 80056be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	f000 809a 	beq.w	8005802 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056ce:	2300      	movs	r3, #0
 80056d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056d2:	4b44      	ldr	r3, [pc, #272]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d10d      	bne.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056de:	4a41      	ldr	r2, [pc, #260]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056e0:	4b40      	ldr	r3, [pc, #256]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056e8:	6593      	str	r3, [r2, #88]	; 0x58
 80056ea:	4b3e      	ldr	r3, [pc, #248]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80056ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056f2:	60bb      	str	r3, [r7, #8]
 80056f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056f6:	2301      	movs	r3, #1
 80056f8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056fa:	4a3b      	ldr	r2, [pc, #236]	; (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056fc:	4b3a      	ldr	r3, [pc, #232]	; (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005704:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005706:	f7fc fb73 	bl	8001df0 <HAL_GetTick>
 800570a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 800570c:	e009      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800570e:	f7fc fb6f 	bl	8001df0 <HAL_GetTick>
 8005712:	4602      	mov	r2, r0
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	2b02      	cmp	r3, #2
 800571a:	d902      	bls.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 800571c:	2303      	movs	r3, #3
 800571e:	74fb      	strb	r3, [r7, #19]
        break;
 8005720:	e005      	b.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x19e>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 8005722:	4b31      	ldr	r3, [pc, #196]	; (80057e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800572a:	2b00      	cmp	r3, #0
 800572c:	d0ef      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x17e>
      }
    }

    if(ret == HAL_OK)
 800572e:	7cfb      	ldrb	r3, [r7, #19]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d15b      	bne.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005734:	4b2b      	ldr	r3, [pc, #172]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800573a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800573e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d01f      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	429a      	cmp	r2, r3
 8005750:	d019      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005752:	4b24      	ldr	r3, [pc, #144]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005754:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005758:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800575c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800575e:	4a21      	ldr	r2, [pc, #132]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005760:	4b20      	ldr	r3, [pc, #128]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005766:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800576a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800576e:	4a1d      	ldr	r2, [pc, #116]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005770:	4b1c      	ldr	r3, [pc, #112]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800577a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800577e:	4a19      	ldr	r2, [pc, #100]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	f003 0301 	and.w	r3, r3, #1
 800578c:	2b00      	cmp	r3, #0
 800578e:	d016      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005790:	f7fc fb2e 	bl	8001df0 <HAL_GetTick>
 8005794:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8005796:	e00b      	b.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005798:	f7fc fb2a 	bl	8001df0 <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d902      	bls.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	74fb      	strb	r3, [r7, #19]
            break;
 80057ae:	e006      	b.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x22e>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80057b0:	4b0c      	ldr	r3, [pc, #48]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057b6:	f003 0302 	and.w	r3, r3, #2
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d0ec      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x208>
          }
        }
      }

      if(ret == HAL_OK)
 80057be:	7cfb      	ldrb	r3, [r7, #19]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10c      	bne.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057c4:	4907      	ldr	r1, [pc, #28]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057c6:	4b07      	ldr	r3, [pc, #28]	; (80057e4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80057c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057d6:	4313      	orrs	r3, r2
 80057d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80057dc:	e008      	b.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80057de:	7cfb      	ldrb	r3, [r7, #19]
 80057e0:	74bb      	strb	r3, [r7, #18]
 80057e2:	e005      	b.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x260>
 80057e4:	40021000 	.word	0x40021000
 80057e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ec:	7cfb      	ldrb	r3, [r7, #19]
 80057ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057f0:	7c7b      	ldrb	r3, [r7, #17]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d105      	bne.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057f6:	4a9e      	ldr	r2, [pc, #632]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80057f8:	4b9d      	ldr	r3, [pc, #628]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80057fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005800:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00a      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800580e:	4998      	ldr	r1, [pc, #608]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005810:	4b97      	ldr	r3, [pc, #604]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005816:	f023 0203 	bic.w	r2, r3, #3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800581e:	4313      	orrs	r3, r2
 8005820:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0302 	and.w	r3, r3, #2
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00a      	beq.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005830:	498f      	ldr	r1, [pc, #572]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005832:	4b8f      	ldr	r3, [pc, #572]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005838:	f023 020c 	bic.w	r2, r3, #12
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005840:	4313      	orrs	r3, r2
 8005842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 0304 	and.w	r3, r3, #4
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00a      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005852:	4987      	ldr	r1, [pc, #540]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005854:	4b86      	ldr	r3, [pc, #536]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800585a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005862:	4313      	orrs	r3, r2
 8005864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 0308 	and.w	r3, r3, #8
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00a      	beq.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005874:	497e      	ldr	r1, [pc, #504]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005876:	4b7e      	ldr	r3, [pc, #504]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800587c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005884:	4313      	orrs	r3, r2
 8005886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0310 	and.w	r3, r3, #16
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00a      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005896:	4976      	ldr	r1, [pc, #472]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005898:	4b75      	ldr	r3, [pc, #468]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800589a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800589e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058a6:	4313      	orrs	r3, r2
 80058a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0320 	and.w	r3, r3, #32
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d00a      	beq.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058b8:	496d      	ldr	r1, [pc, #436]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80058ba:	4b6d      	ldr	r3, [pc, #436]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80058bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058c0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058c8:	4313      	orrs	r3, r2
 80058ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00a      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058da:	4965      	ldr	r1, [pc, #404]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80058dc:	4b64      	ldr	r3, [pc, #400]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80058de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e2:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058ea:	4313      	orrs	r3, r2
 80058ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00a      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80058fc:	495c      	ldr	r1, [pc, #368]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80058fe:	4b5c      	ldr	r3, [pc, #368]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005900:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005904:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800590c:	4313      	orrs	r3, r2
 800590e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800591a:	2b00      	cmp	r3, #0
 800591c:	d00a      	beq.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800591e:	4954      	ldr	r1, [pc, #336]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005920:	4b53      	ldr	r3, [pc, #332]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005926:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800592e:	4313      	orrs	r3, r2
 8005930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00a      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005940:	494b      	ldr	r1, [pc, #300]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005942:	4b4b      	ldr	r3, [pc, #300]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005948:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005950:	4313      	orrs	r3, r2
 8005952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00a      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005962:	4943      	ldr	r1, [pc, #268]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005964:	4b42      	ldr	r3, [pc, #264]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800596a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005972:	4313      	orrs	r3, r2
 8005974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005980:	2b00      	cmp	r3, #0
 8005982:	d028      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005984:	493a      	ldr	r1, [pc, #232]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005986:	4b3a      	ldr	r3, [pc, #232]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005994:	4313      	orrs	r3, r2
 8005996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800599e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80059a2:	d106      	bne.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059a4:	4a32      	ldr	r2, [pc, #200]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80059a6:	4b32      	ldr	r3, [pc, #200]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80059ae:	60d3      	str	r3, [r2, #12]
 80059b0:	e011      	b.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80059ba:	d10c      	bne.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	3304      	adds	r3, #4
 80059c0:	2101      	movs	r1, #1
 80059c2:	4618      	mov	r0, r3
 80059c4:	f000 fdba 	bl	800653c <RCCEx_PLLSAI1_Config>
 80059c8:	4603      	mov	r3, r0
 80059ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80059cc:	7cfb      	ldrb	r3, [r7, #19]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d001      	beq.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 80059d2:	7cfb      	ldrb	r3, [r7, #19]
 80059d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d028      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80059e2:	4923      	ldr	r1, [pc, #140]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80059e4:	4b22      	ldr	r3, [pc, #136]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80059e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ea:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f2:	4313      	orrs	r3, r2
 80059f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a00:	d106      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a02:	4a1b      	ldr	r2, [pc, #108]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a04:	4b1a      	ldr	r3, [pc, #104]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a0c:	60d3      	str	r3, [r2, #12]
 8005a0e:	e011      	b.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a18:	d10c      	bne.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	3304      	adds	r3, #4
 8005a1e:	2101      	movs	r1, #1
 8005a20:	4618      	mov	r0, r3
 8005a22:	f000 fd8b 	bl	800653c <RCCEx_PLLSAI1_Config>
 8005a26:	4603      	mov	r3, r0
 8005a28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a2a:	7cfb      	ldrb	r3, [r7, #19]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 8005a30:	7cfb      	ldrb	r3, [r7, #19]
 8005a32:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d02b      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005a40:	490b      	ldr	r1, [pc, #44]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a42:	4b0b      	ldr	r3, [pc, #44]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a48:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a50:	4313      	orrs	r3, r2
 8005a52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a5e:	d109      	bne.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a60:	4a03      	ldr	r2, [pc, #12]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a62:	4b03      	ldr	r3, [pc, #12]	; (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a6a:	60d3      	str	r3, [r2, #12]
 8005a6c:	e014      	b.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005a6e:	bf00      	nop
 8005a70:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a78:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a7c:	d10c      	bne.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	3304      	adds	r3, #4
 8005a82:	2101      	movs	r1, #1
 8005a84:	4618      	mov	r0, r3
 8005a86:	f000 fd59 	bl	800653c <RCCEx_PLLSAI1_Config>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a8e:	7cfb      	ldrb	r3, [r7, #19]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d001      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 8005a94:	7cfb      	ldrb	r3, [r7, #19]
 8005a96:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d02f      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005aa4:	492b      	ldr	r1, [pc, #172]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005aa6:	4b2b      	ldr	r3, [pc, #172]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005aa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aac:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005abe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005ac2:	d10d      	bne.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	3304      	adds	r3, #4
 8005ac8:	2102      	movs	r1, #2
 8005aca:	4618      	mov	r0, r3
 8005acc:	f000 fd36 	bl	800653c <RCCEx_PLLSAI1_Config>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ad4:	7cfb      	ldrb	r3, [r7, #19]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d014      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8005ada:	7cfb      	ldrb	r3, [r7, #19]
 8005adc:	74bb      	strb	r3, [r7, #18]
 8005ade:	e011      	b.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ae4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ae8:	d10c      	bne.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	3320      	adds	r3, #32
 8005aee:	2102      	movs	r1, #2
 8005af0:	4618      	mov	r0, r3
 8005af2:	f000 fe15 	bl	8006720 <RCCEx_PLLSAI2_Config>
 8005af6:	4603      	mov	r3, r0
 8005af8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005afa:	7cfb      	ldrb	r3, [r7, #19]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d001      	beq.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8005b00:	7cfb      	ldrb	r3, [r7, #19]
 8005b02:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00a      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005b10:	4910      	ldr	r1, [pc, #64]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b12:	4b10      	ldr	r3, [pc, #64]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b18:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b20:	4313      	orrs	r3, r2
 8005b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00b      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b32:	4908      	ldr	r1, [pc, #32]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b34:	4b07      	ldr	r3, [pc, #28]	; (8005b54 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b3a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b44:	4313      	orrs	r3, r2
 8005b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005b4a:	7cbb      	ldrb	r3, [r7, #18]
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3718      	adds	r7, #24
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	40021000 	.word	0x40021000

08005b58 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b088      	sub	sp, #32
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005b60:	2300      	movs	r3, #0
 8005b62:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8005b64:	2300      	movs	r3, #0
 8005b66:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco = 0U, plln = 0U, pllp = 0U;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	617b      	str	r3, [r7, #20]
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	60fb      	str	r3, [r7, #12]
 8005b70:	2300      	movs	r3, #0
 8005b72:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b7a:	d138      	bne.n	8005bee <HAL_RCCEx_GetPeriphCLKFreq+0x96>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005b7c:	4bb2      	ldr	r3, [pc, #712]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b86:	61bb      	str	r3, [r7, #24]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b8e:	d10b      	bne.n	8005ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x50>
 8005b90:	4bad      	ldr	r3, [pc, #692]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b96:	f003 0302 	and.w	r3, r3, #2
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d104      	bne.n	8005ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x50>
    {
      frequency = LSE_VALUE;
 8005b9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ba2:	61fb      	str	r3, [r7, #28]
 8005ba4:	f000 bcc0 	b.w	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bae:	d10b      	bne.n	8005bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
 8005bb0:	4ba5      	ldr	r3, [pc, #660]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bb6:	f003 0302 	and.w	r3, r3, #2
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d104      	bne.n	8005bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
    {
      frequency = LSI_VALUE;
 8005bbe:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005bc2:	61fb      	str	r3, [r7, #28]
 8005bc4:	f000 bcb0 	b.w	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005bc8:	69bb      	ldr	r3, [r7, #24]
 8005bca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005bce:	d10a      	bne.n	8005be6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 8005bd0:	4b9d      	ldr	r3, [pc, #628]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bd8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005bdc:	d103      	bne.n	8005be6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
    {
      frequency = HSE_VALUE / 32U;
 8005bde:	4b9b      	ldr	r3, [pc, #620]	; (8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005be0:	61fb      	str	r3, [r7, #28]
 8005be2:	f000 bca1 	b.w	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8005be6:	2300      	movs	r3, #0
 8005be8:	61fb      	str	r3, [r7, #28]
 8005bea:	f000 bc9d 	b.w	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)        /* MSI ? */
 8005bee:	4b96      	ldr	r3, [pc, #600]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	f003 0303 	and.w	r3, r3, #3
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d11f      	bne.n	8005c3a <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005bfa:	4b93      	ldr	r3, [pc, #588]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0302 	and.w	r3, r3, #2
 8005c02:	2b02      	cmp	r3, #2
 8005c04:	d116      	bne.n	8005c34 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005c06:	4b90      	ldr	r3, [pc, #576]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f003 0308 	and.w	r3, r3, #8
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d005      	beq.n	8005c1e <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8005c12:	4b8d      	ldr	r3, [pc, #564]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	091b      	lsrs	r3, r3, #4
 8005c18:	f003 030f 	and.w	r3, r3, #15
 8005c1c:	e005      	b.n	8005c2a <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8005c1e:	4b8a      	ldr	r3, [pc, #552]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005c20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c24:	0a1b      	lsrs	r3, r3, #8
 8005c26:	f003 030f 	and.w	r3, r3, #15
 8005c2a:	4a89      	ldr	r2, [pc, #548]	; (8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8005c2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c30:	617b      	str	r3, [r7, #20]
 8005c32:	e02a      	b.n	8005c8a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	617b      	str	r3, [r7, #20]
 8005c38:	e027      	b.n	8005c8a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 8005c3a:	4b83      	ldr	r3, [pc, #524]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	f003 0303 	and.w	r3, r3, #3
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d10c      	bne.n	8005c60 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005c46:	4b80      	ldr	r3, [pc, #512]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c52:	d102      	bne.n	8005c5a <HAL_RCCEx_GetPeriphCLKFreq+0x102>
      {
        pllvco = HSI_VALUE;
 8005c54:	4b7f      	ldr	r3, [pc, #508]	; (8005e54 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005c56:	617b      	str	r3, [r7, #20]
 8005c58:	e017      	b.n	8005c8a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	617b      	str	r3, [r7, #20]
 8005c5e:	e014      	b.n	8005c8a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 8005c60:	4b79      	ldr	r3, [pc, #484]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	f003 0303 	and.w	r3, r3, #3
 8005c68:	2b03      	cmp	r3, #3
 8005c6a:	d10c      	bne.n	8005c86 <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005c6c:	4b76      	ldr	r3, [pc, #472]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005c78:	d102      	bne.n	8005c80 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
      {
        pllvco = HSE_VALUE;
 8005c7a:	4b77      	ldr	r3, [pc, #476]	; (8005e58 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8005c7c:	617b      	str	r3, [r7, #20]
 8005c7e:	e004      	b.n	8005c8a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8005c80:	2300      	movs	r3, #0
 8005c82:	617b      	str	r3, [r7, #20]
 8005c84:	e001      	b.n	8005c8a <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 8005c86:	2300      	movs	r3, #0
 8005c88:	617b      	str	r3, [r7, #20]
    }

#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005c8a:	4b6f      	ldr	r3, [pc, #444]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	091b      	lsrs	r3, r3, #4
 8005c90:	f003 0307 	and.w	r3, r3, #7
 8005c94:	3301      	adds	r3, #1
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c9c:	617b      	str	r3, [r7, #20]
#endif

    switch(PeriphClk)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ca4:	f000 83a5 	beq.w	80063f2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8005ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005cac:	d829      	bhi.n	8005d02 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8005cae:	2b10      	cmp	r3, #16
 8005cb0:	f000 825a 	beq.w	8006168 <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 8005cb4:	2b10      	cmp	r3, #16
 8005cb6:	d811      	bhi.n	8005cdc <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8005cb8:	2b02      	cmp	r3, #2
 8005cba:	f000 81b5 	beq.w	8006028 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d804      	bhi.n	8005ccc <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	f000 817d 	beq.w	8005fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      break;

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8005cc8:	f000 bc2e 	b.w	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005ccc:	2b04      	cmp	r3, #4
 8005cce:	f000 81de 	beq.w	800608e <HAL_RCCEx_GetPeriphCLKFreq+0x536>
 8005cd2:	2b08      	cmp	r3, #8
 8005cd4:	f000 820e 	beq.w	80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
      break;
 8005cd8:	f000 bc26 	b.w	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005cdc:	2b40      	cmp	r3, #64	; 0x40
 8005cde:	f000 8311 	beq.w	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8005ce2:	2b40      	cmp	r3, #64	; 0x40
 8005ce4:	d804      	bhi.n	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8005ce6:	2b20      	cmp	r3, #32
 8005ce8:	f000 8274 	beq.w	80061d4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
      break;
 8005cec:	f000 bc1c 	b.w	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005cf0:	2b80      	cmp	r3, #128	; 0x80
 8005cf2:	f000 832d 	beq.w	8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8005cf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cfa:	f000 834f 	beq.w	800639c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
      break;
 8005cfe:	f000 bc13 	b.w	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005d02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d06:	f000 829b 	beq.w	8006240 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 8005d0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d0e:	d813      	bhi.n	8005d38 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8005d10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d14:	d025      	beq.n	8005d62 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8005d16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d1a:	d805      	bhi.n	8005d28 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8005d1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d20:	f000 83a4 	beq.w	800646c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
      break;
 8005d24:	f000 bc00 	b.w	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005d28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d2c:	d019      	beq.n	8005d62 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8005d2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d32:	f000 80c4 	beq.w	8005ebe <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 8005d36:	e3f7      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d3c:	f000 82d1 	beq.w	80062e2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8005d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d44:	d804      	bhi.n	8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8005d46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d4a:	f000 83cc 	beq.w	80064e6 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
      break;
 8005d4e:	e3eb      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005d50:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005d54:	f000 80b3 	beq.w	8005ebe <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8005d58:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005d5c:	f000 80af 	beq.w	8005ebe <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 8005d60:	e3e2      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d68:	d10c      	bne.n	8005d84 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005d6a:	4b37      	ldr	r3, [pc, #220]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d70:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005d74:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005d7c:	d10e      	bne.n	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005d7e:	4b37      	ldr	r3, [pc, #220]	; (8005e5c <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005d80:	61fb      	str	r3, [r7, #28]
 8005d82:	e00b      	b.n	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005d84:	4b30      	ldr	r3, [pc, #192]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d8a:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8005d8e:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005d96:	d101      	bne.n	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005d98:	4b30      	ldr	r3, [pc, #192]	; (8005e5c <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005d9a:	61fb      	str	r3, [r7, #28]
      if(frequency == 0U)
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f040 83bf 	bne.w	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
        if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005daa:	d003      	beq.n	8005db4 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005db2:	d122      	bne.n	8005dfa <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8005db4:	4b24      	ldr	r3, [pc, #144]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d07d      	beq.n	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005dc0:	4b21      	ldr	r3, [pc, #132]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	0a1b      	lsrs	r3, r3, #8
 8005dc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005dca:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10a      	bne.n	8005de8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
 8005dd2:	4b1d      	ldr	r3, [pc, #116]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d002      	beq.n	8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
                pllp = 17U;
 8005dde:	2311      	movs	r3, #17
 8005de0:	613b      	str	r3, [r7, #16]
 8005de2:	e001      	b.n	8005de8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>
                pllp = 7U;
 8005de4:	2307      	movs	r3, #7
 8005de6:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	fb02 f203 	mul.w	r2, r2, r3
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005df6:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8005df8:	e060      	b.n	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x364>
        else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005dfa:	69bb      	ldr	r3, [r7, #24]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d12f      	bne.n	8005e60 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != RESET)
 8005e00:	4b11      	ldr	r3, [pc, #68]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f000 838a 	beq.w	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005e0e:	4b0e      	ldr	r3, [pc, #56]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	0a1b      	lsrs	r3, r3, #8
 8005e14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e18:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d10a      	bne.n	8005e36 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
              if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
 8005e20:	4b09      	ldr	r3, [pc, #36]	; (8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005e22:	691b      	ldr	r3, [r3, #16]
 8005e24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d002      	beq.n	8005e32 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
                pllp = 17U;
 8005e2c:	2311      	movs	r3, #17
 8005e2e:	613b      	str	r3, [r7, #16]
 8005e30:	e001      	b.n	8005e36 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
                pllp = 7U;
 8005e32:	2307      	movs	r3, #7
 8005e34:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	fb02 f203 	mul.w	r2, r2, r3
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e44:	61fb      	str	r3, [r7, #28]
      break;
 8005e46:	e36c      	b.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8005e48:	40021000 	.word	0x40021000
 8005e4c:	0003d090 	.word	0x0003d090
 8005e50:	08007d80 	.word	0x08007d80
 8005e54:	00f42400 	.word	0x00f42400
 8005e58:	007a1200 	.word	0x007a1200
 8005e5c:	001fff68 	.word	0x001fff68
        else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e66:	d003      	beq.n	8005e70 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e6e:	d122      	bne.n	8005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8005e70:	4ba7      	ldr	r3, [pc, #668]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d01f      	beq.n	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005e7c:	4ba4      	ldr	r3, [pc, #656]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005e7e:	695b      	ldr	r3, [r3, #20]
 8005e80:	0a1b      	lsrs	r3, r3, #8
 8005e82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e86:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10a      	bne.n	8005ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
              if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != RESET)
 8005e8e:	4ba0      	ldr	r3, [pc, #640]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005e90:	695b      	ldr	r3, [r3, #20]
 8005e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d002      	beq.n	8005ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
                pllp = 17U;
 8005e9a:	2311      	movs	r3, #17
 8005e9c:	613b      	str	r3, [r7, #16]
 8005e9e:	e001      	b.n	8005ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
                pllp = 7U;
 8005ea0:	2307      	movs	r3, #7
 8005ea2:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	fb02 f203 	mul.w	r2, r2, r3
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb2:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8005eb4:	e002      	b.n	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x364>
          frequency = 0U;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	61fb      	str	r3, [r7, #28]
      break;
 8005eba:	e332      	b.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8005ebc:	e331      	b.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
      srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8005ebe:	4b94      	ldr	r3, [pc, #592]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ec4:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8005ec8:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_CCIPR_CLK48SEL)   /* MSI ? */
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005ed0:	d11f      	bne.n	8005f12 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005ed2:	4b8f      	ldr	r3, [pc, #572]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	d116      	bne.n	8005f0c <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005ede:	4b8c      	ldr	r3, [pc, #560]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 0308 	and.w	r3, r3, #8
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d005      	beq.n	8005ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8005eea:	4b89      	ldr	r3, [pc, #548]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	091b      	lsrs	r3, r3, #4
 8005ef0:	f003 030f 	and.w	r3, r3, #15
 8005ef4:	e005      	b.n	8005f02 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8005ef6:	4b86      	ldr	r3, [pc, #536]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005ef8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005efc:	0a1b      	lsrs	r3, r3, #8
 8005efe:	f003 030f 	and.w	r3, r3, #15
 8005f02:	4a84      	ldr	r2, [pc, #528]	; (8006114 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>)
 8005f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f08:	61fb      	str	r3, [r7, #28]
      break;
 8005f0a:	e30d      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = 0U;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	61fb      	str	r3, [r7, #28]
      break;
 8005f10:	e30a      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_1)  /* PLL ? */
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f18:	d125      	bne.n	8005f66 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8005f1a:	4b7d      	ldr	r3, [pc, #500]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f26:	d11b      	bne.n	8005f60 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 8005f28:	4b79      	ldr	r3, [pc, #484]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005f2a:	68db      	ldr	r3, [r3, #12]
 8005f2c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f34:	d114      	bne.n	8005f60 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005f36:	4b76      	ldr	r3, [pc, #472]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	0a1b      	lsrs	r3, r3, #8
 8005f3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f40:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	fb02 f203 	mul.w	r2, r2, r3
 8005f4a:	4b71      	ldr	r3, [pc, #452]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	0d5b      	lsrs	r3, r3, #21
 8005f50:	f003 0303 	and.w	r3, r3, #3
 8005f54:	3301      	adds	r3, #1
 8005f56:	005b      	lsls	r3, r3, #1
 8005f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f5c:	61fb      	str	r3, [r7, #28]
 8005f5e:	e02f      	b.n	8005fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	61fb      	str	r3, [r7, #28]
      break;
 8005f64:	e2e0      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_0)  /* PLLSAI1 ? */
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005f6c:	d125      	bne.n	8005fba <HAL_RCCEx_GetPeriphCLKFreq+0x462>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8005f6e:	4b68      	ldr	r3, [pc, #416]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f76:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f7a:	d11b      	bne.n	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
 8005f7c:	4b64      	ldr	r3, [pc, #400]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f88:	d114      	bne.n	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005f8a:	4b61      	ldr	r3, [pc, #388]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	0a1b      	lsrs	r3, r3, #8
 8005f90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f94:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U);
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	fb02 f203 	mul.w	r2, r2, r3
 8005f9e:	4b5c      	ldr	r3, [pc, #368]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	0d5b      	lsrs	r3, r3, #21
 8005fa4:	f003 0303 	and.w	r3, r3, #3
 8005fa8:	3301      	adds	r3, #1
 8005faa:	005b      	lsls	r3, r3, #1
 8005fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fb0:	61fb      	str	r3, [r7, #28]
 8005fb2:	e005      	b.n	8005fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	61fb      	str	r3, [r7, #28]
      break;
 8005fb8:	e2b6      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	61fb      	str	r3, [r7, #28]
      break;
 8005fbe:	e2b3      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005fc0:	e2b2      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005fc2:	4b53      	ldr	r3, [pc, #332]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005fc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fc8:	f003 0303 	and.w	r3, r3, #3
 8005fcc:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d103      	bne.n	8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        frequency = HAL_RCC_GetPCLK2Freq();
 8005fd4:	f7ff fa66 	bl	80054a4 <HAL_RCC_GetPCLK2Freq>
 8005fd8:	61f8      	str	r0, [r7, #28]
      break;
 8005fda:	e2a5      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d103      	bne.n	8005fea <HAL_RCCEx_GetPeriphCLKFreq+0x492>
        frequency = HAL_RCC_GetSysClockFreq();
 8005fe2:	f7ff f98f 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 8005fe6:	61f8      	str	r0, [r7, #28]
      break;
 8005fe8:	e29e      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d109      	bne.n	8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
 8005ff0:	4b47      	ldr	r3, [pc, #284]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ffc:	d102      	bne.n	8006004 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        frequency = HSI_VALUE;
 8005ffe:	4b46      	ldr	r3, [pc, #280]	; (8006118 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8006000:	61fb      	str	r3, [r7, #28]
 8006002:	e010      	b.n	8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
      else if((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	2b03      	cmp	r3, #3
 8006008:	d10a      	bne.n	8006020 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
 800600a:	4b41      	ldr	r3, [pc, #260]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800600c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006010:	f003 0302 	and.w	r3, r3, #2
 8006014:	2b02      	cmp	r3, #2
 8006016:	d103      	bne.n	8006020 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
        frequency = LSE_VALUE;
 8006018:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800601c:	61fb      	str	r3, [r7, #28]
 800601e:	e002      	b.n	8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
        frequency = 0U;
 8006020:	2300      	movs	r3, #0
 8006022:	61fb      	str	r3, [r7, #28]
      break;
 8006024:	e280      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006026:	e27f      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006028:	4b39      	ldr	r3, [pc, #228]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800602a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800602e:	f003 030c 	and.w	r3, r3, #12
 8006032:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d103      	bne.n	8006042 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        frequency = HAL_RCC_GetPCLK1Freq();
 800603a:	f7ff fa1f 	bl	800547c <HAL_RCC_GetPCLK1Freq>
 800603e:	61f8      	str	r0, [r7, #28]
      break;
 8006040:	e272      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8006042:	69bb      	ldr	r3, [r7, #24]
 8006044:	2b04      	cmp	r3, #4
 8006046:	d103      	bne.n	8006050 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
        frequency = HAL_RCC_GetSysClockFreq();
 8006048:	f7ff f95c 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 800604c:	61f8      	str	r0, [r7, #28]
      break;
 800604e:	e26b      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	2b08      	cmp	r3, #8
 8006054:	d109      	bne.n	800606a <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 8006056:	4b2e      	ldr	r3, [pc, #184]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800605e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006062:	d102      	bne.n	800606a <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        frequency = HSI_VALUE;
 8006064:	4b2c      	ldr	r3, [pc, #176]	; (8006118 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8006066:	61fb      	str	r3, [r7, #28]
 8006068:	e010      	b.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0x534>
      else if((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	2b0c      	cmp	r3, #12
 800606e:	d10a      	bne.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8006070:	4b27      	ldr	r3, [pc, #156]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b02      	cmp	r3, #2
 800607c:	d103      	bne.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
        frequency = LSE_VALUE;
 800607e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006082:	61fb      	str	r3, [r7, #28]
 8006084:	e002      	b.n	800608c <HAL_RCCEx_GetPeriphCLKFreq+0x534>
        frequency = 0U;
 8006086:	2300      	movs	r3, #0
 8006088:	61fb      	str	r3, [r7, #28]
      break;
 800608a:	e24d      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800608c:	e24c      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800608e:	4b20      	ldr	r3, [pc, #128]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8006090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006094:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006098:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d103      	bne.n	80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
        frequency = HAL_RCC_GetPCLK1Freq();
 80060a0:	f7ff f9ec 	bl	800547c <HAL_RCC_GetPCLK1Freq>
 80060a4:	61f8      	str	r0, [r7, #28]
      break;
 80060a6:	e23f      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	2b10      	cmp	r3, #16
 80060ac:	d103      	bne.n	80060b6 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
        frequency = HAL_RCC_GetSysClockFreq();
 80060ae:	f7ff f929 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 80060b2:	61f8      	str	r0, [r7, #28]
      break;
 80060b4:	e238      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	2b20      	cmp	r3, #32
 80060ba:	d109      	bne.n	80060d0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80060bc:	4b14      	ldr	r3, [pc, #80]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060c8:	d102      	bne.n	80060d0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
        frequency = HSI_VALUE;
 80060ca:	4b13      	ldr	r3, [pc, #76]	; (8006118 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 80060cc:	61fb      	str	r3, [r7, #28]
 80060ce:	e010      	b.n	80060f2 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
      else if((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	2b30      	cmp	r3, #48	; 0x30
 80060d4:	d10a      	bne.n	80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x594>
 80060d6:	4b0e      	ldr	r3, [pc, #56]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80060d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060dc:	f003 0302 	and.w	r3, r3, #2
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	d103      	bne.n	80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x594>
        frequency = LSE_VALUE;
 80060e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060e8:	61fb      	str	r3, [r7, #28]
 80060ea:	e002      	b.n	80060f2 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
        frequency = 0U;
 80060ec:	2300      	movs	r3, #0
 80060ee:	61fb      	str	r3, [r7, #28]
      break;
 80060f0:	e21a      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80060f2:	e219      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80060f4:	4b06      	ldr	r3, [pc, #24]	; (8006110 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80060f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060fa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80060fe:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10a      	bne.n	800611c <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006106:	f7ff f9b9 	bl	800547c <HAL_RCC_GetPCLK1Freq>
 800610a:	61f8      	str	r0, [r7, #28]
      break;
 800610c:	e20c      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800610e:	bf00      	nop
 8006110:	40021000 	.word	0x40021000
 8006114:	08007d80 	.word	0x08007d80
 8006118:	00f42400 	.word	0x00f42400
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800611c:	69bb      	ldr	r3, [r7, #24]
 800611e:	2b40      	cmp	r3, #64	; 0x40
 8006120:	d103      	bne.n	800612a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
        frequency = HAL_RCC_GetSysClockFreq();
 8006122:	f7ff f8ef 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 8006126:	61f8      	str	r0, [r7, #28]
      break;
 8006128:	e1fe      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	2b80      	cmp	r3, #128	; 0x80
 800612e:	d109      	bne.n	8006144 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 8006130:	4ba5      	ldr	r3, [pc, #660]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006138:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800613c:	d102      	bne.n	8006144 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
        frequency = HSI_VALUE;
 800613e:	4ba3      	ldr	r3, [pc, #652]	; (80063cc <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8006140:	61fb      	str	r3, [r7, #28]
 8006142:	e010      	b.n	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
      else if((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	2bc0      	cmp	r3, #192	; 0xc0
 8006148:	d10a      	bne.n	8006160 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
 800614a:	4b9f      	ldr	r3, [pc, #636]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800614c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006150:	f003 0302 	and.w	r3, r3, #2
 8006154:	2b02      	cmp	r3, #2
 8006156:	d103      	bne.n	8006160 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
        frequency = LSE_VALUE;
 8006158:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800615c:	61fb      	str	r3, [r7, #28]
 800615e:	e002      	b.n	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        frequency = 0U;
 8006160:	2300      	movs	r3, #0
 8006162:	61fb      	str	r3, [r7, #28]
      break;
 8006164:	e1e0      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8006166:	e1df      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006168:	4b97      	ldr	r3, [pc, #604]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800616a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800616e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006172:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d103      	bne.n	8006182 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
        frequency = HAL_RCC_GetPCLK1Freq();
 800617a:	f7ff f97f 	bl	800547c <HAL_RCC_GetPCLK1Freq>
 800617e:	61f8      	str	r0, [r7, #28]
      break;
 8006180:	e1d2      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006188:	d103      	bne.n	8006192 <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
        frequency = HAL_RCC_GetSysClockFreq();
 800618a:	f7ff f8bb 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 800618e:	61f8      	str	r0, [r7, #28]
      break;
 8006190:	e1ca      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006192:	69bb      	ldr	r3, [r7, #24]
 8006194:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006198:	d109      	bne.n	80061ae <HAL_RCCEx_GetPeriphCLKFreq+0x656>
 800619a:	4b8b      	ldr	r3, [pc, #556]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061a6:	d102      	bne.n	80061ae <HAL_RCCEx_GetPeriphCLKFreq+0x656>
        frequency = HSI_VALUE;
 80061a8:	4b88      	ldr	r3, [pc, #544]	; (80063cc <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 80061aa:	61fb      	str	r3, [r7, #28]
 80061ac:	e011      	b.n	80061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
      else if((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061b4:	d10a      	bne.n	80061cc <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 80061b6:	4b84      	ldr	r3, [pc, #528]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80061b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061bc:	f003 0302 	and.w	r3, r3, #2
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d103      	bne.n	80061cc <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        frequency = LSE_VALUE;
 80061c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061c8:	61fb      	str	r3, [r7, #28]
 80061ca:	e002      	b.n	80061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        frequency = 0U;
 80061cc:	2300      	movs	r3, #0
 80061ce:	61fb      	str	r3, [r7, #28]
      break;
 80061d0:	e1aa      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80061d2:	e1a9      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80061d4:	4b7c      	ldr	r3, [pc, #496]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80061d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061da:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80061de:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d103      	bne.n	80061ee <HAL_RCCEx_GetPeriphCLKFreq+0x696>
        frequency = HAL_RCC_GetPCLK1Freq();
 80061e6:	f7ff f949 	bl	800547c <HAL_RCC_GetPCLK1Freq>
 80061ea:	61f8      	str	r0, [r7, #28]
      break;
 80061ec:	e19c      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80061ee:	69bb      	ldr	r3, [r7, #24]
 80061f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061f4:	d103      	bne.n	80061fe <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
        frequency = HAL_RCC_GetSysClockFreq();
 80061f6:	f7ff f885 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 80061fa:	61f8      	str	r0, [r7, #28]
      break;
 80061fc:	e194      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80061fe:	69bb      	ldr	r3, [r7, #24]
 8006200:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006204:	d109      	bne.n	800621a <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
 8006206:	4b70      	ldr	r3, [pc, #448]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800620e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006212:	d102      	bne.n	800621a <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
        frequency = HSI_VALUE;
 8006214:	4b6d      	ldr	r3, [pc, #436]	; (80063cc <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8006216:	61fb      	str	r3, [r7, #28]
 8006218:	e011      	b.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
      else if((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006220:	d10a      	bne.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8006222:	4b69      	ldr	r3, [pc, #420]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006228:	f003 0302 	and.w	r3, r3, #2
 800622c:	2b02      	cmp	r3, #2
 800622e:	d103      	bne.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
        frequency = LSE_VALUE;
 8006230:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006234:	61fb      	str	r3, [r7, #28]
 8006236:	e002      	b.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
        frequency = 0U;
 8006238:	2300      	movs	r3, #0
 800623a:	61fb      	str	r3, [r7, #28]
      break;
 800623c:	e174      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800623e:	e173      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006240:	4b61      	ldr	r3, [pc, #388]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006246:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800624a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006252:	d103      	bne.n	800625c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        frequency = HAL_RCC_GetSysClockFreq();
 8006254:	f7ff f856 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 8006258:	61f8      	str	r0, [r7, #28]
      break;
 800625a:	e164      	b.n	8006526 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI1)
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006262:	d11b      	bne.n	800629c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
        if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != RESET)
 8006264:	4b58      	ldr	r3, [pc, #352]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800626c:	2b00      	cmp	r3, #0
 800626e:	f000 815a 	beq.w	8006526 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006272:	4b55      	ldr	r3, [pc, #340]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	0a1b      	lsrs	r3, r3, #8
 8006278:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800627c:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U);
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	fb02 f203 	mul.w	r2, r2, r3
 8006286:	4b50      	ldr	r3, [pc, #320]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	0e5b      	lsrs	r3, r3, #25
 800628c:	f003 0303 	and.w	r3, r3, #3
 8006290:	3301      	adds	r3, #1
 8006292:	005b      	lsls	r3, r3, #1
 8006294:	fbb2 f3f3 	udiv	r3, r2, r3
 8006298:	61fb      	str	r3, [r7, #28]
      break;
 800629a:	e144      	b.n	8006526 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI2)
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062a2:	d11b      	bne.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x784>
        if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != RESET)
 80062a4:	4b48      	ldr	r3, [pc, #288]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80062a6:	695b      	ldr	r3, [r3, #20]
 80062a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f000 813a 	beq.w	8006526 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80062b2:	4b45      	ldr	r3, [pc, #276]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	0a1b      	lsrs	r3, r3, #8
 80062b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062bc:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U);
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	fb02 f203 	mul.w	r2, r2, r3
 80062c6:	4b40      	ldr	r3, [pc, #256]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80062c8:	695b      	ldr	r3, [r3, #20]
 80062ca:	0e5b      	lsrs	r3, r3, #25
 80062cc:	f003 0303 	and.w	r3, r3, #3
 80062d0:	3301      	adds	r3, #1
 80062d2:	005b      	lsls	r3, r3, #1
 80062d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062d8:	61fb      	str	r3, [r7, #28]
      break;
 80062da:	e124      	b.n	8006526 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
        frequency = 0U;
 80062dc:	2300      	movs	r3, #0
 80062de:	61fb      	str	r3, [r7, #28]
      break;
 80062e0:	e121      	b.n	8006526 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80062e2:	4b39      	ldr	r3, [pc, #228]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80062e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80062ec:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d103      	bne.n	80062fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
        frequency = HAL_RCC_GetPCLK2Freq();
 80062f4:	f7ff f8d6 	bl	80054a4 <HAL_RCC_GetPCLK2Freq>
 80062f8:	61f8      	str	r0, [r7, #28]
      break;
 80062fa:	e115      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = HAL_RCC_GetSysClockFreq();
 80062fc:	f7ff f802 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 8006300:	61f8      	str	r0, [r7, #28]
      break;
 8006302:	e111      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006304:	4b30      	ldr	r3, [pc, #192]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006306:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800630a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800630e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d103      	bne.n	800631e <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006316:	f7ff f8b1 	bl	800547c <HAL_RCC_GetPCLK1Freq>
 800631a:	61f8      	str	r0, [r7, #28]
      break;
 800631c:	e104      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006324:	d103      	bne.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        frequency = HAL_RCC_GetSysClockFreq();
 8006326:	f7fe ffed 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 800632a:	61f8      	str	r0, [r7, #28]
      break;
 800632c:	e0fc      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006334:	d109      	bne.n	800634a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006336:	4b24      	ldr	r3, [pc, #144]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800633e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006342:	d102      	bne.n	800634a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
        frequency = HSI_VALUE;
 8006344:	4b21      	ldr	r3, [pc, #132]	; (80063cc <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8006346:	61fb      	str	r3, [r7, #28]
      break;
 8006348:	e0ee      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800634a:	2300      	movs	r3, #0
 800634c:	61fb      	str	r3, [r7, #28]
      break;
 800634e:	e0eb      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006350:	4b1d      	ldr	r3, [pc, #116]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006356:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800635a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d103      	bne.n	800636a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006362:	f7ff f88b 	bl	800547c <HAL_RCC_GetPCLK1Freq>
 8006366:	61f8      	str	r0, [r7, #28]
      break;
 8006368:	e0de      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006370:	d103      	bne.n	800637a <HAL_RCCEx_GetPeriphCLKFreq+0x822>
        frequency = HAL_RCC_GetSysClockFreq();
 8006372:	f7fe ffc7 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 8006376:	61f8      	str	r0, [r7, #28]
      break;
 8006378:	e0d6      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006380:	d109      	bne.n	8006396 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 8006382:	4b11      	ldr	r3, [pc, #68]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800638a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800638e:	d102      	bne.n	8006396 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
        frequency = HSI_VALUE;
 8006390:	4b0e      	ldr	r3, [pc, #56]	; (80063cc <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8006392:	61fb      	str	r3, [r7, #28]
      break;
 8006394:	e0c8      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8006396:	2300      	movs	r3, #0
 8006398:	61fb      	str	r3, [r7, #28]
      break;
 800639a:	e0c5      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800639c:	4b0a      	ldr	r3, [pc, #40]	; (80063c8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800639e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80063a6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 80063a8:	69bb      	ldr	r3, [r7, #24]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d103      	bne.n	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        frequency = HAL_RCC_GetPCLK1Freq();
 80063ae:	f7ff f865 	bl	800547c <HAL_RCC_GetPCLK1Freq>
 80063b2:	61f8      	str	r0, [r7, #28]
      break;
 80063b4:	e0b8      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063bc:	d108      	bne.n	80063d0 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
        frequency = HAL_RCC_GetSysClockFreq();
 80063be:	f7fe ffa1 	bl	8005304 <HAL_RCC_GetSysClockFreq>
 80063c2:	61f8      	str	r0, [r7, #28]
      break;
 80063c4:	e0b0      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80063c6:	bf00      	nop
 80063c8:	40021000 	.word	0x40021000
 80063cc:	00f42400 	.word	0x00f42400
      else if((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80063d6:	d109      	bne.n	80063ec <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80063d8:	4b56      	ldr	r3, [pc, #344]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063e4:	d102      	bne.n	80063ec <HAL_RCCEx_GetPeriphCLKFreq+0x894>
        frequency = HSI_VALUE;
 80063e6:	4b54      	ldr	r3, [pc, #336]	; (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 80063e8:	61fb      	str	r3, [r7, #28]
      break;
 80063ea:	e09d      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 80063ec:	2300      	movs	r3, #0
 80063ee:	61fb      	str	r3, [r7, #28]
      break;
 80063f0:	e09a      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80063f2:	4b50      	ldr	r3, [pc, #320]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80063f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063f8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80063fc:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d103      	bne.n	800640c <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006404:	f7ff f83a 	bl	800547c <HAL_RCC_GetPCLK1Freq>
 8006408:	61f8      	str	r0, [r7, #28]
      break;
 800640a:	e08d      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006412:	d10a      	bne.n	800642a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 8006414:	4b47      	ldr	r3, [pc, #284]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8006416:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800641a:	f003 0302 	and.w	r3, r3, #2
 800641e:	2b02      	cmp	r3, #2
 8006420:	d103      	bne.n	800642a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
        frequency = LSI_VALUE;
 8006422:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006426:	61fb      	str	r3, [r7, #28]
 8006428:	e01f      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800642a:	69bb      	ldr	r3, [r7, #24]
 800642c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006430:	d109      	bne.n	8006446 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
 8006432:	4b40      	ldr	r3, [pc, #256]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800643a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800643e:	d102      	bne.n	8006446 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
        frequency = HSI_VALUE;
 8006440:	4b3d      	ldr	r3, [pc, #244]	; (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 8006442:	61fb      	str	r3, [r7, #28]
 8006444:	e011      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if ((srcclk == RCC_LPTIM1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800644c:	d10a      	bne.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
 800644e:	4b39      	ldr	r3, [pc, #228]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8006450:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006454:	f003 0302 	and.w	r3, r3, #2
 8006458:	2b02      	cmp	r3, #2
 800645a:	d103      	bne.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
        frequency = LSE_VALUE;
 800645c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006460:	61fb      	str	r3, [r7, #28]
 8006462:	e002      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0x912>
        frequency = 0U;
 8006464:	2300      	movs	r3, #0
 8006466:	61fb      	str	r3, [r7, #28]
      break;
 8006468:	e05e      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800646a:	e05d      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800646c:	4b31      	ldr	r3, [pc, #196]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800646e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006472:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006476:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d103      	bne.n	8006486 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
        frequency = HAL_RCC_GetPCLK1Freq();
 800647e:	f7fe fffd 	bl	800547c <HAL_RCC_GetPCLK1Freq>
 8006482:	61f8      	str	r0, [r7, #28]
      break;
 8006484:	e050      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006486:	69bb      	ldr	r3, [r7, #24]
 8006488:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800648c:	d10a      	bne.n	80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 800648e:	4b29      	ldr	r3, [pc, #164]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8006490:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006494:	f003 0302 	and.w	r3, r3, #2
 8006498:	2b02      	cmp	r3, #2
 800649a:	d103      	bne.n	80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
        frequency = LSI_VALUE;
 800649c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80064a0:	61fb      	str	r3, [r7, #28]
 80064a2:	e01f      	b.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80064aa:	d109      	bne.n	80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
 80064ac:	4b21      	ldr	r3, [pc, #132]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064b8:	d102      	bne.n	80064c0 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
        frequency = HSI_VALUE;
 80064ba:	4b1f      	ldr	r3, [pc, #124]	; (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 80064bc:	61fb      	str	r3, [r7, #28]
 80064be:	e011      	b.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if ((srcclk == RCC_LPTIM2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80064c0:	69bb      	ldr	r3, [r7, #24]
 80064c2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80064c6:	d10a      	bne.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 80064c8:	4b1a      	ldr	r3, [pc, #104]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80064ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064ce:	f003 0302 	and.w	r3, r3, #2
 80064d2:	2b02      	cmp	r3, #2
 80064d4:	d103      	bne.n	80064de <HAL_RCCEx_GetPeriphCLKFreq+0x986>
        frequency = LSE_VALUE;
 80064d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064da:	61fb      	str	r3, [r7, #28]
 80064dc:	e002      	b.n	80064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
        frequency = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	61fb      	str	r3, [r7, #28]
      break;
 80064e2:	e021      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80064e4:	e020      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80064e6:	4b13      	ldr	r3, [pc, #76]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80064e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80064f0:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SWPMI1CLKSOURCE_PCLK1)
 80064f2:	69bb      	ldr	r3, [r7, #24]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d103      	bne.n	8006500 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>
        frequency = HAL_RCC_GetPCLK1Freq();
 80064f8:	f7fe ffc0 	bl	800547c <HAL_RCC_GetPCLK1Freq>
 80064fc:	61f8      	str	r0, [r7, #28]
      break;
 80064fe:	e013      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_SWPMI1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006506:	d109      	bne.n	800651c <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8006508:	4b0a      	ldr	r3, [pc, #40]	; (8006534 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006510:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006514:	d102      	bne.n	800651c <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
        frequency = HSI_VALUE;
 8006516:	4b08      	ldr	r3, [pc, #32]	; (8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 8006518:	61fb      	str	r3, [r7, #28]
      break;
 800651a:	e005      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800651c:	2300      	movs	r3, #0
 800651e:	61fb      	str	r3, [r7, #28]
      break;
 8006520:	e002      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 8006522:	bf00      	nop
 8006524:	e000      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 8006526:	bf00      	nop
    }
  }

  return(frequency);
 8006528:	69fb      	ldr	r3, [r7, #28]
}
 800652a:	4618      	mov	r0, r3
 800652c:	3720      	adds	r7, #32
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	40021000 	.word	0x40021000
 8006538:	00f42400 	.word	0x00f42400

0800653c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b084      	sub	sp, #16
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006546:	2300      	movs	r3, #0
 8006548:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800654a:	2300      	movs	r3, #0
 800654c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800654e:	4b73      	ldr	r3, [pc, #460]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	f003 0303 	and.w	r3, r3, #3
 8006556:	2b00      	cmp	r3, #0
 8006558:	d018      	beq.n	800658c <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800655a:	4b70      	ldr	r3, [pc, #448]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	f003 0203 	and.w	r2, r3, #3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	429a      	cmp	r2, r3
 8006568:	d10d      	bne.n	8006586 <RCCEx_PLLSAI1_Config+0x4a>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
       ||
 800656e:	2b00      	cmp	r3, #0
 8006570:	d009      	beq.n	8006586 <RCCEx_PLLSAI1_Config+0x4a>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006572:	4b6a      	ldr	r3, [pc, #424]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006574:	68db      	ldr	r3, [r3, #12]
 8006576:	091b      	lsrs	r3, r3, #4
 8006578:	f003 0307 	and.w	r3, r3, #7
 800657c:	1c5a      	adds	r2, r3, #1
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	685b      	ldr	r3, [r3, #4]
       ||
 8006582:	429a      	cmp	r2, r3
 8006584:	d044      	beq.n	8006610 <RCCEx_PLLSAI1_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	73fb      	strb	r3, [r7, #15]
 800658a:	e041      	b.n	8006610 <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2b02      	cmp	r3, #2
 8006592:	d00c      	beq.n	80065ae <RCCEx_PLLSAI1_Config+0x72>
 8006594:	2b03      	cmp	r3, #3
 8006596:	d013      	beq.n	80065c0 <RCCEx_PLLSAI1_Config+0x84>
 8006598:	2b01      	cmp	r3, #1
 800659a:	d120      	bne.n	80065de <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800659c:	4b5f      	ldr	r3, [pc, #380]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0302 	and.w	r3, r3, #2
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d11d      	bne.n	80065e4 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065ac:	e01a      	b.n	80065e4 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80065ae:	4b5b      	ldr	r3, [pc, #364]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d116      	bne.n	80065e8 <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065be:	e013      	b.n	80065e8 <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80065c0:	4b56      	ldr	r3, [pc, #344]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d10f      	bne.n	80065ec <RCCEx_PLLSAI1_Config+0xb0>
 80065cc:	4b53      	ldr	r3, [pc, #332]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d109      	bne.n	80065ec <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065dc:	e006      	b.n	80065ec <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	73fb      	strb	r3, [r7, #15]
      break;
 80065e2:	e004      	b.n	80065ee <RCCEx_PLLSAI1_Config+0xb2>
      break;
 80065e4:	bf00      	nop
 80065e6:	e002      	b.n	80065ee <RCCEx_PLLSAI1_Config+0xb2>
      break;
 80065e8:	bf00      	nop
 80065ea:	e000      	b.n	80065ee <RCCEx_PLLSAI1_Config+0xb2>
      break;
 80065ec:	bf00      	nop
    }

    if(status == HAL_OK)
 80065ee:	7bfb      	ldrb	r3, [r7, #15]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d10d      	bne.n	8006610 <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80065f4:	4849      	ldr	r0, [pc, #292]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80065f6:	4b49      	ldr	r3, [pc, #292]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6819      	ldr	r1, [r3, #0]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	3b01      	subs	r3, #1
 8006608:	011b      	lsls	r3, r3, #4
 800660a:	430b      	orrs	r3, r1
 800660c:	4313      	orrs	r3, r2
 800660e:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006610:	7bfb      	ldrb	r3, [r7, #15]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d17d      	bne.n	8006712 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006616:	4a41      	ldr	r2, [pc, #260]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006618:	4b40      	ldr	r3, [pc, #256]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006620:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006622:	f7fb fbe5 	bl	8001df0 <HAL_GetTick>
 8006626:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8006628:	e009      	b.n	800663e <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800662a:	f7fb fbe1 	bl	8001df0 <HAL_GetTick>
 800662e:	4602      	mov	r2, r0
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	1ad3      	subs	r3, r2, r3
 8006634:	2b02      	cmp	r3, #2
 8006636:	d902      	bls.n	800663e <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8006638:	2303      	movs	r3, #3
 800663a:	73fb      	strb	r3, [r7, #15]
        break;
 800663c:	e005      	b.n	800664a <RCCEx_PLLSAI1_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 800663e:	4b37      	ldr	r3, [pc, #220]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d1ef      	bne.n	800662a <RCCEx_PLLSAI1_Config+0xee>
      }
    }

    if(status == HAL_OK)
 800664a:	7bfb      	ldrb	r3, [r7, #15]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d160      	bne.n	8006712 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d111      	bne.n	800667a <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006656:	4831      	ldr	r0, [pc, #196]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006658:	4b30      	ldr	r3, [pc, #192]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006660:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6892      	ldr	r2, [r2, #8]
 8006668:	0211      	lsls	r1, r2, #8
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	68d2      	ldr	r2, [r2, #12]
 800666e:	0912      	lsrs	r2, r2, #4
 8006670:	0452      	lsls	r2, r2, #17
 8006672:	430a      	orrs	r2, r1
 8006674:	4313      	orrs	r3, r2
 8006676:	6103      	str	r3, [r0, #16]
 8006678:	e027      	b.n	80066ca <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	2b01      	cmp	r3, #1
 800667e:	d112      	bne.n	80066a6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006680:	4826      	ldr	r0, [pc, #152]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006682:	4b26      	ldr	r3, [pc, #152]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006684:	691b      	ldr	r3, [r3, #16]
 8006686:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800668a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	6892      	ldr	r2, [r2, #8]
 8006692:	0211      	lsls	r1, r2, #8
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	6912      	ldr	r2, [r2, #16]
 8006698:	0852      	lsrs	r2, r2, #1
 800669a:	3a01      	subs	r2, #1
 800669c:	0552      	lsls	r2, r2, #21
 800669e:	430a      	orrs	r2, r1
 80066a0:	4313      	orrs	r3, r2
 80066a2:	6103      	str	r3, [r0, #16]
 80066a4:	e011      	b.n	80066ca <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066a6:	481d      	ldr	r0, [pc, #116]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80066a8:	4b1c      	ldr	r3, [pc, #112]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80066aa:	691b      	ldr	r3, [r3, #16]
 80066ac:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80066b0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80066b4:	687a      	ldr	r2, [r7, #4]
 80066b6:	6892      	ldr	r2, [r2, #8]
 80066b8:	0211      	lsls	r1, r2, #8
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	6952      	ldr	r2, [r2, #20]
 80066be:	0852      	lsrs	r2, r2, #1
 80066c0:	3a01      	subs	r2, #1
 80066c2:	0652      	lsls	r2, r2, #25
 80066c4:	430a      	orrs	r2, r1
 80066c6:	4313      	orrs	r3, r2
 80066c8:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80066ca:	4a14      	ldr	r2, [pc, #80]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80066cc:	4b13      	ldr	r3, [pc, #76]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80066d4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066d6:	f7fb fb8b 	bl	8001df0 <HAL_GetTick>
 80066da:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80066dc:	e009      	b.n	80066f2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80066de:	f7fb fb87 	bl	8001df0 <HAL_GetTick>
 80066e2:	4602      	mov	r2, r0
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	2b02      	cmp	r3, #2
 80066ea:	d902      	bls.n	80066f2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	73fb      	strb	r3, [r7, #15]
          break;
 80066f0:	e005      	b.n	80066fe <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80066f2:	4b0a      	ldr	r3, [pc, #40]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d0ef      	beq.n	80066de <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80066fe:	7bfb      	ldrb	r3, [r7, #15]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d106      	bne.n	8006712 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006704:	4905      	ldr	r1, [pc, #20]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006706:	4b05      	ldr	r3, [pc, #20]	; (800671c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006708:	691a      	ldr	r2, [r3, #16]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	4313      	orrs	r3, r2
 8006710:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006712:	7bfb      	ldrb	r3, [r7, #15]
}
 8006714:	4618      	mov	r0, r3
 8006716:	3710      	adds	r7, #16
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}
 800671c:	40021000 	.word	0x40021000

08006720 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800672a:	2300      	movs	r3, #0
 800672c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800672e:	2300      	movs	r3, #0
 8006730:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006732:	4b68      	ldr	r3, [pc, #416]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	f003 0303 	and.w	r3, r3, #3
 800673a:	2b00      	cmp	r3, #0
 800673c:	d018      	beq.n	8006770 <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800673e:	4b65      	ldr	r3, [pc, #404]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	f003 0203 	and.w	r2, r3, #3
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	429a      	cmp	r2, r3
 800674c:	d10d      	bne.n	800676a <RCCEx_PLLSAI2_Config+0x4a>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
       ||
 8006752:	2b00      	cmp	r3, #0
 8006754:	d009      	beq.n	800676a <RCCEx_PLLSAI2_Config+0x4a>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006756:	4b5f      	ldr	r3, [pc, #380]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	091b      	lsrs	r3, r3, #4
 800675c:	f003 0307 	and.w	r3, r3, #7
 8006760:	1c5a      	adds	r2, r3, #1
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	685b      	ldr	r3, [r3, #4]
       ||
 8006766:	429a      	cmp	r2, r3
 8006768:	d044      	beq.n	80067f4 <RCCEx_PLLSAI2_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	73fb      	strb	r3, [r7, #15]
 800676e:	e041      	b.n	80067f4 <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2b02      	cmp	r3, #2
 8006776:	d00c      	beq.n	8006792 <RCCEx_PLLSAI2_Config+0x72>
 8006778:	2b03      	cmp	r3, #3
 800677a:	d013      	beq.n	80067a4 <RCCEx_PLLSAI2_Config+0x84>
 800677c:	2b01      	cmp	r3, #1
 800677e:	d120      	bne.n	80067c2 <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006780:	4b54      	ldr	r3, [pc, #336]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f003 0302 	and.w	r3, r3, #2
 8006788:	2b00      	cmp	r3, #0
 800678a:	d11d      	bne.n	80067c8 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006790:	e01a      	b.n	80067c8 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006792:	4b50      	ldr	r3, [pc, #320]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800679a:	2b00      	cmp	r3, #0
 800679c:	d116      	bne.n	80067cc <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067a2:	e013      	b.n	80067cc <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80067a4:	4b4b      	ldr	r3, [pc, #300]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d10f      	bne.n	80067d0 <RCCEx_PLLSAI2_Config+0xb0>
 80067b0:	4b48      	ldr	r3, [pc, #288]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d109      	bne.n	80067d0 <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067c0:	e006      	b.n	80067d0 <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	73fb      	strb	r3, [r7, #15]
      break;
 80067c6:	e004      	b.n	80067d2 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 80067c8:	bf00      	nop
 80067ca:	e002      	b.n	80067d2 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 80067cc:	bf00      	nop
 80067ce:	e000      	b.n	80067d2 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 80067d0:	bf00      	nop
    }

    if(status == HAL_OK)
 80067d2:	7bfb      	ldrb	r3, [r7, #15]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d10d      	bne.n	80067f4 <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80067d8:	483e      	ldr	r0, [pc, #248]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80067da:	4b3e      	ldr	r3, [pc, #248]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80067dc:	68db      	ldr	r3, [r3, #12]
 80067de:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6819      	ldr	r1, [r3, #0]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	3b01      	subs	r3, #1
 80067ec:	011b      	lsls	r3, r3, #4
 80067ee:	430b      	orrs	r3, r1
 80067f0:	4313      	orrs	r3, r2
 80067f2:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80067f4:	7bfb      	ldrb	r3, [r7, #15]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d167      	bne.n	80068ca <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80067fa:	4a36      	ldr	r2, [pc, #216]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80067fc:	4b35      	ldr	r3, [pc, #212]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006804:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006806:	f7fb faf3 	bl	8001df0 <HAL_GetTick>
 800680a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 800680c:	e009      	b.n	8006822 <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800680e:	f7fb faef 	bl	8001df0 <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	2b02      	cmp	r3, #2
 800681a:	d902      	bls.n	8006822 <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	73fb      	strb	r3, [r7, #15]
        break;
 8006820:	e005      	b.n	800682e <RCCEx_PLLSAI2_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8006822:	4b2c      	ldr	r3, [pc, #176]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1ef      	bne.n	800680e <RCCEx_PLLSAI2_Config+0xee>
      }
    }

    if(status == HAL_OK)
 800682e:	7bfb      	ldrb	r3, [r7, #15]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d14a      	bne.n	80068ca <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d111      	bne.n	800685e <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800683a:	4826      	ldr	r0, [pc, #152]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800683c:	4b25      	ldr	r3, [pc, #148]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 800683e:	695b      	ldr	r3, [r3, #20]
 8006840:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006844:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	6892      	ldr	r2, [r2, #8]
 800684c:	0211      	lsls	r1, r2, #8
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	68d2      	ldr	r2, [r2, #12]
 8006852:	0912      	lsrs	r2, r2, #4
 8006854:	0452      	lsls	r2, r2, #17
 8006856:	430a      	orrs	r2, r1
 8006858:	4313      	orrs	r3, r2
 800685a:	6143      	str	r3, [r0, #20]
 800685c:	e011      	b.n	8006882 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800685e:	481d      	ldr	r0, [pc, #116]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006860:	4b1c      	ldr	r3, [pc, #112]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006862:	695b      	ldr	r3, [r3, #20]
 8006864:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006868:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	6892      	ldr	r2, [r2, #8]
 8006870:	0211      	lsls	r1, r2, #8
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	6912      	ldr	r2, [r2, #16]
 8006876:	0852      	lsrs	r2, r2, #1
 8006878:	3a01      	subs	r2, #1
 800687a:	0652      	lsls	r2, r2, #25
 800687c:	430a      	orrs	r2, r1
 800687e:	4313      	orrs	r3, r2
 8006880:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006882:	4a14      	ldr	r2, [pc, #80]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006884:	4b13      	ldr	r3, [pc, #76]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800688c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800688e:	f7fb faaf 	bl	8001df0 <HAL_GetTick>
 8006892:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8006894:	e009      	b.n	80068aa <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006896:	f7fb faab 	bl	8001df0 <HAL_GetTick>
 800689a:	4602      	mov	r2, r0
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	1ad3      	subs	r3, r2, r3
 80068a0:	2b02      	cmp	r3, #2
 80068a2:	d902      	bls.n	80068aa <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80068a4:	2303      	movs	r3, #3
 80068a6:	73fb      	strb	r3, [r7, #15]
          break;
 80068a8:	e005      	b.n	80068b6 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 80068aa:	4b0a      	ldr	r3, [pc, #40]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d0ef      	beq.n	8006896 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80068b6:	7bfb      	ldrb	r3, [r7, #15]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d106      	bne.n	80068ca <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80068bc:	4905      	ldr	r1, [pc, #20]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80068be:	4b05      	ldr	r3, [pc, #20]	; (80068d4 <RCCEx_PLLSAI2_Config+0x1b4>)
 80068c0:	695a      	ldr	r2, [r3, #20]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	695b      	ldr	r3, [r3, #20]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80068ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3710      	adds	r7, #16
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	40021000 	.word	0x40021000

080068d8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b088      	sub	sp, #32
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80068e0:	2300      	movs	r3, #0
 80068e2:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits  = 0;
 80068e4:	2300      	movs	r3, #0
 80068e6:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 80068e8:	2300      	movs	r3, #0
 80068ea:	617b      	str	r3, [r7, #20]
  
  /* Check the SAI handle allocation */
  if(hsai == NULL)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d101      	bne.n	80068f6 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e14a      	b.n	8006b8c <HAL_SAI_Init+0x2b4>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->State == HAL_SAI_STATE_RESET)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80068fc:	b2db      	uxtb	r3, r3
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d106      	bne.n	8006910 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f001 f83c 	bl	8007988 <HAL_SAI_MspInit>
  }
  
  hsai->State = HAL_SAI_STATE_BUSY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2202      	movs	r2, #2
 8006914:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 fbdd 	bl	80070d8 <SAI_Disable>
  
  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch(hsai->Init.SynchroExt)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	68db      	ldr	r3, [r3, #12]
 8006922:	2b01      	cmp	r3, #1
 8006924:	d007      	beq.n	8006936 <HAL_SAI_Init+0x5e>
 8006926:	2b01      	cmp	r3, #1
 8006928:	d302      	bcc.n	8006930 <HAL_SAI_Init+0x58>
 800692a:	2b02      	cmp	r3, #2
 800692c:	d006      	beq.n	800693c <HAL_SAI_Init+0x64>
 800692e:	e008      	b.n	8006942 <HAL_SAI_Init+0x6a>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8006930:	2300      	movs	r3, #0
 8006932:	61fb      	str	r3, [r7, #28]
      break;
 8006934:	e005      	b.n	8006942 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8006936:	2310      	movs	r3, #16
 8006938:	61fb      	str	r3, [r7, #28]
      break;
 800693a:	e002      	b.n	8006942 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800693c:	2320      	movs	r3, #32
 800693e:	61fb      	str	r3, [r7, #28]
      break;
 8006940:	bf00      	nop
  }
  
  switch(hsai->Init.Synchro)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	2b03      	cmp	r3, #3
 8006948:	d81d      	bhi.n	8006986 <HAL_SAI_Init+0xae>
 800694a:	a201      	add	r2, pc, #4	; (adr r2, 8006950 <HAL_SAI_Init+0x78>)
 800694c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006950:	08006961 	.word	0x08006961
 8006954:	08006967 	.word	0x08006967
 8006958:	0800696f 	.word	0x0800696f
 800695c:	08006977 	.word	0x08006977
  {
    case SAI_ASYNCHRONOUS :
      {
        syncen_bits = 0;
 8006960:	2300      	movs	r3, #0
 8006962:	617b      	str	r3, [r7, #20]
      }
      break;
 8006964:	e00f      	b.n	8006986 <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS :
      {
        syncen_bits = SAI_xCR1_SYNCEN_0;
 8006966:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800696a:	617b      	str	r3, [r7, #20]
      }
      break;
 800696c:	e00b      	b.n	8006986 <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 800696e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006972:	617b      	str	r3, [r7, #20]
      }
      break;
 8006974:	e007      	b.n	8006986 <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8006976:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800697a:	617b      	str	r3, [r7, #20]
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	f043 0301 	orr.w	r3, r3, #1
 8006982:	61fb      	str	r3, [r7, #28]
      }
      break;
 8006984:	bf00      	nop
  
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  
  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a82      	ldr	r2, [pc, #520]	; (8006b94 <HAL_SAI_Init+0x2bc>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d004      	beq.n	800699a <HAL_SAI_Init+0xc2>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a80      	ldr	r2, [pc, #512]	; (8006b98 <HAL_SAI_Init+0x2c0>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d103      	bne.n	80069a2 <HAL_SAI_Init+0xca>
  {
    SAI1->GCR = tmpregisterGCR;
 800699a:	4a80      	ldr	r2, [pc, #512]	; (8006b9c <HAL_SAI_Init+0x2c4>)
 800699c:	69fb      	ldr	r3, [r7, #28]
 800699e:	6013      	str	r3, [r2, #0]
 80069a0:	e002      	b.n	80069a8 <HAL_SAI_Init+0xd0>
  }
  else 
  {
    SAI2->GCR = tmpregisterGCR;
 80069a2:	4a7f      	ldr	r2, [pc, #508]	; (8006ba0 <HAL_SAI_Init+0x2c8>)
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	6013      	str	r3, [r2, #0]
  
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
       /* STM32L496xx || STM32L4A6xx || */
       /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	69db      	ldr	r3, [r3, #28]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d043      	beq.n	8006a38 <HAL_SAI_Init+0x160>
  {
    uint32_t freq = 0;
 80069b0:	2300      	movs	r3, #0
 80069b2:	613b      	str	r3, [r7, #16]
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    
    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	4a76      	ldr	r2, [pc, #472]	; (8006b94 <HAL_SAI_Init+0x2bc>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d004      	beq.n	80069c8 <HAL_SAI_Init+0xf0>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a75      	ldr	r2, [pc, #468]	; (8006b98 <HAL_SAI_Init+0x2c0>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d104      	bne.n	80069d2 <HAL_SAI_Init+0xfa>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80069c8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80069cc:	f7ff f8c4 	bl	8005b58 <HAL_RCCEx_GetPeriphCLKFreq>
 80069d0:	6138      	str	r0, [r7, #16]
    }
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a73      	ldr	r2, [pc, #460]	; (8006ba4 <HAL_SAI_Init+0x2cc>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d004      	beq.n	80069e6 <HAL_SAI_Init+0x10e>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a71      	ldr	r2, [pc, #452]	; (8006ba8 <HAL_SAI_Init+0x2d0>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d104      	bne.n	80069f0 <HAL_SAI_Init+0x118>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80069e6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80069ea:	f7ff f8b5 	bl	8005b58 <HAL_RCCEx_GetPeriphCLKFreq>
 80069ee:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 80069f0:	693a      	ldr	r2, [r7, #16]
 80069f2:	4613      	mov	r3, r2
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	4413      	add	r3, r2
 80069f8:	005b      	lsls	r3, r3, #1
 80069fa:	461a      	mov	r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	69db      	ldr	r3, [r3, #28]
 8006a00:	025b      	lsls	r3, r3, #9
 8006a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a06:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	4a68      	ldr	r2, [pc, #416]	; (8006bac <HAL_SAI_Init+0x2d4>)
 8006a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a10:	08da      	lsrs	r2, r3, #3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	621a      	str	r2, [r3, #32]
    
    /* Round result to the nearest integer */
    if((tmpval % 10) > 8)
 8006a16:	68f9      	ldr	r1, [r7, #12]
 8006a18:	4b64      	ldr	r3, [pc, #400]	; (8006bac <HAL_SAI_Init+0x2d4>)
 8006a1a:	fba3 2301 	umull	r2, r3, r3, r1
 8006a1e:	08da      	lsrs	r2, r3, #3
 8006a20:	4613      	mov	r3, r2
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	4413      	add	r3, r2
 8006a26:	005b      	lsls	r3, r3, #1
 8006a28:	1aca      	subs	r2, r1, r3
 8006a2a:	2a08      	cmp	r2, #8
 8006a2c:	d904      	bls.n	8006a38 <HAL_SAI_Init+0x160>
    {
      hsai->Init.Mckdiv+= 1;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6a1b      	ldr	r3, [r3, #32]
 8006a32:	1c5a      	adds	r2, r3, #1
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  
  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d003      	beq.n	8006a48 <HAL_SAI_Init+0x170>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	d109      	bne.n	8006a5c <HAL_SAI_Init+0x184>
  { /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d101      	bne.n	8006a54 <HAL_SAI_Init+0x17c>
 8006a50:	2300      	movs	r3, #0
 8006a52:	e001      	b.n	8006a58 <HAL_SAI_Init+0x180>
 8006a54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a58:	61bb      	str	r3, [r7, #24]
 8006a5a:	e008      	b.n	8006a6e <HAL_SAI_Init+0x196>
  }
  else
  { /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d102      	bne.n	8006a6a <HAL_SAI_Init+0x192>
 8006a64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a68:	e000      	b.n	8006a6c <HAL_SAI_Init+0x194>
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	61bb      	str	r3, [r7, #24]
                        ckstr_bits | syncen_bits |                             \
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                        hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	6819      	ldr	r1, [r3, #0]
 8006a78:	4b4d      	ldr	r3, [pc, #308]	; (8006bb0 <HAL_SAI_Init+0x2d8>)
 8006a7a:	400b      	ands	r3, r1
 8006a7c:	6013      	str	r3, [r2, #0]
                         SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN |\
                         SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                         SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);
  
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	6812      	ldr	r2, [r2, #0]
 8006a86:	6811      	ldr	r1, [r2, #0]
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	6850      	ldr	r0, [r2, #4]
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006a90:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006a96:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006a9c:	4310      	orrs	r0, r2
 8006a9e:	69ba      	ldr	r2, [r7, #24]
 8006aa0:	4310      	orrs	r0, r2
                        ckstr_bits | syncen_bits |                             \
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	6a52      	ldr	r2, [r2, #36]	; 0x24
                        ckstr_bits | syncen_bits |                             \
 8006aaa:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	6912      	ldr	r2, [r2, #16]
 8006ab0:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	6952      	ldr	r2, [r2, #20]
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006ab6:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	6a12      	ldr	r2, [r2, #32]
 8006abc:	0512      	lsls	r2, r2, #20
 8006abe:	4302      	orrs	r2, r0
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006ac0:	430a      	orrs	r2, r1
 8006ac2:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* SAI CR2 Configuration */
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8006ad2:	f023 030f 	bic.w	r3, r3, #15
 8006ad6:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	6812      	ldr	r2, [r2, #0]
 8006ae0:	6851      	ldr	r1, [r2, #4]
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	6990      	ldr	r0, [r2, #24]
 8006ae6:	687a      	ldr	r2, [r7, #4]
 8006ae8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006aea:	4310      	orrs	r0, r2
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006af0:	4302      	orrs	r2, r0
 8006af2:	430a      	orrs	r2, r1
 8006af4:	605a      	str	r2, [r3, #4]
  
  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	6899      	ldr	r1, [r3, #8]
 8006b00:	4b2c      	ldr	r3, [pc, #176]	; (8006bb4 <HAL_SAI_Init+0x2dc>)
 8006b02:	400b      	ands	r3, r1
 8006b04:	6093      	str	r3, [r2, #8]
                           SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	6812      	ldr	r2, [r2, #0]
 8006b0e:	6891      	ldr	r1, [r2, #8]
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006b14:	1e50      	subs	r0, r2, #1
                          hsai->FrameInit.FSOffset |
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	6d12      	ldr	r2, [r2, #80]	; 0x50
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8006b1a:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSDefinition |
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	6c92      	ldr	r2, [r2, #72]	; 0x48
                          hsai->FrameInit.FSOffset |
 8006b20:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSPolarity   |
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                          hsai->FrameInit.FSDefinition |
 8006b26:	4310      	orrs	r0, r2
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8006b2c:	3a01      	subs	r2, #1
 8006b2e:	0212      	lsls	r2, r2, #8
                          hsai->FrameInit.FSPolarity   |
 8006b30:	4302      	orrs	r2, r0
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8006b32:	430a      	orrs	r2, r1
 8006b34:	609a      	str	r2, [r3, #8]
  
  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	68d9      	ldr	r1, [r3, #12]
 8006b40:	f24f 0320 	movw	r3, #61472	; 0xf020
 8006b44:	400b      	ands	r3, r1
 8006b46:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN ));
  
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	687a      	ldr	r2, [r7, #4]
 8006b4e:	6812      	ldr	r2, [r2, #0]
 8006b50:	68d1      	ldr	r1, [r2, #12]
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	6d50      	ldr	r0, [r2, #84]	; 0x54
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006b5a:	4310      	orrs	r0, r2
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8006b60:	0412      	lsls	r2, r2, #16
 8006b62:	4310      	orrs	r0, r2
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006b68:	3a01      	subs	r2, #1
 8006b6a:	0212      	lsls	r2, r2, #8
 8006b6c:	4302      	orrs	r2, r0
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8006b6e:	430a      	orrs	r2, r1
 8006b70:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Initialize the SAI state */
  hsai->State= HAL_SAI_STATE_READY;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 8006b8a:	2300      	movs	r3, #0
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3720      	adds	r7, #32
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}
 8006b94:	40015404 	.word	0x40015404
 8006b98:	40015424 	.word	0x40015424
 8006b9c:	40015400 	.word	0x40015400
 8006ba0:	40015800 	.word	0x40015800
 8006ba4:	40015804 	.word	0x40015804
 8006ba8:	40015824 	.word	0x40015824
 8006bac:	cccccccd 	.word	0xcccccccd
 8006bb0:	ff05c010 	.word	0xff05c010
 8006bb4:	fff88000 	.word	0xfff88000

08006bb8 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b082      	sub	sp, #8
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hsai);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d101      	bne.n	8006bce <HAL_SAI_Abort+0x16>
 8006bca:	2302      	movs	r3, #2
 8006bcc:	e04c      	b.n	8006c68 <HAL_SAI_Abort+0xb0>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  /* Check SAI DMA is enabled or not */
  if((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006be0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006be4:	d123      	bne.n	8006c2e <HAL_SAI_Abort+0x76>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	6812      	ldr	r2, [r2, #0]
 8006bee:	6812      	ldr	r2, [r2, #0]
 8006bf0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006bf4:	601a      	str	r2, [r3, #0]
    
    /* Abort the SAI DMA Streams */
    if(hsai->hdmatx != NULL)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d009      	beq.n	8006c12 <HAL_SAI_Abort+0x5a>
    {
      if(HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7fb fb9a 	bl	800233c <HAL_DMA_Abort>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d001      	beq.n	8006c12 <HAL_SAI_Abort+0x5a>
      {
        return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e02a      	b.n	8006c68 <HAL_SAI_Abort+0xb0>
      }
    }
    
    if(hsai->hdmarx != NULL)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d009      	beq.n	8006c2e <HAL_SAI_Abort+0x76>
    {
      if(HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7fb fb8c 	bl	800233c <HAL_DMA_Abort>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <HAL_SAI_Abort+0x76>
      {
        return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e01c      	b.n	8006c68 <HAL_SAI_Abort+0xb0>
      }
    }
  }
  
  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2200      	movs	r2, #0
 8006c34:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8006c3e:	619a      	str	r2, [r3, #24]
  
  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 fa49 	bl	80070d8 <SAI_Disable>
  
  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	6812      	ldr	r2, [r2, #0]
 8006c4e:	6852      	ldr	r2, [r2, #4]
 8006c50:	f042 0208 	orr.w	r2, r2, #8
 8006c54:	605a      	str	r2, [r3, #4]
  
  hsai->State = HAL_SAI_STATE_READY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 8006c66:	2300      	movs	r3, #0
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3708      	adds	r7, #8
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b086      	sub	sp, #24
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	60f8      	str	r0, [r7, #12]
 8006c78:	60b9      	str	r1, [r7, #8]
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8006c7e:	f7fb f8b7 	bl	8001df0 <HAL_GetTick>
 8006c82:	6178      	str	r0, [r7, #20]

  if((pData == NULL) || (Size == 0))
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d002      	beq.n	8006c90 <HAL_SAI_Transmit_DMA+0x20>
 8006c8a:	88fb      	ldrh	r3, [r7, #6]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d101      	bne.n	8006c94 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e093      	b.n	8006dbc <HAL_SAI_Transmit_DMA+0x14c>
  }
  
  if(hsai->State == HAL_SAI_STATE_READY)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	f040 808c 	bne.w	8006dba <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d101      	bne.n	8006cb0 <HAL_SAI_Transmit_DMA+0x40>
 8006cac:	2302      	movs	r3, #2
 8006cae:	e085      	b.n	8006dbc <HAL_SAI_Transmit_DMA+0x14c>
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    hsai->pBuffPtr = pData;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	68ba      	ldr	r2, [r7, #8]
 8006cbc:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	88fa      	ldrh	r2, [r7, #6]
 8006cc2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	88fa      	ldrh	r2, [r7, #6]
 8006cca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2212      	movs	r2, #18
 8006cda:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
    
    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ce2:	4a38      	ldr	r2, [pc, #224]	; (8006dc4 <HAL_SAI_Transmit_DMA+0x154>)
 8006ce4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cea:	4a37      	ldr	r2, [pc, #220]	; (8006dc8 <HAL_SAI_Transmit_DMA+0x158>)
 8006cec:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cf2:	4a36      	ldr	r2, [pc, #216]	; (8006dcc <HAL_SAI_Transmit_DMA+0x15c>)
 8006cf4:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Enable the Tx DMA Stream */
    if(HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d06:	4619      	mov	r1, r3
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	331c      	adds	r3, #28
 8006d0e:	461a      	mov	r2, r3
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006d16:	f7fb fab1 	bl	800227c <HAL_DMA_Start_IT>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d005      	beq.n	8006d2c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e047      	b.n	8006dbc <HAL_SAI_Transmit_DMA+0x14c>
    }
    
    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006d2c:	2100      	movs	r1, #0
 8006d2e:	68f8      	ldr	r0, [r7, #12]
 8006d30:	f000 f99c 	bl	800706c <SAI_InterruptFlag>
 8006d34:	4601      	mov	r1, r0
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	6812      	ldr	r2, [r2, #0]
 8006d3e:	6912      	ldr	r2, [r2, #16]
 8006d40:	430a      	orrs	r2, r1
 8006d42:	611a      	str	r2, [r3, #16]
    
    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	6812      	ldr	r2, [r2, #0]
 8006d4c:	6812      	ldr	r2, [r2, #0]
 8006d4e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006d52:	601a      	str	r2, [r3, #0]
    
    /* Wait untill FIFO is not empty */
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006d54:	e015      	b.n	8006d82 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8006d56:	f7fb f84b 	bl	8001df0 <HAL_GetTick>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	1ad3      	subs	r3, r2, r3
 8006d60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d64:	d90d      	bls.n	8006d82 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d6c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        
        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	e01c      	b.n	8006dbc <HAL_SAI_Transmit_DMA+0x14c>
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	695b      	ldr	r3, [r3, #20]
 8006d88:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d0e2      	beq.n	8006d56 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }
    
    /* Check if the SAI is already enabled */
    if((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d107      	bne.n	8006dae <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	68fa      	ldr	r2, [r7, #12]
 8006da4:	6812      	ldr	r2, [r2, #0]
 8006da6:	6812      	ldr	r2, [r2, #0]
 8006da8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006dac:	601a      	str	r2, [r3, #0]
    }
    
    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    return HAL_OK;
 8006db6:	2300      	movs	r3, #0
 8006db8:	e000      	b.n	8006dbc <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8006dba:	2302      	movs	r3, #2
  }
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3718      	adds	r7, #24
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	0800719b 	.word	0x0800719b
 8006dc8:	08007137 	.word	0x08007137
 8006dcc:	080071b7 	.word	0x080071b7

08006dd0 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b086      	sub	sp, #24
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  if(hsai->State != HAL_SAI_STATE_RESET)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8006dde:	b2db      	uxtb	r3, r3
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 8132 	beq.w	800704a <HAL_SAI_IRQHandler+0x27a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	695b      	ldr	r3, [r3, #20]
 8006dec:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	691b      	ldr	r3, [r3, #16]
 8006df4:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;
    
    /* SAI Fifo request interrupt occured ------------------------------------*/
    if(((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	f003 0308 	and.w	r3, r3, #8
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d009      	beq.n	8006e1c <HAL_SAI_IRQHandler+0x4c>
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	f003 0308 	and.w	r3, r3, #8
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d004      	beq.n	8006e1c <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	4798      	blx	r3
 8006e1a:	e116      	b.n	800704a <HAL_SAI_IRQHandler+0x27a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	f003 0301 	and.w	r3, r3, #1
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d01e      	beq.n	8006e64 <HAL_SAI_IRQHandler+0x94>
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	f003 0301 	and.w	r3, r3, #1
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d019      	beq.n	8006e64 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	2201      	movs	r2, #1
 8006e36:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	2b22      	cmp	r3, #34	; 0x22
 8006e42:	d101      	bne.n	8006e48 <HAL_SAI_IRQHandler+0x78>
 8006e44:	2301      	movs	r3, #1
 8006e46:	e000      	b.n	8006e4a <HAL_SAI_IRQHandler+0x7a>
 8006e48:	2302      	movs	r3, #2
 8006e4a:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	431a      	orrs	r2, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
      HAL_SAI_ErrorCallback(hsai);
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f000 f8fb 	bl	8007058 <HAL_SAI_ErrorCallback>
 8006e62:	e0f2      	b.n	800704a <HAL_SAI_IRQHandler+0x27a>
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	f003 0302 	and.w	r3, r3, #2
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d011      	beq.n	8006e92 <HAL_SAI_IRQHandler+0xc2>
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	f003 0302 	and.w	r3, r3, #2
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d00c      	beq.n	8006e92 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2202      	movs	r2, #2
 8006e7e:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if(hsai->mutecallback != (SAIcallback)NULL)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	f000 80e0 	beq.w	800704a <HAL_SAI_IRQHandler+0x27a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e8e:	4798      	blx	r3
      if(hsai->mutecallback != (SAIcallback)NULL)
 8006e90:	e0db      	b.n	800704a <HAL_SAI_IRQHandler+0x27a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	f003 0320 	and.w	r3, r3, #32
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d035      	beq.n	8006f08 <HAL_SAI_IRQHandler+0x138>
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	f003 0320 	and.w	r3, r3, #32
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d030      	beq.n	8006f08 <HAL_SAI_IRQHandler+0x138>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006eac:	f043 0204 	orr.w	r2, r3, #4
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d01c      	beq.n	8006efa <HAL_SAI_IRQHandler+0x12a>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d009      	beq.n	8006edc <HAL_SAI_IRQHandler+0x10c>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ecc:	4a61      	ldr	r2, [pc, #388]	; (8007054 <HAL_SAI_IRQHandler+0x284>)
 8006ece:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f7fb fa63 	bl	80023a0 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006eda:	e0b1      	b.n	8007040 <HAL_SAI_IRQHandler+0x270>
        }
        else if(hsai->hdmarx != NULL)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	f000 80ad 	beq.w	8007040 <HAL_SAI_IRQHandler+0x270>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006eea:	4a5a      	ldr	r2, [pc, #360]	; (8007054 <HAL_SAI_IRQHandler+0x284>)
 8006eec:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7fb fa54 	bl	80023a0 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006ef8:	e0a2      	b.n	8007040 <HAL_SAI_IRQHandler+0x270>
        }
      }
      else
      {
        /* Abort SAI */ 
        HAL_SAI_Abort(hsai);
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f7ff fe5c 	bl	8006bb8 <HAL_SAI_Abort>
        
        /* Set error callback */
        HAL_SAI_ErrorCallback(hsai);          
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 f8a9 	bl	8007058 <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006f06:	e09b      	b.n	8007040 <HAL_SAI_IRQHandler+0x270>
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d034      	beq.n	8006f7c <HAL_SAI_IRQHandler+0x1ac>
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d02f      	beq.n	8006f7c <HAL_SAI_IRQHandler+0x1ac>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f22:	f043 0208 	orr.w	r2, r3, #8
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d01b      	beq.n	8006f6e <HAL_SAI_IRQHandler+0x19e>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d009      	beq.n	8006f52 <HAL_SAI_IRQHandler+0x182>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f42:	4a44      	ldr	r2, [pc, #272]	; (8007054 <HAL_SAI_IRQHandler+0x284>)
 8006f44:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f7fb fa28 	bl	80023a0 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006f50:	e078      	b.n	8007044 <HAL_SAI_IRQHandler+0x274>
        }
        else if(hsai->hdmarx != NULL)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d074      	beq.n	8007044 <HAL_SAI_IRQHandler+0x274>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f5e:	4a3d      	ldr	r2, [pc, #244]	; (8007054 <HAL_SAI_IRQHandler+0x284>)
 8006f60:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f66:	4618      	mov	r0, r3
 8006f68:	f7fb fa1a 	bl	80023a0 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006f6c:	e06a      	b.n	8007044 <HAL_SAI_IRQHandler+0x274>
        }
      }
      else
      {
        /* Abort SAI */ 
        HAL_SAI_Abort(hsai);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f7ff fe22 	bl	8006bb8 <HAL_SAI_Abort>
        
        /* Set error callback */
        HAL_SAI_ErrorCallback(hsai);
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	f000 f86f 	bl	8007058 <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006f7a:	e063      	b.n	8007044 <HAL_SAI_IRQHandler+0x274>
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	f003 0304 	and.w	r3, r3, #4
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d042      	beq.n	800700c <HAL_SAI_IRQHandler+0x23c>
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	f003 0304 	and.w	r3, r3, #4
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d03d      	beq.n	800700c <HAL_SAI_IRQHandler+0x23c>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f96:	f043 0220 	orr.w	r2, r3, #32
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d01b      	beq.n	8006fe2 <HAL_SAI_IRQHandler+0x212>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d009      	beq.n	8006fc6 <HAL_SAI_IRQHandler+0x1f6>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fb6:	4a27      	ldr	r2, [pc, #156]	; (8007054 <HAL_SAI_IRQHandler+0x284>)
 8006fb8:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7fb f9ee 	bl	80023a0 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006fc4:	e040      	b.n	8007048 <HAL_SAI_IRQHandler+0x278>
        }
        else if(hsai->hdmarx != NULL)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d03c      	beq.n	8007048 <HAL_SAI_IRQHandler+0x278>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fd2:	4a20      	ldr	r2, [pc, #128]	; (8007054 <HAL_SAI_IRQHandler+0x284>)
 8006fd4:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7fb f9e0 	bl	80023a0 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006fe0:	e032      	b.n	8007048 <HAL_SAI_IRQHandler+0x278>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f04f 32ff 	mov.w	r2, #4294967295
 8006ff2:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
        
        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        
        /* SAI error Callback */
        HAL_SAI_ErrorCallback(hsai);        
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 f827 	bl	8007058 <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800700a:	e01d      	b.n	8007048 <HAL_SAI_IRQHandler+0x278>
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	f003 0310 	and.w	r3, r3, #16
 8007012:	2b00      	cmp	r3, #0
 8007014:	d019      	beq.n	800704a <HAL_SAI_IRQHandler+0x27a>
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	f003 0310 	and.w	r3, r3, #16
 800701c:	2b00      	cmp	r3, #0
 800701e:	d014      	beq.n	800704a <HAL_SAI_IRQHandler+0x27a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2210      	movs	r2, #16
 8007026:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800702e:	f043 0210 	orr.w	r2, r3, #16
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
      HAL_SAI_ErrorCallback(hsai);
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 f80d 	bl	8007058 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800703e:	e004      	b.n	800704a <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007040:	bf00      	nop
 8007042:	e002      	b.n	800704a <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007044:	bf00      	nop
 8007046:	e000      	b.n	800704a <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8007048:	bf00      	nop
}
 800704a:	bf00      	nop
 800704c:	3718      	adds	r7, #24
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
 8007052:	bf00      	nop
 8007054:	08007209 	.word	0x08007209

08007058 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);
  
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8007060:	bf00      	nop
 8007062:	370c      	adds	r7, #12
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr

0800706c <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800706c:	b480      	push	{r7}
 800706e:	b085      	sub	sp, #20
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8007076:	2301      	movs	r3, #1
 8007078:	60fb      	str	r3, [r7, #12]
  
  if(mode == SAI_MODE_IT)
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	2b01      	cmp	r3, #1
 800707e:	d103      	bne.n	8007088 <SAI_InterruptFlag+0x1c>
  {
    tmpIT|= SAI_IT_FREQ;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	f043 0308 	orr.w	r3, r3, #8
 8007086:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800708c:	2b08      	cmp	r3, #8
 800708e:	d10b      	bne.n	80070a8 <SAI_InterruptFlag+0x3c>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	685b      	ldr	r3, [r3, #4]
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8007094:	2b03      	cmp	r3, #3
 8007096:	d003      	beq.n	80070a0 <SAI_InterruptFlag+0x34>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	2b01      	cmp	r3, #1
 800709e:	d103      	bne.n	80070a8 <SAI_InterruptFlag+0x3c>
  {
    tmpIT|= SAI_IT_CNRDY;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f043 0310 	orr.w	r3, r3, #16
 80070a6:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	2b03      	cmp	r3, #3
 80070ae:	d003      	beq.n	80070b8 <SAI_InterruptFlag+0x4c>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	2b02      	cmp	r3, #2
 80070b6:	d104      	bne.n	80070c2 <SAI_InterruptFlag+0x56>
  {
    tmpIT|= SAI_IT_AFSDET | SAI_IT_LFSDET;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80070be:	60fb      	str	r3, [r7, #12]
 80070c0:	e003      	b.n	80070ca <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT|= SAI_IT_WCKCFG;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f043 0304 	orr.w	r3, r3, #4
 80070c8:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80070ca:	68fb      	ldr	r3, [r7, #12]
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3714      	adds	r7, #20
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80070e0:	f7fa fe86 	bl	8001df0 <HAL_GetTick>
 80070e4:	60f8      	str	r0, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80070e6:	2300      	movs	r3, #0
 80070e8:	72fb      	strb	r3, [r7, #11]
  
  __HAL_SAI_DISABLE(hsai);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	687a      	ldr	r2, [r7, #4]
 80070f0:	6812      	ldr	r2, [r2, #0]
 80070f2:	6812      	ldr	r2, [r2, #0]
 80070f4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80070f8:	601a      	str	r2, [r3, #0]
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 80070fa:	e010      	b.n	800711e <SAI_Disable+0x46>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart) > SAI_DEFAULT_TIMEOUT)
 80070fc:	f7fa fe78 	bl	8001df0 <HAL_GetTick>
 8007100:	4602      	mov	r2, r0
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	2b04      	cmp	r3, #4
 8007108:	d909      	bls.n	800711e <SAI_Disable+0x46>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007110:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      return HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	e007      	b.n	800712e <SAI_Disable+0x56>
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1e7      	bne.n	80070fc <SAI_Disable+0x24>
    }
  }
  return status;
 800712c:	7afb      	ldrb	r3, [r7, #11]
}
 800712e:	4618      	mov	r0, r3
 8007130:	3710      	adds	r7, #16
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}

08007136 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b084      	sub	sp, #16
 800713a:	af00      	add	r7, sp, #0
 800713c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef* )hdma)->Parent;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007142:	60fb      	str	r3, [r7, #12]
  
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0320 	and.w	r3, r3, #32
 800714e:	2b00      	cmp	r3, #0
 8007150:	d11c      	bne.n	800718c <SAI_DMATxCplt+0x56>
  {
    hsai->XferCount = 0;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    
    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68fa      	ldr	r2, [r7, #12]
 8007160:	6812      	ldr	r2, [r2, #0]
 8007162:	6812      	ldr	r2, [r2, #0]
 8007164:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007168:	601a      	str	r2, [r3, #0]
    
    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800716a:	2100      	movs	r1, #0
 800716c:	68f8      	ldr	r0, [r7, #12]
 800716e:	f7ff ff7d 	bl	800706c <SAI_InterruptFlag>
 8007172:	4603      	mov	r3, r0
 8007174:	43da      	mvns	r2, r3
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68f9      	ldr	r1, [r7, #12]
 800717c:	6809      	ldr	r1, [r1, #0]
 800717e:	6909      	ldr	r1, [r1, #16]
 8007180:	400a      	ands	r2, r1
 8007182:	611a      	str	r2, [r3, #16]
    
    hsai->State= HAL_SAI_STATE_READY;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
  HAL_SAI_TxCpltCallback(hsai);
 800718c:	68f8      	ldr	r0, [r7, #12]
 800718e:	f000 fb1d 	bl	80077cc <HAL_SAI_TxCpltCallback>
}
 8007192:	bf00      	nop
 8007194:	3710      	adds	r7, #16
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}

0800719a <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800719a:	b580      	push	{r7, lr}
 800719c:	b084      	sub	sp, #16
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071a6:	60fb      	str	r3, [r7, #12]
  
  HAL_SAI_TxHalfCpltCallback(hsai);
 80071a8:	68f8      	ldr	r0, [r7, #12]
 80071aa:	f000 fb1f 	bl	80077ec <HAL_SAI_TxHalfCpltCallback>
}
 80071ae:	bf00      	nop
 80071b0:	3710      	adds	r7, #16
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}

080071b6 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 80071b6:	b580      	push	{r7, lr}
 80071b8:	b084      	sub	sp, #16
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071c2:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071ca:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	68fa      	ldr	r2, [r7, #12]
 80071da:	6812      	ldr	r2, [r2, #0]
 80071dc:	6812      	ldr	r2, [r2, #0]
 80071de:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80071e2:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 80071e4:	68f8      	ldr	r0, [r7, #12]
 80071e6:	f7ff ff77 	bl	80070d8 <SAI_Disable>
    
  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2201      	movs	r2, #1
 80071ee:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2200      	movs	r2, #0
 80071f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */ 
  HAL_SAI_ErrorCallback(hsai);
 80071fa:	68f8      	ldr	r0, [r7, #12]
 80071fc:	f7ff ff2c 	bl	8007058 <HAL_SAI_ErrorCallback>
}
 8007200:	bf00      	nop
 8007202:	3710      	adds	r7, #16
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}

08007208 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007214:	60fb      	str	r3, [r7, #12]
  
  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68fa      	ldr	r2, [r7, #12]
 800721c:	6812      	ldr	r2, [r2, #0]
 800721e:	6812      	ldr	r2, [r2, #0]
 8007220:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8007224:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2200      	movs	r2, #0
 800722c:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f04f 32ff 	mov.w	r2, #4294967295
 8007236:	619a      	str	r2, [r3, #24]
  
  if(hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800723e:	2b20      	cmp	r3, #32
 8007240:	d00a      	beq.n	8007258 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8007242:	68f8      	ldr	r0, [r7, #12]
 8007244:	f7ff ff48 	bl	80070d8 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	6812      	ldr	r2, [r2, #0]
 8007250:	6852      	ldr	r2, [r2, #4]
 8007252:	f042 0208 	orr.w	r2, r2, #8
 8007256:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	2200      	movs	r2, #0
 8007264:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */
  HAL_SAI_ErrorCallback(hsai);
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f7ff fef5 	bl	8007058 <HAL_SAI_ErrorCallback>
}
 800726e:	bf00      	nop
 8007270:	3710      	adds	r7, #16
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
	...

08007278 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800727e:	4a0c      	ldr	r2, [pc, #48]	; (80072b0 <MX_DMA_Init+0x38>)
 8007280:	4b0b      	ldr	r3, [pc, #44]	; (80072b0 <MX_DMA_Init+0x38>)
 8007282:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007284:	f043 0302 	orr.w	r3, r3, #2
 8007288:	6493      	str	r3, [r2, #72]	; 0x48
 800728a:	4b09      	ldr	r3, [pc, #36]	; (80072b0 <MX_DMA_Init+0x38>)
 800728c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800728e:	f003 0302 	and.w	r3, r3, #2
 8007292:	607b      	str	r3, [r7, #4]
 8007294:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8007296:	2200      	movs	r2, #0
 8007298:	2100      	movs	r1, #0
 800729a:	2038      	movs	r0, #56	; 0x38
 800729c:	f7fa fec1 	bl	8002022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80072a0:	2038      	movs	r0, #56	; 0x38
 80072a2:	f7fa feda 	bl	800205a <HAL_NVIC_EnableIRQ>

}
 80072a6:	bf00      	nop
 80072a8:	3708      	adds	r7, #8
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}
 80072ae:	bf00      	nop
 80072b0:	40021000 	.word	0x40021000

080072b4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b085      	sub	sp, #20
 80072b8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80072ba:	4a15      	ldr	r2, [pc, #84]	; (8007310 <MX_GPIO_Init+0x5c>)
 80072bc:	4b14      	ldr	r3, [pc, #80]	; (8007310 <MX_GPIO_Init+0x5c>)
 80072be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072c0:	f043 0310 	orr.w	r3, r3, #16
 80072c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80072c6:	4b12      	ldr	r3, [pc, #72]	; (8007310 <MX_GPIO_Init+0x5c>)
 80072c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072ca:	f003 0310 	and.w	r3, r3, #16
 80072ce:	60fb      	str	r3, [r7, #12]
 80072d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80072d2:	4a0f      	ldr	r2, [pc, #60]	; (8007310 <MX_GPIO_Init+0x5c>)
 80072d4:	4b0e      	ldr	r3, [pc, #56]	; (8007310 <MX_GPIO_Init+0x5c>)
 80072d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072d8:	f043 0304 	orr.w	r3, r3, #4
 80072dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80072de:	4b0c      	ldr	r3, [pc, #48]	; (8007310 <MX_GPIO_Init+0x5c>)
 80072e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072e2:	f003 0304 	and.w	r3, r3, #4
 80072e6:	60bb      	str	r3, [r7, #8]
 80072e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80072ea:	4a09      	ldr	r2, [pc, #36]	; (8007310 <MX_GPIO_Init+0x5c>)
 80072ec:	4b08      	ldr	r3, [pc, #32]	; (8007310 <MX_GPIO_Init+0x5c>)
 80072ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072f0:	f043 0301 	orr.w	r3, r3, #1
 80072f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80072f6:	4b06      	ldr	r3, [pc, #24]	; (8007310 <MX_GPIO_Init+0x5c>)
 80072f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072fa:	f003 0301 	and.w	r3, r3, #1
 80072fe:	607b      	str	r3, [r7, #4]
 8007300:	687b      	ldr	r3, [r7, #4]

}
 8007302:	bf00      	nop
 8007304:	3714      	adds	r7, #20
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	40021000 	.word	0x40021000

08007314 <HAL_LCD_MspInit>:
  }

}

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b088      	sub	sp, #32
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(lcdHandle->Instance==LCD)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a1a      	ldr	r2, [pc, #104]	; (800738c <HAL_LCD_MspInit+0x78>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d12d      	bne.n	8007382 <HAL_LCD_MspInit+0x6e>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8007326:	4a1a      	ldr	r2, [pc, #104]	; (8007390 <HAL_LCD_MspInit+0x7c>)
 8007328:	4b19      	ldr	r3, [pc, #100]	; (8007390 <HAL_LCD_MspInit+0x7c>)
 800732a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800732c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007330:	6593      	str	r3, [r2, #88]	; 0x58
 8007332:	4b17      	ldr	r3, [pc, #92]	; (8007390 <HAL_LCD_MspInit+0x7c>)
 8007334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007336:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800733a:	60bb      	str	r3, [r7, #8]
 800733c:	68bb      	ldr	r3, [r7, #8]
  
    /**LCD GPIO Configuration    
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800733e:	2308      	movs	r3, #8
 8007340:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007342:	2302      	movs	r3, #2
 8007344:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007346:	2300      	movs	r3, #0
 8007348:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800734a:	2300      	movs	r3, #0
 800734c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800734e:	230b      	movs	r3, #11
 8007350:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007352:	f107 030c 	add.w	r3, r7, #12
 8007356:	4619      	mov	r1, r3
 8007358:	480e      	ldr	r0, [pc, #56]	; (8007394 <HAL_LCD_MspInit+0x80>)
 800735a:	f7fb f931 	bl	80025c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800735e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007362:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007364:	2302      	movs	r3, #2
 8007366:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007368:	2300      	movs	r3, #0
 800736a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800736c:	2300      	movs	r3, #0
 800736e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8007370:	230b      	movs	r3, #11
 8007372:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007374:	f107 030c 	add.w	r3, r7, #12
 8007378:	4619      	mov	r1, r3
 800737a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800737e:	f7fb f91f 	bl	80025c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8007382:	bf00      	nop
 8007384:	3720      	adds	r7, #32
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	40002400 	.word	0x40002400
 8007390:	40021000 	.word	0x40021000
 8007394:	48000800 	.word	0x48000800

08007398 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8007398:	b590      	push	{r4, r7, lr}
 800739a:	b085      	sub	sp, #20
 800739c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint32_t PlaybackPosition   = PLAY_BUFF_SIZE + PLAY_HEADER;
 800739e:	f241 032c 	movw	r3, #4140	; 0x102c
 80073a2:	60fb      	str	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80073a4:	f7fa fcec 	bl	8001d80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80073a8:	f000 f87e 	bl	80074a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80073ac:	f7ff ff82 	bl	80072b4 <MX_GPIO_Init>
  MX_DMA_Init();
 80073b0:	f7ff ff62 	bl	8007278 <MX_DMA_Init>
  MX_SAI1_Init();
 80073b4:	f000 fa8a 	bl	80078cc <MX_SAI1_Init>
  //MX_QUADSPI_Init();
  BSP_LCD_GLASS_Init();
 80073b8:	f7f9 fc54 	bl	8000c64 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_DisplayString("elo");
 80073bc:	4834      	ldr	r0, [pc, #208]	; (8007490 <main+0xf8>)
 80073be:	f7f9 fc8b 	bl	8000cd8 <BSP_LCD_GLASS_DisplayString>
  /* USER CODE BEGIN 2 */

  qspi_test(); //ta funkcja rowniez inicjalizuje bsp_qspi!
 80073c2:	f000 f947 	bl	8007654 <qspi_test>
  codec_init();
 80073c6:	f000 f9a7 	bl	8007718 <codec_init>

  if(*((uint64_t *)AUDIO_FILE_ADDRESS) != 0x017EFE2446464952 ) Error_Handler();
 80073ca:	4b32      	ldr	r3, [pc, #200]	; (8007494 <main+0xfc>)
 80073cc:	cb18      	ldmia	r3, {r3, r4}
 80073ce:	a22e      	add	r2, pc, #184	; (adr r2, 8007488 <main+0xf0>)
 80073d0:	ca06      	ldmia	r2, {r1, r2}
 80073d2:	4294      	cmp	r4, r2
 80073d4:	bf08      	it	eq
 80073d6:	428b      	cmpeq	r3, r1
 80073d8:	d003      	beq.n	80073e2 <main+0x4a>
 80073da:	218c      	movs	r1, #140	; 0x8c
 80073dc:	482e      	ldr	r0, [pc, #184]	; (8007498 <main+0x100>)
 80073de:	f000 fa15 	bl	800780c <_Error_Handler>
  for(int i=0; i < PLAY_BUFF_SIZE; i+=2)
 80073e2:	2300      	movs	r3, #0
 80073e4:	60bb      	str	r3, [r7, #8]
 80073e6:	e00b      	b.n	8007400 <main+0x68>
   {
     PlayBuff[i]=*((__IO uint16_t *)(AUDIO_FILE_ADDRESS + PLAY_HEADER + i));
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	4b2c      	ldr	r3, [pc, #176]	; (800749c <main+0x104>)
 80073ec:	4413      	add	r3, r2
 80073ee:	881b      	ldrh	r3, [r3, #0]
 80073f0:	b299      	uxth	r1, r3
 80073f2:	4a2b      	ldr	r2, [pc, #172]	; (80074a0 <main+0x108>)
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(int i=0; i < PLAY_BUFF_SIZE; i+=2)
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	3302      	adds	r3, #2
 80073fe:	60bb      	str	r3, [r7, #8]
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007406:	dbef      	blt.n	80073e8 <main+0x50>
   }
  codec_start();
 8007408:	f000 f9b6 	bl	8007778 <codec_start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   while(1)
	    {
	  //    /* Wait a callback event */
	      while(UpdatePointer==-1);
 800740c:	bf00      	nop
 800740e:	4b25      	ldr	r3, [pc, #148]	; (80074a4 <main+0x10c>)
 8007410:	881b      	ldrh	r3, [r3, #0]
 8007412:	b21b      	sxth	r3, r3
 8007414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007418:	d0f9      	beq.n	800740e <main+0x76>
	  //
	      int position = UpdatePointer;
 800741a:	4b22      	ldr	r3, [pc, #136]	; (80074a4 <main+0x10c>)
 800741c:	881b      	ldrh	r3, [r3, #0]
 800741e:	b21b      	sxth	r3, r3
 8007420:	603b      	str	r3, [r7, #0]
	      UpdatePointer = -1;
 8007422:	4b20      	ldr	r3, [pc, #128]	; (80074a4 <main+0x10c>)
 8007424:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007428:	801a      	strh	r2, [r3, #0]
	  //
	      /* Upate the first or the second part of the buffer */
	      for(int i = 0; i < PLAY_BUFF_SIZE/2; i++)
 800742a:	2300      	movs	r3, #0
 800742c:	607b      	str	r3, [r7, #4]
 800742e:	e011      	b.n	8007454 <main+0xbc>
	      {
	        PlayBuff[i+position] = *(uint16_t *)(AUDIO_FILE_ADDRESS + PlaybackPosition);
 8007430:	687a      	ldr	r2, [r7, #4]
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	441a      	add	r2, r3
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800743c:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 8007440:	8819      	ldrh	r1, [r3, #0]
 8007442:	4b17      	ldr	r3, [pc, #92]	; (80074a0 <main+0x108>)
 8007444:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	        PlaybackPosition+=2;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	3302      	adds	r3, #2
 800744c:	60fb      	str	r3, [r7, #12]
	      for(int i = 0; i < PLAY_BUFF_SIZE/2; i++)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	3301      	adds	r3, #1
 8007452:	607b      	str	r3, [r7, #4]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800745a:	dbe9      	blt.n	8007430 <main+0x98>
	      }

	  //    /* check the end of the file */
	      if((PlaybackPosition+PLAY_BUFF_SIZE/2) > AUDIO_FILE_SIZE)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007462:	f5b3 3f34 	cmp.w	r3, #184320	; 0x2d000
 8007466:	d901      	bls.n	800746c <main+0xd4>
	      {
	        PlaybackPosition = PLAY_HEADER;
 8007468:	232c      	movs	r3, #44	; 0x2c
 800746a:	60fb      	str	r3, [r7, #12]
	      }

	      if(UpdatePointer != -1)
 800746c:	4b0d      	ldr	r3, [pc, #52]	; (80074a4 <main+0x10c>)
 800746e:	881b      	ldrh	r3, [r3, #0]
 8007470:	b21b      	sxth	r3, r3
 8007472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007476:	d0c9      	beq.n	800740c <main+0x74>
	      {
	        /* Buffer update time is too long compare to the data transfer time */
	        Error_Handler();
 8007478:	21ae      	movs	r1, #174	; 0xae
 800747a:	4807      	ldr	r0, [pc, #28]	; (8007498 <main+0x100>)
 800747c:	f000 f9c6 	bl	800780c <_Error_Handler>
	    {
 8007480:	e7c4      	b.n	800740c <main+0x74>
 8007482:	bf00      	nop
 8007484:	f3af 8000 	nop.w
 8007488:	46464952 	.word	0x46464952
 800748c:	017efe24 	.word	0x017efe24
 8007490:	08007ce8 	.word	0x08007ce8
 8007494:	08080000 	.word	0x08080000
 8007498:	08007cec 	.word	0x08007cec
 800749c:	0808002c 	.word	0x0808002c
 80074a0:	20000544 	.word	0x20000544
 80074a4:	20000038 	.word	0x20000038

080074a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b0b8      	sub	sp, #224	; 0xe0
 80074ac:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80074ae:	2310      	movs	r3, #16
 80074b0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80074b4:	2301      	movs	r3, #1
 80074b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80074ba:	2300      	movs	r3, #0
 80074bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80074c0:	2360      	movs	r3, #96	; 0x60
 80074c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80074c6:	2302      	movs	r3, #2
 80074c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80074cc:	2301      	movs	r3, #1
 80074ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80074d2:	2301      	movs	r3, #1
 80074d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 80074d8:	2328      	movs	r3, #40	; 0x28
 80074da:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80074de:	2307      	movs	r3, #7
 80074e0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80074e4:	2302      	movs	r3, #2
 80074e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80074ea:	2302      	movs	r3, #2
 80074ec:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80074f0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80074f4:	4618      	mov	r0, r3
 80074f6:	f7fd fa8b 	bl	8004a10 <HAL_RCC_OscConfig>
 80074fa:	4603      	mov	r3, r0
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d003      	beq.n	8007508 <SystemClock_Config+0x60>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007500:	21ce      	movs	r1, #206	; 0xce
 8007502:	4830      	ldr	r0, [pc, #192]	; (80075c4 <SystemClock_Config+0x11c>)
 8007504:	f000 f982 	bl	800780c <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007508:	230f      	movs	r3, #15
 800750a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800750e:	2303      	movs	r3, #3
 8007510:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007514:	2300      	movs	r3, #0
 8007516:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800751a:	2300      	movs	r3, #0
 800751c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007520:	2300      	movs	r3, #0
 8007522:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8007526:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800752a:	2104      	movs	r1, #4
 800752c:	4618      	mov	r0, r3
 800752e:	f7fd fdd1 	bl	80050d4 <HAL_RCC_ClockConfig>
 8007532:	4603      	mov	r3, r0
 8007534:	2b00      	cmp	r3, #0
 8007536:	d003      	beq.n	8007540 <SystemClock_Config+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007538:	21dc      	movs	r1, #220	; 0xdc
 800753a:	4822      	ldr	r0, [pc, #136]	; (80075c4 <SystemClock_Config+0x11c>)
 800753c:	f000 f966 	bl	800780c <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8007540:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007544:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8007546:	2300      	movs	r3, #0
 8007548:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800754a:	2301      	movs	r3, #1
 800754c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800754e:	2301      	movs	r3, #1
 8007550:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8007552:	2318      	movs	r3, #24
 8007554:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8007556:	2311      	movs	r3, #17
 8007558:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800755a:	2302      	movs	r3, #2
 800755c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800755e:	2302      	movs	r3, #2
 8007560:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8007562:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007566:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007568:	463b      	mov	r3, r7
 800756a:	4618      	mov	r0, r3
 800756c:	f7fe f810 	bl	8005590 <HAL_RCCEx_PeriphCLKConfig>
 8007570:	4603      	mov	r3, r0
 8007572:	2b00      	cmp	r3, #0
 8007574:	d003      	beq.n	800757e <SystemClock_Config+0xd6>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007576:	21ea      	movs	r1, #234	; 0xea
 8007578:	4812      	ldr	r0, [pc, #72]	; (80075c4 <SystemClock_Config+0x11c>)
 800757a:	f000 f947 	bl	800780c <_Error_Handler>
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800757e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007582:	f7fc fa0b 	bl	800399c <HAL_PWREx_ControlVoltageScaling>
 8007586:	4603      	mov	r3, r0
 8007588:	2b00      	cmp	r3, #0
 800758a:	d003      	beq.n	8007594 <SystemClock_Config+0xec>
  {
    _Error_Handler(__FILE__, __LINE__);
 800758c:	21f1      	movs	r1, #241	; 0xf1
 800758e:	480d      	ldr	r0, [pc, #52]	; (80075c4 <SystemClock_Config+0x11c>)
 8007590:	f000 f93c 	bl	800780c <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8007594:	f7fd ff66 	bl	8005464 <HAL_RCC_GetHCLKFreq>
 8007598:	4602      	mov	r2, r0
 800759a:	4b0b      	ldr	r3, [pc, #44]	; (80075c8 <SystemClock_Config+0x120>)
 800759c:	fba3 2302 	umull	r2, r3, r3, r2
 80075a0:	099b      	lsrs	r3, r3, #6
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7fa fd75 	bl	8002092 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80075a8:	2004      	movs	r0, #4
 80075aa:	f7fa fd7f 	bl	80020ac <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80075ae:	2200      	movs	r2, #0
 80075b0:	2100      	movs	r1, #0
 80075b2:	f04f 30ff 	mov.w	r0, #4294967295
 80075b6:	f7fa fd34 	bl	8002022 <HAL_NVIC_SetPriority>
}
 80075ba:	bf00      	nop
 80075bc:	37e0      	adds	r7, #224	; 0xe0
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	bf00      	nop
 80075c4:	08007cec 	.word	0x08007cec
 80075c8:	10624dd3 	.word	0x10624dd3

080075cc <Fill_Buffer>:

/* USER CODE BEGIN 4 */

static void Fill_Buffer(uint8_t *pBuffer, uint32_t uwBufferLenght, uint32_t uwOffset)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b087      	sub	sp, #28
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpIndex = 0;
 80075d8:	2300      	movs	r3, #0
 80075da:	617b      	str	r3, [r7, #20]
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 80075dc:	2300      	movs	r3, #0
 80075de:	617b      	str	r3, [r7, #20]
 80075e0:	e00c      	b.n	80075fc <Fill_Buffer+0x30>
    pBuffer[tmpIndex] = tmpIndex + uwOffset;
 80075e2:	68fa      	ldr	r2, [r7, #12]
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	4413      	add	r3, r2
 80075e8:	697a      	ldr	r2, [r7, #20]
 80075ea:	b2d1      	uxtb	r1, r2
 80075ec:	687a      	ldr	r2, [r7, #4]
 80075ee:	b2d2      	uxtb	r2, r2
 80075f0:	440a      	add	r2, r1
 80075f2:	b2d2      	uxtb	r2, r2
 80075f4:	701a      	strb	r2, [r3, #0]
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 80075f6:	697b      	ldr	r3, [r7, #20]
 80075f8:	3301      	adds	r3, #1
 80075fa:	617b      	str	r3, [r7, #20]
 80075fc:	697a      	ldr	r2, [r7, #20]
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	429a      	cmp	r2, r3
 8007602:	d3ee      	bcc.n	80075e2 <Fill_Buffer+0x16>
}
 8007604:	bf00      	nop
 8007606:	371c      	adds	r7, #28
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr

08007610 <Buffercmp>:

static uint8_t Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint32_t BufferLength)
{
 8007610:	b480      	push	{r7}
 8007612:	b085      	sub	sp, #20
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]
  while (BufferLength--)
 800761c:	e00d      	b.n	800763a <Buffercmp+0x2a>
  {
    if (*pBuffer1 != *pBuffer2)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	781a      	ldrb	r2, [r3, #0]
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	429a      	cmp	r2, r3
 8007628:	d001      	beq.n	800762e <Buffercmp+0x1e>
      return 1;
 800762a:	2301      	movs	r3, #1
 800762c:	e00b      	b.n	8007646 <Buffercmp+0x36>
    pBuffer1++;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	3301      	adds	r3, #1
 8007632:	60fb      	str	r3, [r7, #12]
    pBuffer2++;
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	3301      	adds	r3, #1
 8007638:	60bb      	str	r3, [r7, #8]
  while (BufferLength--)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	1e5a      	subs	r2, r3, #1
 800763e:	607a      	str	r2, [r7, #4]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1ec      	bne.n	800761e <Buffercmp+0xe>
  }
  return 0;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3714      	adds	r7, #20
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr
	...

08007654 <qspi_test>:

void qspi_test(){
 8007654:	b580      	push	{r7, lr}
 8007656:	b082      	sub	sp, #8
 8007658:	af00      	add	r7, sp, #0
	__IO uint8_t *data_ptr;
	uint32_t index;
	BSP_QSPI_Init();
 800765a:	f7fa f883 	bl	8001764 <BSP_QSPI_Init>
	BSP_QSPI_Erase_Block(WRITE_READ_ADDR);			//wyczysc blok pamieci
 800765e:	2050      	movs	r0, #80	; 0x50
 8007660:	f7fa f98e 	bl	8001980 <BSP_QSPI_Erase_Block>
	Fill_Buffer(qspi_aTxBuffer, BUFFER_SIZE, 0xD20F);//wypelnij losowa wartoscia
 8007664:	f24d 220f 	movw	r2, #53775	; 0xd20f
 8007668:	f44f 7100 	mov.w	r1, #512	; 0x200
 800766c:	4823      	ldr	r0, [pc, #140]	; (80076fc <qspi_test+0xa8>)
 800766e:	f7ff ffad 	bl	80075cc <Fill_Buffer>
	BSP_QSPI_Write(qspi_aTxBuffer, WRITE_READ_ADDR, BUFFER_SIZE); //wpisz bufor pod wskazany adres
 8007672:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007676:	2150      	movs	r1, #80	; 0x50
 8007678:	4820      	ldr	r0, [pc, #128]	; (80076fc <qspi_test+0xa8>)
 800767a:	f7fa f903 	bl	8001884 <BSP_QSPI_Write>
	BSP_QSPI_Read(qspi_aRxBuffer, WRITE_READ_ADDR, BUFFER_SIZE);
 800767e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007682:	2150      	movs	r1, #80	; 0x50
 8007684:	481e      	ldr	r0, [pc, #120]	; (8007700 <qspi_test+0xac>)
 8007686:	f7fa f8bb 	bl	8001800 <BSP_QSPI_Read>
	if (Buffercmp(qspi_aRxBuffer, qspi_aTxBuffer, BUFFER_SIZE) > 0)
 800768a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800768e:	491b      	ldr	r1, [pc, #108]	; (80076fc <qspi_test+0xa8>)
 8007690:	481b      	ldr	r0, [pc, #108]	; (8007700 <qspi_test+0xac>)
 8007692:	f7ff ffbd 	bl	8007610 <Buffercmp>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d003      	beq.n	80076a4 <qspi_test+0x50>
		BSP_LCD_GLASS_DisplayString("err");
 800769c:	4819      	ldr	r0, [pc, #100]	; (8007704 <qspi_test+0xb0>)
 800769e:	f7f9 fb1b 	bl	8000cd8 <BSP_LCD_GLASS_DisplayString>
 80076a2:	e002      	b.n	80076aa <qspi_test+0x56>
	else
		BSP_LCD_GLASS_DisplayString("OK1");
 80076a4:	4818      	ldr	r0, [pc, #96]	; (8007708 <qspi_test+0xb4>)
 80076a6:	f7f9 fb17 	bl	8000cd8 <BSP_LCD_GLASS_DisplayString>
	BSP_QSPI_EnableMemoryMappedMode();
 80076aa:	f7fa f9ad 	bl	8001a08 <BSP_QSPI_EnableMemoryMappedMode>
	for (index = 0, data_ptr = (__IO uint8_t *) (QSPI_BASE_ADDR + WRITE_READ_ADDR); index < BUFFER_SIZE; index++, data_ptr++) {
 80076ae:	2300      	movs	r3, #0
 80076b0:	603b      	str	r3, [r7, #0]
 80076b2:	4b16      	ldr	r3, [pc, #88]	; (800770c <qspi_test+0xb8>)
 80076b4:	607b      	str	r3, [r7, #4]
 80076b6:	e012      	b.n	80076de <qspi_test+0x8a>
		if (*data_ptr != qspi_aTxBuffer[index]) {
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	781b      	ldrb	r3, [r3, #0]
 80076bc:	b2da      	uxtb	r2, r3
 80076be:	490f      	ldr	r1, [pc, #60]	; (80076fc <qspi_test+0xa8>)
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	440b      	add	r3, r1
 80076c4:	781b      	ldrb	r3, [r3, #0]
 80076c6:	429a      	cmp	r2, r3
 80076c8:	d003      	beq.n	80076d2 <qspi_test+0x7e>
			BSP_LCD_GLASS_DisplayString("err2");
 80076ca:	4811      	ldr	r0, [pc, #68]	; (8007710 <qspi_test+0xbc>)
 80076cc:	f7f9 fb04 	bl	8000cd8 <BSP_LCD_GLASS_DisplayString>
			break;
 80076d0:	e009      	b.n	80076e6 <qspi_test+0x92>
	for (index = 0, data_ptr = (__IO uint8_t *) (QSPI_BASE_ADDR + WRITE_READ_ADDR); index < BUFFER_SIZE; index++, data_ptr++) {
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	3301      	adds	r3, #1
 80076d6:	603b      	str	r3, [r7, #0]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	3301      	adds	r3, #1
 80076dc:	607b      	str	r3, [r7, #4]
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076e4:	d3e8      	bcc.n	80076b8 <qspi_test+0x64>
		}
	}
	if (index == BUFFER_SIZE)
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076ec:	d102      	bne.n	80076f4 <qspi_test+0xa0>
		BSP_LCD_GLASS_DisplayString("OK2");
 80076ee:	4809      	ldr	r0, [pc, #36]	; (8007714 <qspi_test+0xc0>)
 80076f0:	f7f9 faf2 	bl	8000cd8 <BSP_LCD_GLASS_DisplayString>
}
 80076f4:	bf00      	nop
 80076f6:	3708      	adds	r7, #8
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}
 80076fc:	20000344 	.word	0x20000344
 8007700:	20000144 	.word	0x20000144
 8007704:	08007cfc 	.word	0x08007cfc
 8007708:	08007d00 	.word	0x08007d00
 800770c:	90000050 	.word	0x90000050
 8007710:	08007d04 	.word	0x08007d04
 8007714:	08007d0c 	.word	0x08007d0c

08007718 <codec_init>:


void codec_init(){
 8007718:	b598      	push	{r3, r4, r7, lr}
 800771a:	af00      	add	r7, sp, #0
		if (CS43L22_ID != cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) {
 800771c:	4b13      	ldr	r3, [pc, #76]	; (800776c <codec_init+0x54>)
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	2094      	movs	r0, #148	; 0x94
 8007722:	4798      	blx	r3
 8007724:	4603      	mov	r3, r0
 8007726:	2be0      	cmp	r3, #224	; 0xe0
 8007728:	d004      	beq.n	8007734 <codec_init+0x1c>
			Error_Handler();
 800772a:	f240 112f 	movw	r1, #303	; 0x12f
 800772e:	4810      	ldr	r0, [pc, #64]	; (8007770 <codec_init+0x58>)
 8007730:	f000 f86c 	bl	800780c <_Error_Handler>
		}

		audio_drv = &cs43l22_drv;
 8007734:	4b0f      	ldr	r3, [pc, #60]	; (8007774 <codec_init+0x5c>)
 8007736:	4a0d      	ldr	r2, [pc, #52]	; (800776c <codec_init+0x54>)
 8007738:	601a      	str	r2, [r3, #0]
		audio_drv->Reset(AUDIO_I2C_ADDRESS);
 800773a:	4b0e      	ldr	r3, [pc, #56]	; (8007774 <codec_init+0x5c>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007740:	2094      	movs	r0, #148	; 0x94
 8007742:	4798      	blx	r3
		if (audio_drv->Init(AUDIO_I2C_ADDRESS, OUTPUT_DEVICE_HEADPHONE, 80, AUDIO_FREQUENCY_22K) != 0) {
 8007744:	4b0b      	ldr	r3, [pc, #44]	; (8007774 <codec_init+0x5c>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681c      	ldr	r4, [r3, #0]
 800774a:	f245 6322 	movw	r3, #22050	; 0x5622
 800774e:	2250      	movs	r2, #80	; 0x50
 8007750:	2102      	movs	r1, #2
 8007752:	2094      	movs	r0, #148	; 0x94
 8007754:	47a0      	blx	r4
 8007756:	4603      	mov	r3, r0
 8007758:	2b00      	cmp	r3, #0
 800775a:	d004      	beq.n	8007766 <codec_init+0x4e>
			Error_Handler();
 800775c:	f240 1135 	movw	r1, #309	; 0x135
 8007760:	4803      	ldr	r0, [pc, #12]	; (8007770 <codec_init+0x58>)
 8007762:	f000 f853 	bl	800780c <_Error_Handler>
		}

}
 8007766:	bf00      	nop
 8007768:	bd98      	pop	{r3, r4, r7, pc}
 800776a:	bf00      	nop
 800776c:	20000000 	.word	0x20000000
 8007770:	08007cec 	.word	0x08007cec
 8007774:	20002544 	.word	0x20002544

08007778 <codec_start>:
void codec_start(){
 8007778:	b580      	push	{r7, lr}
 800777a:	af00      	add	r7, sp, #0
	if(0 != audio_drv->Play(AUDIO_I2C_ADDRESS, NULL, 0))
 800777c:	4b0f      	ldr	r3, [pc, #60]	; (80077bc <codec_start+0x44>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	2200      	movs	r2, #0
 8007784:	2100      	movs	r1, #0
 8007786:	2094      	movs	r0, #148	; 0x94
 8007788:	4798      	blx	r3
 800778a:	4603      	mov	r3, r0
 800778c:	2b00      	cmp	r3, #0
 800778e:	d004      	beq.n	800779a <codec_start+0x22>
	  {
	    Error_Handler();
 8007790:	f44f 719e 	mov.w	r1, #316	; 0x13c
 8007794:	480a      	ldr	r0, [pc, #40]	; (80077c0 <codec_start+0x48>)
 8007796:	f000 f839 	bl	800780c <_Error_Handler>
	  }
	  if(HAL_OK != HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *)PlayBuff, PLAY_BUFF_SIZE))
 800779a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800779e:	4909      	ldr	r1, [pc, #36]	; (80077c4 <codec_start+0x4c>)
 80077a0:	4809      	ldr	r0, [pc, #36]	; (80077c8 <codec_start+0x50>)
 80077a2:	f7ff fa65 	bl	8006c70 <HAL_SAI_Transmit_DMA>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d004      	beq.n	80077b6 <codec_start+0x3e>
	  {
	    Error_Handler();
 80077ac:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80077b0:	4803      	ldr	r0, [pc, #12]	; (80077c0 <codec_start+0x48>)
 80077b2:	f000 f82b 	bl	800780c <_Error_Handler>
	  }
}
 80077b6:	bf00      	nop
 80077b8:	bd80      	pop	{r7, pc}
 80077ba:	bf00      	nop
 80077bc:	20002544 	.word	0x20002544
 80077c0:	08007cec 	.word	0x08007cec
 80077c4:	20000544 	.word	0x20000544
 80077c8:	200025d4 	.word	0x200025d4

080077cc <HAL_SAI_TxCpltCallback>:
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]

  UpdatePointer = PLAY_BUFF_SIZE/2;
 80077d4:	4b04      	ldr	r3, [pc, #16]	; (80077e8 <HAL_SAI_TxCpltCallback+0x1c>)
 80077d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80077da:	801a      	strh	r2, [r3, #0]
}
 80077dc:	bf00      	nop
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr
 80077e8:	20000038 	.word	0x20000038

080077ec <HAL_SAI_TxHalfCpltCallback>:


void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]

  UpdatePointer = 0;
 80077f4:	4b04      	ldr	r3, [pc, #16]	; (8007808 <HAL_SAI_TxHalfCpltCallback+0x1c>)
 80077f6:	2200      	movs	r2, #0
 80077f8:	801a      	strh	r2, [r3, #0]
}
 80077fa:	bf00      	nop
 80077fc:	370c      	adds	r7, #12
 80077fe:	46bd      	mov	sp, r7
 8007800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007804:	4770      	bx	lr
 8007806:	bf00      	nop
 8007808:	20000038 	.word	0x20000038

0800780c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800780c:	b480      	push	{r7}
 800780e:	b083      	sub	sp, #12
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8007816:	e7fe      	b.n	8007816 <_Error_Handler+0xa>

08007818 <HAL_QSPI_MspInit>:
  }

}

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b088      	sub	sp, #32
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(qspiHandle->Instance==QUADSPI)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4a15      	ldr	r2, [pc, #84]	; (800787c <HAL_QSPI_MspInit+0x64>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d124      	bne.n	8007874 <HAL_QSPI_MspInit+0x5c>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800782a:	4a15      	ldr	r2, [pc, #84]	; (8007880 <HAL_QSPI_MspInit+0x68>)
 800782c:	4b14      	ldr	r3, [pc, #80]	; (8007880 <HAL_QSPI_MspInit+0x68>)
 800782e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007834:	6513      	str	r3, [r2, #80]	; 0x50
 8007836:	4b12      	ldr	r3, [pc, #72]	; (8007880 <HAL_QSPI_MspInit+0x68>)
 8007838:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800783a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800783e:	60bb      	str	r3, [r7, #8]
 8007840:	68bb      	ldr	r3, [r7, #8]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8007842:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8007846:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007848:	2302      	movs	r3, #2
 800784a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800784c:	2300      	movs	r3, #0
 800784e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007850:	2303      	movs	r3, #3
 8007852:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8007854:	230a      	movs	r3, #10
 8007856:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007858:	f107 030c 	add.w	r3, r7, #12
 800785c:	4619      	mov	r1, r3
 800785e:	4809      	ldr	r0, [pc, #36]	; (8007884 <HAL_QSPI_MspInit+0x6c>)
 8007860:	f7fa feae 	bl	80025c0 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 0, 0);
 8007864:	2200      	movs	r2, #0
 8007866:	2100      	movs	r1, #0
 8007868:	2047      	movs	r0, #71	; 0x47
 800786a:	f7fa fbda 	bl	8002022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 800786e:	2047      	movs	r0, #71	; 0x47
 8007870:	f7fa fbf3 	bl	800205a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8007874:	bf00      	nop
 8007876:	3720      	adds	r7, #32
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	a0001000 	.word	0xa0001000
 8007880:	40021000 	.word	0x40021000
 8007884:	48001000 	.word	0x48001000

08007888 <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b082      	sub	sp, #8
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a0a      	ldr	r2, [pc, #40]	; (80078c0 <HAL_QSPI_MspDeInit+0x38>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d10d      	bne.n	80078b6 <HAL_QSPI_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 800789a:	4a0a      	ldr	r2, [pc, #40]	; (80078c4 <HAL_QSPI_MspDeInit+0x3c>)
 800789c:	4b09      	ldr	r3, [pc, #36]	; (80078c4 <HAL_QSPI_MspDeInit+0x3c>)
 800789e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078a4:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 80078a6:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 80078aa:	4807      	ldr	r0, [pc, #28]	; (80078c8 <HAL_QSPI_MspDeInit+0x40>)
 80078ac:	f7fb f834 	bl	8002918 <HAL_GPIO_DeInit>
                          |GPIO_PIN_14|GPIO_PIN_15);

    /* QUADSPI interrupt Deinit */
    HAL_NVIC_DisableIRQ(QUADSPI_IRQn);
 80078b0:	2047      	movs	r0, #71	; 0x47
 80078b2:	f7fa fbe0 	bl	8002076 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
} 
 80078b6:	bf00      	nop
 80078b8:	3708      	adds	r7, #8
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	a0001000 	.word	0xa0001000
 80078c4:	40021000 	.word	0x40021000
 80078c8:	48001000 	.word	0x48001000

080078cc <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 80078d0:	4b2a      	ldr	r3, [pc, #168]	; (800797c <MX_SAI1_Init+0xb0>)
 80078d2:	4a2b      	ldr	r2, [pc, #172]	; (8007980 <MX_SAI1_Init+0xb4>)
 80078d4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80078d6:	4b29      	ldr	r3, [pc, #164]	; (800797c <MX_SAI1_Init+0xb0>)
 80078d8:	2200      	movs	r2, #0
 80078da:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80078dc:	4b27      	ldr	r3, [pc, #156]	; (800797c <MX_SAI1_Init+0xb0>)
 80078de:	2200      	movs	r2, #0
 80078e0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 80078e2:	4b26      	ldr	r3, [pc, #152]	; (800797c <MX_SAI1_Init+0xb0>)
 80078e4:	2280      	movs	r2, #128	; 0x80
 80078e6:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80078e8:	4b24      	ldr	r3, [pc, #144]	; (800797c <MX_SAI1_Init+0xb0>)
 80078ea:	2200      	movs	r2, #0
 80078ec:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80078ee:	4b23      	ldr	r3, [pc, #140]	; (800797c <MX_SAI1_Init+0xb0>)
 80078f0:	2200      	movs	r2, #0
 80078f2:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80078f4:	4b21      	ldr	r3, [pc, #132]	; (800797c <MX_SAI1_Init+0xb0>)
 80078f6:	2200      	movs	r2, #0
 80078f8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 80078fa:	4b20      	ldr	r3, [pc, #128]	; (800797c <MX_SAI1_Init+0xb0>)
 80078fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007900:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8007902:	4b1e      	ldr	r3, [pc, #120]	; (800797c <MX_SAI1_Init+0xb0>)
 8007904:	2200      	movs	r2, #0
 8007906:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8007908:	4b1c      	ldr	r3, [pc, #112]	; (800797c <MX_SAI1_Init+0xb0>)
 800790a:	2201      	movs	r2, #1
 800790c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_22K;
 800790e:	4b1b      	ldr	r3, [pc, #108]	; (800797c <MX_SAI1_Init+0xb0>)
 8007910:	f245 6222 	movw	r2, #22050	; 0x5622
 8007914:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8007916:	4b19      	ldr	r3, [pc, #100]	; (800797c <MX_SAI1_Init+0xb0>)
 8007918:	2200      	movs	r2, #0
 800791a:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800791c:	4b17      	ldr	r3, [pc, #92]	; (800797c <MX_SAI1_Init+0xb0>)
 800791e:	2200      	movs	r2, #0
 8007920:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8007922:	4b16      	ldr	r3, [pc, #88]	; (800797c <MX_SAI1_Init+0xb0>)
 8007924:	2200      	movs	r2, #0
 8007926:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8007928:	4b14      	ldr	r3, [pc, #80]	; (800797c <MX_SAI1_Init+0xb0>)
 800792a:	2200      	movs	r2, #0
 800792c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 32;
 800792e:	4b13      	ldr	r3, [pc, #76]	; (800797c <MX_SAI1_Init+0xb0>)
 8007930:	2220      	movs	r2, #32
 8007932:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 16;
 8007934:	4b11      	ldr	r3, [pc, #68]	; (800797c <MX_SAI1_Init+0xb0>)
 8007936:	2210      	movs	r2, #16
 8007938:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800793a:	4b10      	ldr	r3, [pc, #64]	; (800797c <MX_SAI1_Init+0xb0>)
 800793c:	2200      	movs	r2, #0
 800793e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8007940:	4b0e      	ldr	r3, [pc, #56]	; (800797c <MX_SAI1_Init+0xb0>)
 8007942:	2200      	movs	r2, #0
 8007944:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8007946:	4b0d      	ldr	r3, [pc, #52]	; (800797c <MX_SAI1_Init+0xb0>)
 8007948:	2200      	movs	r2, #0
 800794a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 800794c:	4b0b      	ldr	r3, [pc, #44]	; (800797c <MX_SAI1_Init+0xb0>)
 800794e:	2200      	movs	r2, #0
 8007950:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8007952:	4b0a      	ldr	r3, [pc, #40]	; (800797c <MX_SAI1_Init+0xb0>)
 8007954:	2200      	movs	r2, #0
 8007956:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 2;
 8007958:	4b08      	ldr	r3, [pc, #32]	; (800797c <MX_SAI1_Init+0xb0>)
 800795a:	2202      	movs	r2, #2
 800795c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
 800795e:	4b07      	ldr	r3, [pc, #28]	; (800797c <MX_SAI1_Init+0xb0>)
 8007960:	2203      	movs	r2, #3
 8007962:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8007964:	4805      	ldr	r0, [pc, #20]	; (800797c <MX_SAI1_Init+0xb0>)
 8007966:	f7fe ffb7 	bl	80068d8 <HAL_SAI_Init>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d003      	beq.n	8007978 <MX_SAI1_Init+0xac>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007970:	2152      	movs	r1, #82	; 0x52
 8007972:	4804      	ldr	r0, [pc, #16]	; (8007984 <MX_SAI1_Init+0xb8>)
 8007974:	f7ff ff4a 	bl	800780c <_Error_Handler>
  }

}
 8007978:	bf00      	nop
 800797a:	bd80      	pop	{r7, pc}
 800797c:	200025d4 	.word	0x200025d4
 8007980:	40015404 	.word	0x40015404
 8007984:	08007d10 	.word	0x08007d10

08007988 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b088      	sub	sp, #32
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4a33      	ldr	r2, [pc, #204]	; (8007a64 <HAL_SAI_MspInit+0xdc>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d160      	bne.n	8007a5c <HAL_SAI_MspInit+0xd4>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 800799a:	4b33      	ldr	r3, [pc, #204]	; (8007a68 <HAL_SAI_MspInit+0xe0>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d113      	bne.n	80079ca <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80079a2:	4a32      	ldr	r2, [pc, #200]	; (8007a6c <HAL_SAI_MspInit+0xe4>)
 80079a4:	4b31      	ldr	r3, [pc, #196]	; (8007a6c <HAL_SAI_MspInit+0xe4>)
 80079a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80079ac:	6613      	str	r3, [r2, #96]	; 0x60
 80079ae:	4b2f      	ldr	r3, [pc, #188]	; (8007a6c <HAL_SAI_MspInit+0xe4>)
 80079b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80079b6:	60bb      	str	r3, [r7, #8]
 80079b8:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 80079ba:	2200      	movs	r2, #0
 80079bc:	2100      	movs	r1, #0
 80079be:	204a      	movs	r0, #74	; 0x4a
 80079c0:	f7fa fb2f 	bl	8002022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80079c4:	204a      	movs	r0, #74	; 0x4a
 80079c6:	f7fa fb48 	bl	800205a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80079ca:	4b27      	ldr	r3, [pc, #156]	; (8007a68 <HAL_SAI_MspInit+0xe0>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	3301      	adds	r3, #1
 80079d0:	4a25      	ldr	r2, [pc, #148]	; (8007a68 <HAL_SAI_MspInit+0xe0>)
 80079d2:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80079d4:	2374      	movs	r3, #116	; 0x74
 80079d6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079d8:	2302      	movs	r3, #2
 80079da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079dc:	2300      	movs	r3, #0
 80079de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079e0:	2300      	movs	r3, #0
 80079e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80079e4:	230d      	movs	r3, #13
 80079e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80079e8:	f107 030c 	add.w	r3, r7, #12
 80079ec:	4619      	mov	r1, r3
 80079ee:	4820      	ldr	r0, [pc, #128]	; (8007a70 <HAL_SAI_MspInit+0xe8>)
 80079f0:	f7fa fde6 	bl	80025c0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Channel1;
 80079f4:	4b1f      	ldr	r3, [pc, #124]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 80079f6:	4a20      	ldr	r2, [pc, #128]	; (8007a78 <HAL_SAI_MspInit+0xf0>)
 80079f8:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_1;
 80079fa:	4b1e      	ldr	r3, [pc, #120]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 80079fc:	2201      	movs	r2, #1
 80079fe:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007a00:	4b1c      	ldr	r3, [pc, #112]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a02:	2210      	movs	r2, #16
 8007a04:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8007a06:	4b1b      	ldr	r3, [pc, #108]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a08:	2200      	movs	r2, #0
 8007a0a:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8007a0c:	4b19      	ldr	r3, [pc, #100]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a0e:	2280      	movs	r2, #128	; 0x80
 8007a10:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007a12:	4b18      	ldr	r3, [pc, #96]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007a18:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007a1a:	4b16      	ldr	r3, [pc, #88]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007a20:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8007a22:	4b14      	ldr	r3, [pc, #80]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a24:	2220      	movs	r2, #32
 8007a26:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8007a28:	4b12      	ldr	r3, [pc, #72]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007a2e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8007a30:	4810      	ldr	r0, [pc, #64]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a32:	f7fa fb65 	bl	8002100 <HAL_DMA_Init>
 8007a36:	4603      	mov	r3, r0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d003      	beq.n	8007a44 <HAL_SAI_MspInit+0xbc>
    {
      _Error_Handler(__FILE__, __LINE__);
 8007a3c:	2184      	movs	r1, #132	; 0x84
 8007a3e:	480f      	ldr	r0, [pc, #60]	; (8007a7c <HAL_SAI_MspInit+0xf4>)
 8007a40:	f7ff fee4 	bl	800780c <_Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a0b      	ldr	r2, [pc, #44]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a48:	671a      	str	r2, [r3, #112]	; 0x70
 8007a4a:	4a0a      	ldr	r2, [pc, #40]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a08      	ldr	r2, [pc, #32]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a54:	66da      	str	r2, [r3, #108]	; 0x6c
 8007a56:	4a07      	ldr	r2, [pc, #28]	; (8007a74 <HAL_SAI_MspInit+0xec>)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6293      	str	r3, [r2, #40]	; 0x28
    }
}
 8007a5c:	bf00      	nop
 8007a5e:	3720      	adds	r7, #32
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	40015404 	.word	0x40015404
 8007a68:	200000ac 	.word	0x200000ac
 8007a6c:	40021000 	.word	0x40021000
 8007a70:	48001000 	.word	0x48001000
 8007a74:	2000258c 	.word	0x2000258c
 8007a78:	40020408 	.word	0x40020408
 8007a7c:	08007d10 	.word	0x08007d10

08007a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b082      	sub	sp, #8
 8007a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a86:	4a24      	ldr	r2, [pc, #144]	; (8007b18 <HAL_MspInit+0x98>)
 8007a88:	4b23      	ldr	r3, [pc, #140]	; (8007b18 <HAL_MspInit+0x98>)
 8007a8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a8c:	f043 0301 	orr.w	r3, r3, #1
 8007a90:	6613      	str	r3, [r2, #96]	; 0x60
 8007a92:	4b21      	ldr	r3, [pc, #132]	; (8007b18 <HAL_MspInit+0x98>)
 8007a94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a96:	f003 0301 	and.w	r3, r3, #1
 8007a9a:	607b      	str	r3, [r7, #4]
 8007a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007a9e:	4a1e      	ldr	r2, [pc, #120]	; (8007b18 <HAL_MspInit+0x98>)
 8007aa0:	4b1d      	ldr	r3, [pc, #116]	; (8007b18 <HAL_MspInit+0x98>)
 8007aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007aa8:	6593      	str	r3, [r2, #88]	; 0x58
 8007aaa:	4b1b      	ldr	r3, [pc, #108]	; (8007b18 <HAL_MspInit+0x98>)
 8007aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ab2:	603b      	str	r3, [r7, #0]
 8007ab4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007ab6:	2003      	movs	r0, #3
 8007ab8:	f7fa faa8 	bl	800200c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8007abc:	2200      	movs	r2, #0
 8007abe:	2100      	movs	r1, #0
 8007ac0:	f06f 000b 	mvn.w	r0, #11
 8007ac4:	f7fa faad 	bl	8002022 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8007ac8:	2200      	movs	r2, #0
 8007aca:	2100      	movs	r1, #0
 8007acc:	f06f 000a 	mvn.w	r0, #10
 8007ad0:	f7fa faa7 	bl	8002022 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	f06f 0009 	mvn.w	r0, #9
 8007adc:	f7fa faa1 	bl	8002022 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	2100      	movs	r1, #0
 8007ae4:	f06f 0004 	mvn.w	r0, #4
 8007ae8:	f7fa fa9b 	bl	8002022 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8007aec:	2200      	movs	r2, #0
 8007aee:	2100      	movs	r1, #0
 8007af0:	f06f 0003 	mvn.w	r0, #3
 8007af4:	f7fa fa95 	bl	8002022 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8007af8:	2200      	movs	r2, #0
 8007afa:	2100      	movs	r1, #0
 8007afc:	f06f 0001 	mvn.w	r0, #1
 8007b00:	f7fa fa8f 	bl	8002022 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8007b04:	2200      	movs	r2, #0
 8007b06:	2100      	movs	r1, #0
 8007b08:	f04f 30ff 	mov.w	r0, #4294967295
 8007b0c:	f7fa fa89 	bl	8002022 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007b10:	bf00      	nop
 8007b12:	3708      	adds	r7, #8
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}
 8007b18:	40021000 	.word	0x40021000

08007b1c <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007b20:	bf00      	nop
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr

08007b2a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8007b2a:	b480      	push	{r7}
 8007b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007b2e:	e7fe      	b.n	8007b2e <HardFault_Handler+0x4>

08007b30 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8007b30:	b480      	push	{r7}
 8007b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007b34:	e7fe      	b.n	8007b34 <MemManage_Handler+0x4>

08007b36 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8007b36:	b480      	push	{r7}
 8007b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007b3a:	e7fe      	b.n	8007b3a <BusFault_Handler+0x4>

08007b3c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007b40:	e7fe      	b.n	8007b40 <UsageFault_Handler+0x4>

08007b42 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8007b42:	b480      	push	{r7}
 8007b44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007b46:	bf00      	nop
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8007b50:	b480      	push	{r7}
 8007b52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007b54:	bf00      	nop
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr

08007b5e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8007b5e:	b480      	push	{r7}
 8007b60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007b62:	bf00      	nop
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007b70:	f7fa f930 	bl	8001dd4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8007b74:	f7fa fab6 	bl	80020e4 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007b78:	bf00      	nop
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <DMA2_Channel1_IRQHandler>:

/**
* @brief This function handles DMA2 channel1 global interrupt.
*/
void DMA2_Channel1_IRQHandler(void)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8007b80:	4802      	ldr	r0, [pc, #8]	; (8007b8c <DMA2_Channel1_IRQHandler+0x10>)
 8007b82:	f7fa fc4c 	bl	800241e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8007b86:	bf00      	nop
 8007b88:	bd80      	pop	{r7, pc}
 8007b8a:	bf00      	nop
 8007b8c:	2000258c 	.word	0x2000258c

08007b90 <QUADSPI_IRQHandler>:

/**
* @brief This function handles QUADSPI global interrupt.
*/
void QUADSPI_IRQHandler(void)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8007b94:	4802      	ldr	r0, [pc, #8]	; (8007ba0 <QUADSPI_IRQHandler+0x10>)
 8007b96:	f7fc f82b 	bl	8003bf0 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 8007b9a:	bf00      	nop
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	20002548 	.word	0x20002548

08007ba4 <SAI1_IRQHandler>:

/**
* @brief This function handles SAI1 global interrupt.
*/
void SAI1_IRQHandler(void)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8007ba8:	4802      	ldr	r0, [pc, #8]	; (8007bb4 <SAI1_IRQHandler+0x10>)
 8007baa:	f7ff f911 	bl	8006dd0 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8007bae:	bf00      	nop
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	bf00      	nop
 8007bb4:	200025d4 	.word	0x200025d4

08007bb8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007bbc:	4a17      	ldr	r2, [pc, #92]	; (8007c1c <SystemInit+0x64>)
 8007bbe:	4b17      	ldr	r3, [pc, #92]	; (8007c1c <SystemInit+0x64>)
 8007bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007bc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8007bcc:	4a14      	ldr	r2, [pc, #80]	; (8007c20 <SystemInit+0x68>)
 8007bce:	4b14      	ldr	r3, [pc, #80]	; (8007c20 <SystemInit+0x68>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f043 0301 	orr.w	r3, r3, #1
 8007bd6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8007bd8:	4b11      	ldr	r3, [pc, #68]	; (8007c20 <SystemInit+0x68>)
 8007bda:	2200      	movs	r2, #0
 8007bdc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8007bde:	4a10      	ldr	r2, [pc, #64]	; (8007c20 <SystemInit+0x68>)
 8007be0:	4b0f      	ldr	r3, [pc, #60]	; (8007c20 <SystemInit+0x68>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8007be8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8007bec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8007bee:	4b0c      	ldr	r3, [pc, #48]	; (8007c20 <SystemInit+0x68>)
 8007bf0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007bf4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007bf6:	4a0a      	ldr	r2, [pc, #40]	; (8007c20 <SystemInit+0x68>)
 8007bf8:	4b09      	ldr	r3, [pc, #36]	; (8007c20 <SystemInit+0x68>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007c00:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8007c02:	4b07      	ldr	r3, [pc, #28]	; (8007c20 <SystemInit+0x68>)
 8007c04:	2200      	movs	r2, #0
 8007c06:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007c08:	4b04      	ldr	r3, [pc, #16]	; (8007c1c <SystemInit+0x64>)
 8007c0a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007c0e:	609a      	str	r2, [r3, #8]
#endif
}
 8007c10:	bf00      	nop
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr
 8007c1a:	bf00      	nop
 8007c1c:	e000ed00 	.word	0xe000ed00
 8007c20:	40021000 	.word	0x40021000

08007c24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007c24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007c5c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007c28:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8007c2a:	e003      	b.n	8007c34 <LoopCopyDataInit>

08007c2c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8007c2c:	4b0c      	ldr	r3, [pc, #48]	; (8007c60 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8007c2e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007c30:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007c32:	3104      	adds	r1, #4

08007c34 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007c34:	480b      	ldr	r0, [pc, #44]	; (8007c64 <LoopForever+0xa>)
	ldr	r3, =_edata
 8007c36:	4b0c      	ldr	r3, [pc, #48]	; (8007c68 <LoopForever+0xe>)
	adds	r2, r0, r1
 8007c38:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8007c3a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8007c3c:	d3f6      	bcc.n	8007c2c <CopyDataInit>
	ldr	r2, =_sbss
 8007c3e:	4a0b      	ldr	r2, [pc, #44]	; (8007c6c <LoopForever+0x12>)
	b	LoopFillZerobss
 8007c40:	e002      	b.n	8007c48 <LoopFillZerobss>

08007c42 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007c42:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007c44:	f842 3b04 	str.w	r3, [r2], #4

08007c48 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007c48:	4b09      	ldr	r3, [pc, #36]	; (8007c70 <LoopForever+0x16>)
	cmp	r2, r3
 8007c4a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8007c4c:	d3f9      	bcc.n	8007c42 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007c4e:	f7ff ffb3 	bl	8007bb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007c52:	f000 f811 	bl	8007c78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007c56:	f7ff fb9f 	bl	8007398 <main>

08007c5a <LoopForever>:

LoopForever:
    b LoopForever
 8007c5a:	e7fe      	b.n	8007c5a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007c5c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8007c60:	08007db8 	.word	0x08007db8
	ldr	r0, =_sdata
 8007c64:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007c68:	20000040 	.word	0x20000040
	ldr	r2, =_sbss
 8007c6c:	20000040 	.word	0x20000040
	ldr	r3, = _ebss
 8007c70:	20002658 	.word	0x20002658

08007c74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007c74:	e7fe      	b.n	8007c74 <ADC1_2_IRQHandler>
	...

08007c78 <__libc_init_array>:
 8007c78:	b570      	push	{r4, r5, r6, lr}
 8007c7a:	4e0d      	ldr	r6, [pc, #52]	; (8007cb0 <__libc_init_array+0x38>)
 8007c7c:	4c0d      	ldr	r4, [pc, #52]	; (8007cb4 <__libc_init_array+0x3c>)
 8007c7e:	1ba4      	subs	r4, r4, r6
 8007c80:	10a4      	asrs	r4, r4, #2
 8007c82:	2500      	movs	r5, #0
 8007c84:	42a5      	cmp	r5, r4
 8007c86:	d109      	bne.n	8007c9c <__libc_init_array+0x24>
 8007c88:	4e0b      	ldr	r6, [pc, #44]	; (8007cb8 <__libc_init_array+0x40>)
 8007c8a:	4c0c      	ldr	r4, [pc, #48]	; (8007cbc <__libc_init_array+0x44>)
 8007c8c:	f000 f820 	bl	8007cd0 <_init>
 8007c90:	1ba4      	subs	r4, r4, r6
 8007c92:	10a4      	asrs	r4, r4, #2
 8007c94:	2500      	movs	r5, #0
 8007c96:	42a5      	cmp	r5, r4
 8007c98:	d105      	bne.n	8007ca6 <__libc_init_array+0x2e>
 8007c9a:	bd70      	pop	{r4, r5, r6, pc}
 8007c9c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007ca0:	4798      	blx	r3
 8007ca2:	3501      	adds	r5, #1
 8007ca4:	e7ee      	b.n	8007c84 <__libc_init_array+0xc>
 8007ca6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007caa:	4798      	blx	r3
 8007cac:	3501      	adds	r5, #1
 8007cae:	e7f2      	b.n	8007c96 <__libc_init_array+0x1e>
 8007cb0:	08007db0 	.word	0x08007db0
 8007cb4:	08007db0 	.word	0x08007db0
 8007cb8:	08007db0 	.word	0x08007db0
 8007cbc:	08007db4 	.word	0x08007db4

08007cc0 <memset>:
 8007cc0:	4402      	add	r2, r0
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d100      	bne.n	8007cca <memset+0xa>
 8007cc8:	4770      	bx	lr
 8007cca:	f803 1b01 	strb.w	r1, [r3], #1
 8007cce:	e7f9      	b.n	8007cc4 <memset+0x4>

08007cd0 <_init>:
 8007cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cd2:	bf00      	nop
 8007cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cd6:	bc08      	pop	{r3}
 8007cd8:	469e      	mov	lr, r3
 8007cda:	4770      	bx	lr

08007cdc <_fini>:
 8007cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cde:	bf00      	nop
 8007ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ce2:	bc08      	pop	{r3}
 8007ce4:	469e      	mov	lr, r3
 8007ce6:	4770      	bx	lr
