{
  "model_metadata": {
    "name": "ARM1 CPU Queueing Model",
    "version": "1.0",
    "date": "2026-01-24",
    "author": "Grey-Box Performance Modeling Research",
    "target_cpu": "ARM1 (1985)",
    "description": "First ARM processor - RISC pioneer for personal computers"
  },
  "architecture": {
    "word_size_bits": 32,
    "data_bus_width_bits": 32,
    "address_bus_width_bits": 26,
    "clock_frequency_mhz": 8.0,
    "registers": 16,
    "architecture_type": "RISC_load_store",
    "pipeline_stages": 3,
    "transistor_count": 25000,
    "process_nm": 3000,
    "die_size_mm2": 50
  },
  "register_set": {
    "R0_R12": "13 general-purpose registers",
    "R13_SP": "Stack pointer (by convention)",
    "R14_LR": "Link register (return address)",
    "R15_PC": "Program counter (also accessible as register!)",
    "CPSR": "Current program status register"
  },
  "risc_principles": {
    "load_store": "Only LOAD/STORE access memory",
    "fixed_width": "All instructions 32 bits",
    "simple_addressing": "Limited addressing modes",
    "large_register_file": "16 registers (vs 8 for x86)",
    "single_cycle": "Most instructions single-cycle"
  },
  "instruction_mix": {
    "data_processing": 0.40,
    "load_store": 0.30,
    "branch": 0.20,
    "multiply": 0.02,
    "other": 0.08
  },
  "instruction_timings": {
    "data_processing": 1,
    "load_word": 3,
    "store_word": 2,
    "load_multiple": "2 + n",
    "store_multiple": "2 + n",
    "branch": 3,
    "branch_link": 3,
    "multiply": 16,
    "description": "Cycles (most ALU ops = 1 cycle!)"
  },
  "unique_features": {
    "conditional_execution": "Every instruction can be conditional",
    "barrel_shifter": "Free shift on second operand",
    "pc_as_register": "PC is R15, can be used in calculations",
    "link_register": "Fast subroutine calls (no stack push)"
  },
  "performance_characteristics": {
    "ipc_expected": 0.65,
    "mips_at_8mhz": 4,
    "low_power": true,
    "design_goal": "Simple, low transistor count"
  },
  "historical_context": {
    "year_introduced": 1985,
    "designer": "Sophie Wilson and Steve Furber at Acorn",
    "original_name": "Acorn RISC Machine",
    "purpose": "Next-generation Acorn computer",
    "first_working": "April 26, 1985",
    "significance": "Started ARM architecture that now dominates mobile",
    "systems": ["ARM Evaluation System (development only)"],
    "production": "ARM1 was development only; ARM2 was production"
  },
  "design_philosophy": {
    "simplicity": "Small team, limited resources → simple design",
    "low_power": "CMOS, few transistors → low power",
    "high_code_density": "Conditional execution, barrel shifter",
    "result": "Foundation for mobile computing revolution"
  },
  "calibration": {
    "arrival_rate_initial": 0.45,
    "tolerance_percent": 2.0
  }
}
