<html>

<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf40.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:44:20 GMT -->
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf39.html" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_M_A"></a><a name="subkey_M_A"></a>ma_is_speculative <a href="../instruct64_hh/6400283.html"><b>1</b></a> <a href="../instruct64_hh/6400281.html"><b>2</b></a> <a href="../instruct64_hh/6400279.html"><b>3</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct64_hh/6400199.html"><b>ma_supports_fetchadd</b></a> <br><nobr><a name="bm_M"></a>ma_supports_semaphores <a href="../instruct64_hh/6400381.html"><b>1</b></a> <a href="../instruct64_hh/6400166.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../XScale_HH/LipsXSc/MAC.html"><b>mac</b></a> <br><a name="bm_M"></a><a href="../ht_index.html"><b>MAC</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc296.html"><b>machine</b></a> <br><nobr><a name="bm_M"></a>machineclearcount <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/pipeline_clears.html"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/pipeline_clears.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct64_hh/6400141.html"><b>make</b></a> <br><nobr><a name="bm_M"></a>mandatory <a href="../instruct64_hh/6400201.html"><b>1</b></a> <a href="../instruct64_hh/6400523.html"><b>2</b></a> <a href="../instruct64_hh/6400141.html"><b>3</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc36.html"><b>manner</b></a> <br><nobr><a name="bm_M"></a>manual <a href="../instruct32_hh/about_ia-32_instructions.html"><b>1</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.html"><b>2</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.html"><b>3</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_first-level_cache_load_misses.html"><b>4</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_cache_line_splits.html"><b>5</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_branch_mispredictions.html"><b>6</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_blocked_store_forwards.html"><b>7</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_64k_aliasing.html"><b>8</b></a> <a href="../Pentium4_HH/Advice4_HH/about_optimizations_for_the_intel(r)_pentium(r)_4_processor.html"><b>9</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.html"><b>10</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_x87_denormals.html"><b>11</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_sse_denormals.html"><b>12</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_self-modifying_code_pipeline_clears.html"><b>13</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_second-level_cache_load_misses.html"><b>14</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_memory_ordering_pipeline_clears.html"><b>15</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_first-level_cache_load_misses.html"><b>16</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_cache_line_splits.html"><b>17</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_branch_mispredictions.html"><b>18</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_blocked_store_forwards.html"><b>19</b></a> <a href="../Pentium4_HH/Advice4_HH/Avoiding_x87_Denormals.html"><b>20</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_sse_denormals.html"><b>21</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_self-modifying_code_pipeline_clears.html"><b>22</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_second-level_cache_load_misses.html"><b>23</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_memory_ordering_pipeline_clears.html"><b>24</b></a> <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.html"><b>25</b></a> <a href="../Reference_HH/inbma.html"><b>26</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/decreasing_write_bus_utilization.html"><b>27</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_write_bus_utilization.html"><b>28</b></a> <a href="../Pentium4_HH/Advice4_HH/decreasing_trace_cache_misses.html"><b>29</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/reduce_events_that_cause_tc_flushes.html"><b>30</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/about.html"><b>31</b></a> <a href="../Pentium4_HH/Advice4_HH/Try_the_Following_Enhancements_to_Decrease_Trace_Cache_Misses.html"><b>32</b></a> <a href="../XScale_HH/XscEvents/Data_Dependency_Stall_(0x2).html"><b>33</b></a> <a href="../Pentium4_HH/ER4/about.html"><b>34</b></a> <a href="../instruct64_hh/6400389.html"><b>35</b></a> <a href="../PentiumM_HH/ERB/branch_mispredictions_performance_impact___.html"><b>36</b></a> <a href="../Pentium4_HH/Events4/about.html"><b>37</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct64_hh/6400150.html"><b>Manual</b></a> <br><nobr><a name="bm_M"></a>manuals <a href="../Reference_HH/About_Instruction_Sets.html"><b>1</b></a> <a href="../XScale_HH/XscEvents/Data_Dependency_Stall_(0x2).html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>MAR</b></a> <br><nobr><a name="bm_M"></a>mar <a href="../xscinstruct_hh/INST_MAR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRA.html"><b>2</b></a> <a href="../xscinstruct_hh/TMCRR.html"><b>3</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>4</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc143.html"><b>mark</b></a> <br><nobr><a name="bm_M"></a>marked <a href="../instruct32_hh/vc143.html"><b>1</b></a> <a href="../instruct32_hh/vc149.html"><b>2</b></a> <a href="../instruct32_hh/vc177.html"><b>3</b></a> <a href="../instruct32_hh/vc245.html"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>mask <a href="../xscinstruct_hh/INST_ORR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MSR.html"><b>2</b></a> <a href="../instruct32_hh/vc167.html"><b>3</b></a> <a href="../instruct32_hh/vc166.html"><b>4</b></a> <a href="../instruct64_hh/6400302.html"><b>5</b></a> <a href="../instruct32_hh/vc234.html"><b>6</b></a> <a href="../instruct32_hh/vc311.html"><b>7</b></a> </nobr><br><nobr><a name="bm_M"></a>mask17 <a href="../instruct64_hh/6400303.html"><b>1</b></a> <a href="../instruct64_hh/6400302.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc26.html"><b>masked</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc166.html"><b>maskmovdqu</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc167.html"><b>maskmovq</b></a> <br><a name="bm_M"></a><a href="../instruct64_hh/6400299.html"><b>matching</b></a> <br><nobr><a name="bm_M"></a>mattr <a href="../instruct64_hh/6400199.html"><b>1</b></a> <a href="../instruct64_hh/6400513.html"><b>2</b></a> <a href="../instruct64_hh/6400512.html"><b>3</b></a> <a href="../instruct64_hh/6400511.html"><b>4</b></a> <a href="../instruct64_hh/6400510.html"><b>5</b></a> <a href="../instruct64_hh/6400508.html"><b>6</b></a> <a href="../instruct64_hh/probe-operation.html"><b>7</b></a> <a href="../instruct64_hh/6400285.html"><b>8</b></a> <a href="../instruct64_hh/6400283.html"><b>9</b></a> <a href="../instruct64_hh/6400281.html"><b>10</b></a> <a href="../instruct64_hh/6400279.html"><b>11</b></a> <a href="../instruct64_hh/6400365.html"><b>12</b></a> <a href="../instruct64_hh/6400363.html"><b>13</b></a> <a href="../instruct64_hh/6400381.html"><b>14</b></a> <a href="../instruct64_hh/6400166.html"><b>15</b></a> </nobr><br><nobr><a name="bm_M"></a>max <a href="../instruct64_hh/6400317.html"><b>1</b></a> <a href="../instruct64_hh/6400315.html"><b>2</b></a> <a href="../instruct64_hh/6400345.html"><b>3</b></a> <a href="../instruct64_hh/6400343.html"><b>4</b></a> <a href="../instruct64_hh/6400339.html"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc168.html"><b>maxpd</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc169.html"><b>maxps</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc170.html"><b>maxsd</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc171.html"><b>maxss</b></a> <br><nobr><a name="bms_M_B"></a><a name="subkey_M_B"></a>mb <a href="../instruct32_hh/vc46.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_processor.html"><b>2</b></a> <a href="../Pentium4_HH/Advice4_HH/64k_aliasing.html"><b>3</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/64k_aliasing.html"><b>4</b></a> <a href="../Pentium4_HH/ER4/64k_aliasing.html"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc46.html"><b>MB</b></a> <br><a name="bm_M"></a><a href="../instruct64_hh/6400309.html"><b>mbtype</b></a> <br><a name="bm_M"></a><a href="../instruct64_hh/6400308.html"><b>mbtype4</b></a> <br><nobr><a name="bms_M_C"></a><a name="subkey_M_C"></a>mc <a href="../instruct32_hh/ra_mode_except.html"><b>1</b></a> <a href="../instruct64_hh/rfi-operation.html"><b>2</b></a> <a href="../instruct64_hh/mov_psr-operation.html"><b>3</b></a> <a href="../instruct64_hh/6400154.html"><b>4</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc46.html"><b>mca</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc46.html"><b>mce</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/guideline_for_monitor_mwait.html"><b>MCERR</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc46.html"><b>MCG_CAP</b></a> <br><a name="bm_M"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>MCR</b></a> <br><nobr><a name="bm_M"></a>mcr <a href="../xscinstruct_hh/INST_MCR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>2</b></a> <a href="../xscinstruct_hh/TMCR.html"><b>3</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>4</b></a> </nobr><br><a name="bm_M"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>MCR2</b></a> <br><nobr><a name="bm_M"></a>mcr2 <a href="../xscinstruct_hh/INST_MCR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>2</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>3</b></a> </nobr><br><a name="bm_M"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>MCRR</b></a> <br><nobr><a name="bm_M"></a>mcrr <a href="../xscinstruct_hh/INST_MCRR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>2</b></a> <a href="../xscinstruct_hh/TMCRR.html"><b>3</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>4</b></a> </nobr><br><nobr><a name="bms_M_E"></a><a name="subkey_M_E"></a>mem <a href="../instruct32_hh/vc320.html"><b>1</b></a> <a href="../instruct32_hh/vc318.html"><b>2</b></a> <a href="../instruct32_hh/hsubpd--packed_double-fp_horizontal_subtract.html"><b>3</b></a> <a href="../instruct32_hh/haddps--packed_single-fp_horizontal_add.html"><b>4</b></a> <a href="../instruct32_hh/haddpd--packed_double-fp_horizontal_add.html"><b>5</b></a> <a href="../instruct32_hh/addsubps--packed_single-fp_add_subtract.html"><b>6</b></a> <a href="../instruct32_hh/addsubpd--packed_double-fp_add_subtract.html"><b>7</b></a> <a href="../instruct64_hh/6400509.html"><b>8</b></a> <a href="../instruct32_hh/vc38.html"><b>9</b></a> <a href="../instruct32_hh/movsldup--move_packed_single-fp_low_and_duplicate.html"><b>10</b></a> <a href="../instruct32_hh/movshdup--move_packed_single-fp_high_and_duplicate.html"><b>11</b></a> <a href="../instruct32_hh/movddup--move_one_double-fp_and_duplicate.html"><b>12</b></a> <a href="../instruct32_hh/lddqu--load_unaligned_integer_128_bits.html"><b>13</b></a> <a href="../instruct32_hh/hsubps--packed_single-fp_horizontal_subtract.html"><b>14</b></a> <a href="../Pentium4_HH/Lips/lipsbank_conflict.html"><b>15</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.html"><b>16</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_at_target.html"><b>17</b></a> <a href="../Pentium4_HH/Lips/lipsprefix_pen.html"><b>18</b></a> <a href="../Pentium4_HH/Lips/LipsPrefix.html"><b>19</b></a> <a href="../Pentium4_HH/Lips/V_pipe.html"><b>20</b></a> <a href="../xscinstruct_hh/WLDR.html"><b>21</b></a> <a href="../instruct32_hh/vc212.html"><b>22</b></a> <a href="../instruct32_hh/vc210.html"><b>23</b></a> <a href="../instruct32_hh/vc254.html"><b>24</b></a> <a href="../instruct32_hh/vc315.html"><b>25</b></a> <a href="../instruct32_hh/vc308.html"><b>26</b></a> </nobr><br><a name="bm_M"></a><a name="subkey_M_E"></a><a href="../xscinstruct_hh/WSTR.html"><b>Mem</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsbank_conflict.html"><b>mem2</b></a> <br><nobr><a name="bm_M"></a>mem32 <a href="../instruct32_hh/vc45.html"><b>1</b></a> <a href="../instruct32_hh/vc171.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mem64 <a href="../instruct32_hh/vc44.html"><b>1</b></a> <a href="../instruct32_hh/vc52.html"><b>2</b></a> <a href="../instruct32_hh/vc77.html"><b>3</b></a> <a href="../instruct32_hh/vc170.html"><b>4</b></a> <a href="../instruct32_hh/vc176.html"><b>5</b></a> <a href="../instruct32_hh/vc175.html"><b>6</b></a> <a href="../instruct32_hh/vc199.html"><b>7</b></a> <a href="../instruct32_hh/vc211.html"><b>8</b></a> <a href="../instruct32_hh/vc309.html"><b>9</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipspro_partial_stall.html"><b>mem8</b></a> <br><nobr><a name="bm_M"></a>mem_flush <a href="../instruct64_hh/6400504.html"><b>1</b></a> <a href="../instruct64_hh/6400184.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct64_hh/fwb_-_flush_write_buffers_instruction.html"><b>mem_flush_pending_stores</b></a> <br><nobr><a name="bm_M"></a>mem_implicit_prefetch <a href="../instruct64_hh/6400506.html"><b>1</b></a> <a href="../instruct64_hh/6400285.html"><b>2</b></a> <a href="../instruct64_hh/6400283.html"><b>3</b></a> <a href="../instruct64_hh/6400281.html"><b>4</b></a> <a href="../instruct64_hh/6400279.html"><b>5</b></a> <a href="../instruct64_hh/6400365.html"><b>6</b></a> <a href="../instruct64_hh/6400363.html"><b>7</b></a> </nobr><br><nobr><a name="bm_M"></a>mem_promote <a href="../instruct64_hh/6400507.html"><b>1</b></a> <a href="../instruct64_hh/6400285.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mem_read <a href="../instruct64_hh/6400508.html"><b>1</b></a> <a href="../instruct64_hh/6400283.html"><b>2</b></a> <a href="../instruct64_hh/6400281.html"><b>3</b></a> <a href="../instruct64_hh/6400279.html"><b>4</b></a> <a href="../instruct64_hh/6400273.html"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../Itanium2_HH/Events642/mem_read_current.html"><b>mem_read_current</b></a> <br><a name="bm_M"></a><a href="../ht_index.html"><b>MEM_READ_CURRENT</b></a> <br><nobr><a name="bm_M"></a>mem_write <a href="../instruct64_hh/6400510.html"><b>1</b></a> <a href="../instruct64_hh/6400365.html"><b>2</b></a> <a href="../instruct64_hh/6400363.html"><b>3</b></a> </nobr><br><nobr><a name="bm_M"></a>mem_xchg <a href="../instruct64_hh/6400511.html"><b>1</b></a> <a href="../instruct64_hh/6400381.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mem_xchg_add <a href="../instruct64_hh/6400199.html"><b>1</b></a> <a href="../instruct64_hh/6400512.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mem_xchg_cond <a href="../instruct64_hh/6400513.html"><b>1</b></a> <a href="../instruct64_hh/6400166.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>memory <a href="../instruct32_hh/guideline_for_monitor_mwait.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>2</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>3</b></a> <a href="../instruct32_hh/vc101.html"><b>4</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).html"><b>5</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).html"><b>6</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).html"><b>7</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>8</b></a> <a href="../xscinstruct_hh/INST_SWPB.html"><b>9</b></a> <a href="../xscinstruct_hh/INST_SWP.html"><b>10</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).html"><b>11</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).html"><b>12</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).html"><b>13</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).html"><b>14</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).html"><b>15</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).html"><b>16</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).html"><b>17</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).html"><b>18</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).html"><b>19</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).html"><b>20</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).html"><b>21</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).html"><b>22</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).html"><b>23</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).html"><b>24</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>25</b></a> <a href="../instruct64_hh/6400279.html"><b>26</b></a> <a href="../instruct32_hh/vc167.html"><b>27</b></a> <a href="../instruct32_hh/vc166.html"><b>28</b></a> <a href="../instruct32_hh/vc187.html"><b>29</b></a> <a href="../instruct32_hh/vc184.html"><b>30</b></a> <a href="../instruct32_hh/vc199.html"><b>31</b></a> <a href="../instruct32_hh/vc191.html"><b>32</b></a> <a href="../instruct32_hh/vc190.html"><b>33</b></a> <a href="../instruct32_hh/vc188.html"><b>34</b></a> <a href="../instruct32_hh/vc206.html"><b>35</b></a> <a href="../instruct32_hh/vc205.html"><b>36</b></a> <a href="../instruct32_hh/vc203.html"><b>37</b></a> <a href="../instruct32_hh/vc202.html"><b>38</b></a> <a href="../instruct64_hh/6400372.html"><b>39</b></a> </nobr><br><nobr><a name="bm_M"></a>memoryordermachineclear <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/pipeline_clears_from_memory_ordering_issues.html"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/pipeline_clears_from_memory_ordering_issues.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>merge_form <a href="../instruct64_hh/6400170.html"><b>1</b></a> <a href="../instruct64_hh/6400169.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../Itanium2_HH/Events642/l2_synth_probe.html"><b>mesi</b></a> <br><nobr><a name="bms_M_F"></a><a name="subkey_M_F"></a>mf <a href="../instruct32_hh/fp_except.html"><b>1</b></a> <a href="../instruct32_hh/ra_mode_except.html"><b>2</b></a> <a href="../instruct32_hh/vc54.html"><b>3</b></a> <a href="../instruct32_hh/vc53.html"><b>4</b></a> <a href="../instruct32_hh/vc52.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/L2_REFERENCES.html"><b>6</b></a> <a href="../instruct32_hh/vc79.html"><b>7</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.html"><b>8</b></a> <a href="../instruct64_hh/6400287.html"><b>9</b></a> <a href="../instruct64_hh/6400286.html"><b>10</b></a> <a href="../instruct32_hh/vc167.html"><b>11</b></a> <a href="../instruct32_hh/vc185.html"><b>12</b></a> <a href="../instruct32_hh/vc182.html"><b>13</b></a> <a href="../instruct32_hh/vc200.html"><b>14</b></a> <a href="../instruct32_hh/vc199.html"><b>15</b></a> <a href="../instruct32_hh/vc198.html"><b>16</b></a> <a href="../instruct32_hh/vc230.html"><b>17</b></a> <a href="../instruct32_hh/vc228.html"><b>18</b></a> <a href="../instruct32_hh/vc227.html"><b>19</b></a> <a href="../instruct32_hh/vc226.html"><b>20</b></a> <a href="../instruct32_hh/vc225.html"><b>21</b></a> <a href="../instruct32_hh/vc223.html"><b>22</b></a> <a href="../instruct32_hh/vc222.html"><b>23</b></a> <a href="../instruct32_hh/vc221.html"><b>24</b></a> <a href="../instruct32_hh/vc244.html"><b>25</b></a> <a href="../instruct32_hh/vc243.html"><b>26</b></a> <a href="../instruct32_hh/vc242.html"><b>27</b></a> <a href="../instruct32_hh/vc241.html"><b>28</b></a> <a href="../instruct32_hh/vc240.html"><b>29</b></a> <a href="../instruct32_hh/vc239.html"><b>30</b></a> <a href="../instruct32_hh/vc238.html"><b>31</b></a> <a href="../instruct32_hh/vc237.html"><b>32</b></a> <a href="../instruct32_hh/vc236.html"><b>33</b></a> <a href="../instruct32_hh/vc235.html"><b>34</b></a> <a href="../instruct32_hh/vc234.html"><b>35</b></a> <a href="../instruct32_hh/vc233.html"><b>36</b></a> <a href="../instruct32_hh/vc232.html"><b>37</b></a> <a href="../instruct32_hh/vc231.html"><b>38</b></a> <a href="../instruct32_hh/vc259.html"><b>39</b></a> <a href="../instruct32_hh/vc257.html"><b>40</b></a> <a href="../instruct32_hh/vc256.html"><b>41</b></a> <a href="../instruct32_hh/vc254.html"><b>42</b></a> <a href="../instruct32_hh/vc250.html"><b>43</b></a> <a href="../instruct32_hh/vc248.html"><b>44</b></a> <a href="../instruct64_hh/6400403.html"><b>45</b></a> <a href="../instruct32_hh/vc269.html"><b>46</b></a> <a href="../instruct32_hh/vc265.html"><b>47</b></a> <a href="../instruct32_hh/vc264.html"><b>48</b></a> <a href="../instruct32_hh/vc263.html"><b>49</b></a> <a href="../instruct32_hh/vc262.html"><b>50</b></a> <a href="../instruct32_hh/vc261.html"><b>51</b></a> <a href="../instruct64_hh/6400428.html"><b>52</b></a> <a href="../instruct64_hh/6400150.html"><b>53</b></a> <a href="../instruct64_hh/6400183.html"><b>54</b></a> </nobr><br><nobr><a name="bm_M"></a><a name="subkey_M_F"></a>MF <a href="../instruct32_hh/vc56.html"><b>1</b></a> <a href="../instruct32_hh/vc50.html"><b>2</b></a> <a href="../instruct32_hh/vc66.html"><b>3</b></a> <a href="../instruct32_hh/vc63.html"><b>4</b></a> <a href="../instruct32_hh/vc224.html"><b>5</b></a> <a href="../instruct32_hh/vc260.html"><b>6</b></a> </nobr><br><nobr><a name="bm_M"></a>mfa <a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/L2_REFERENCES.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mfence <a href="../instruct32_hh/vc153.html"><b>1</b></a> <a href="../instruct32_hh/vc172.html"><b>2</b></a> <a href="../instruct32_hh/vc249.html"><b>3</b></a> <a href="../instruct32_hh/vc287.html"><b>4</b></a> <a href="../instruct32_hh/vc31.html"><b>5</b></a> </nobr><br><nobr><a name="bm_M"></a>mfh <a href="../instruct64_hh/6400557.html"><b>1</b></a> <a href="../instruct64_hh/6400282.html"><b>2</b></a> <a href="../instruct64_hh/6400280.html"><b>3</b></a> </nobr><br><nobr><a name="bm_M"></a>mfl <a href="../instruct64_hh/6400557.html"><b>1</b></a> <a href="../instruct64_hh/6400282.html"><b>2</b></a> <a href="../instruct64_hh/6400280.html"><b>3</b></a> </nobr><br><a name="bms_M_H"></a><a name="subkey_M_H"></a><a href="../Pentium4_HH/Advice4_HH/eliminating_branches.html"><b>mh</b></a> <br><nobr><a name="bm_M"></a>mhtype8 <a href="../instruct64_hh/6400309.html"><b>1</b></a> <a href="../instruct64_hh/6400308.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mhz <a href="../Pentium4_HH/Lips/pentium(r)_processor.html"><b>1</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_pro_processor.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_ii_processor.html"><b>3</b></a> </nobr><br><a name="bms_M_I"></a><a name="subkey_M_I"></a><a href="../xscinstruct_hh/notational_conventions.html"><b>mi</b></a> <br><a name="bm_M"></a><a name="subkey_M_I"></a><a href="../xscinstruct_hh/Conditional_Execution.html"><b>MI</b></a> <br><nobr><a name="bm_M"></a>mia <a href="../xscinstruct_hh/INST_MIAxy.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.html"><b>3</b></a> <a href="../xscinstruct_hh/TMIA.html"><b>4</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>MIA</b></a> <br><a name="bm_M"></a><a href="../xscinstruct_hh/INST_MIAxy.html"><b>miabb</b></a> <br><a name="bm_M"></a><a href="../xscinstruct_hh/INST_MIAxy.html"><b>miabt</b></a> <br><nobr><a name="bm_M"></a>miaph <a href="../xscinstruct_hh/INST_MIAxy.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.html"><b>3</b></a> <a href="../xscinstruct_hh/TMIAPH.html"><b>4</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>MIAPH</b></a> <br><a name="bm_M"></a><a href="../xscinstruct_hh/INST_MIAxy.html"><b>miatt</b></a> <br><nobr><a name="bm_M"></a>miaxy <a href="../xscinstruct_hh/INST_MIAxy.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.html"><b>3</b></a> <a href="../xscinstruct_hh/TMIA.html"><b>4</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>MIAxy</b></a> <br><nobr><a name="bm_M"></a>microarchitecture <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.html"><b>1</b></a> <a href="../XScale_HH/XscEvents/Data_Dependency_Stall_(0x2).html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>microsoft <a href="../instruct32_hh/vc140.html"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/64k_aliasing.html"><b>2</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/blocked_store_forwards.html"><b>3</b></a> <a href="../Pentium4_HH/Advice4_HH/blocked_store_forwards.html"><b>4</b></a> <a href="../PentiumM_HH/LipsB/esp_folding.html"><b>5</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/streaming_simd_extensions_input_assists.html"><b>6</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/non-halted_system_cpi.html"><b>7</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/nominal_system_cpi.html"><b>8</b></a> <a href="../Pentium4_HH/Advice4_HH/non-halted_system_cpi.html"><b>9</b></a> <a href="../Pentium4_HH/Advice4_HH/nominal_system_cpi.html"><b>10</b></a> <a href="../Pentium4_HH/Advice4_HH/streaming_simd_extensions_input_assists.html"><b>11</b></a> <a href="../Pentium4_HH/Events4/mob_load_replays_retired.html"><b>12</b></a> </nobr><br><a name="bm_M"></a><a href="../Itanium2_HH/Events642/serialization_events.html"><b>microtrap</b></a> <br><nobr><a name="bm_M"></a>min <a href="../instruct64_hh/6400317.html"><b>1</b></a> <a href="../instruct64_hh/6400315.html"><b>2</b></a> <a href="../instruct64_hh/6400345.html"><b>3</b></a> <a href="../instruct64_hh/6400343.html"><b>4</b></a> <a href="../instruct64_hh/6400339.html"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../PentiumM_HH/EventsB/instruction_tlb_misses.html"><b>minimize</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc173.html"><b>minpd</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc174.html"><b>minps</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc175.html"><b>minsd</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc176.html"><b>minss</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc238.html"><b>minsw</b></a> <br><a name="bm_M"></a><a href="../xscinstruct_hh/INST_STRD.html"><b>minus</b></a> <br><nobr><a name="bm_M"></a>minus1_form <a href="../instruct64_hh/6400367.html"><b>1</b></a> <a href="../instruct64_hh/6400366.html"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../Itanium2_HH/Events642/misaligned_loads_retired.html"><b>misaligned_loads_retired</b></a> <br><a name="bm_M"></a><a href="../ht_index.html"><b>MISALIGNED_LOADS_RETIRED</b></a> <br><a name="bm_M"></a><a href="../Itanium2_HH/Events642/misaligned_stores_retired.html"><b>misaligned_stores_retired</b></a> <br><a name="bm_M"></a><a href="../ht_index.html"><b>MISALIGNED_STORES_RETIRED</b></a> <br><a name="bm_M"></a><a href="../Itanium2_HH/Events642/br_path_pred.html"><b>mispred_nottaken</b></a> <br><nobr><a name="bm_M"></a>mispred_taken <a href="../Itanium2_HH/Events642/About_Branch_Events.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/br_path_pred2.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/br_path_pred.html"><b>3</b></a> </nobr><br><nobr><a name="bm_M"></a>miss <a href="../Itanium2_HH/Events642/L3_WRITES.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/L3_READS.html"><b>2</b></a> <a href="../Itanium2_HH/ER642/l3_inst_miss_ratio.html"><b>3</b></a> <a href="../Itanium2_HH/ER642/l3_data_read_misses.html"><b>4</b></a> <a href="../Itanium2_HH/ER642/l3_data_miss_ratio.html"><b>5</b></a> <a href="../Itanium2_HH/ER642/l2_wb_misses.html"><b>6</b></a> <a href="../Itanium2_HH/ER642/l3_write_misses.html"><b>7</b></a> <a href="../Itanium2_HH/ER642/l3_store_misses.html"><b>8</b></a> <a href="../Itanium2_HH/ER642/l3_read_misses.html"><b>9</b></a> <a href="../Itanium2_HH/ER642/l3_inst_misses.html"><b>10</b></a> </nobr><br><nobr><a name="bm_M"></a>mix <a href="../instruct64_hh/6400289.html"><b>1</b></a> <a href="../instruct64_hh/6400288.html"><b>2</b></a> <a href="../instruct64_hh/6400309.html"><b>3</b></a> <a href="../instruct64_hh/6400410.html"><b>4</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct64_hh/6400288.html"><b>mix1</b></a> <br><a name="bm_M"></a><a href="../instruct64_hh/6400288.html"><b>mix2</b></a> <br><a name="bm_M"></a><a href="../instruct64_hh/6400288.html"><b>mix4</b></a> <br><nobr><a name="bm_M"></a>mix_l_form <a href="../instruct64_hh/6400211.html"><b>1</b></a> <a href="../instruct64_hh/6400210.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mix_lr_form <a href="../instruct64_hh/6400211.html"><b>1</b></a> <a href="../instruct64_hh/6400210.html"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mix_r_form <a href="../instruct64_hh/6400211.html"><b>1</b></a> <a href="../instruct64_hh/6400210.html"><b>2</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf41.html" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>


<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf40.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:44:30 GMT -->
</html>

