# Pipelined-CPU-Verilog
A simple pipelined CPU design in Verilog with basic control logic and memory units.
