{
  "design": {
    "design_info": {
      "boundary_crc": "0x40BFD57A64BD27C9",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../ANC_LMS_NexysA7.gen/sources_1/bd/Block_design",
      "name": "Block_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1.1"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "axi_uartlite_0": "",
      "proc_sys_reset_0": "",
      "i2s_receiver_0": ""
    },
    "interface_ports": {
      "usb_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "Block_design_clk_wiz_0_0",
        "xci_path": "ip\\Block_design_clk_wiz_0_0\\Block_design_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "Block_design_axi_uartlite_0_0",
        "xci_path": "ip\\Block_design_axi_uartlite_0_0\\Block_design_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "9600"
          },
          "UARTLITE_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Block_design_proc_sys_reset_0_0",
        "xci_path": "ip\\Block_design_proc_sys_reset_0_0\\Block_design_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "i2s_receiver_0": {
        "vlnv": "xilinx.com:ip:i2s_receiver:1.0",
        "xci_name": "Block_design_i2s_receiver_0_1",
        "xci_path": "ip\\Block_design_i2s_receiver_0_1\\Block_design_i2s_receiver_0_1.xci",
        "inst_hier_path": "i2s_receiver_0",
        "parameters": {
          "C_32BIT_LR": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "usb_uart",
          "axi_uartlite_0/UART"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axi_uartlite_0/s_axi_aclk"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "clk_wiz_0/resetn"
        ]
      },
      "reset_1": {
        "ports": [
          "CPU_RESETN",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "CLK100MHZ",
          "clk_wiz_0/clk_in1",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      }
    }
  }
}