LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY s_7_decoder IS
	PORT(
		x0, x1, x2, x3	: IN 	STD_LOGIC;
		y 				: OUT 	STD_LOGIC_VECTOR(7 DOWNTO 0));
END ENTITY;

-- 
ARCHITECTURE behavior OF mux_4to1 IS
	sel : STD_LOGIC_VECTOR(3 DOWNTO 0);
	sel(3) <= x3; sel(2) <= x2; sel(1) <= x1; sel(0) <= x0;
	BEGIN
		case sel
			when "0000" => y <= "00100001" 
			when "0001" => y <= "10110111" 
			when "0010" => y <= "00011001" 
			when "0011" => y <= "00010011" 
			when "0100" => y <= "10000111" 
			when "0101" => y <= "00100001" 
			when "0110" => y <= "01000011" 
			when "0111" => y <= "01000001" 			
			when "1000" => y <= "00110111" 
			when "1001" => y <= "00000001" 
			when "1010" => y <= "00000111" 
			when "1011" => y <= "11000001" 
			when "1100" => y <= "01101001" 
			when "1101" => y <= "10010001" 
			when "1110" => y <= "01001001" 
			when "1111" => y <= "01001101" 
			when others => y <= "11111110"
END ARCHITECTURE;