Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Experiment3.ngc ...
WARNING:NetListWriters:298 - No output is written to Experiment3.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Experiment3.edif ...
ngc2edif: Total memory usage is 78560 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Experiment3.ngc ...
WARNING:NetListWriters:298 - No output is written to Experiment3.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Experiment3.edif ...
ngc2edif: Total memory usage is 78176 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Experiment3.ngc ...
WARNING:NetListWriters:298 - No output is written to Experiment3.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Experiment3.edif ...
ngc2edif: Total memory usage is 78624 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Experiment3.ngc ...
WARNING:NetListWriters:298 - No output is written to Experiment3.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_311/XLXI_82/Mcompar_clk_1k_cmp_gt0000_lut<11 : 0> on block Experiment3
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Experiment3.edif ...
ngc2edif: Total memory usage is 79200 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Experiment3.ngc ...
WARNING:NetListWriters:298 - No output is written to Experiment3.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   XLXI_311/XLXI_82/Mcompar_clk_1k_cmp_gt0000_lut<11 : 0> on block Experiment3
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Experiment3.edif ...
ngc2edif: Total memory usage is 79200 kilobytes

