{"copyright": {"licenseType": "NO", "determinationType": "GOV_PUBLIC_USE_PERMITTED", "thirdPartyContentCondition": "NOT_SET"}, "subjectCategories": ["ELECTRONIC SYSTEMS"], "exportControl": {"isExportControl": "NO", "ear": "NO", "itar": "NO"}, "created": "2013-08-13T12:38:00.0000000+00:00", "distributionDate": "2019-07-11T00:00:00.0000000+00:00", "otherReportNumbers": ["NPO-16646"], "center": {"code": "CDMS", "name": "Legacy CDMS", "id": "092d6e0881874968859b972d39a888dc"}, "onlyAbstract": false, "sensitiveInformation": 2, "abstract": "Many gates on chip tested automatically. Automatic testing system measures signal-propagation delays of experimental integrated-circuit array of logic gates. Includes controlling computer, counter/time, and feedback-controlled timing-waveform generator. Multiplexer included on integrated-circuit chip with logic-gate array to be tested. Delays measured by system serve as valuable data for design of fast logic and memory chips.", "title": "System Measures Logic-Gate Delays", "stiType": "OTHER", "distribution": "PUBLIC", "submittedDate": "2013-08-13T12:38:00.0000000+00:00", "isLessonsLearned": false, "authorAffiliations": [{"sequence": 0, "submissionId": 19880000331, "meta": {"author": {"name": "Blaes, Brent R."}, "organization": {"name": "Caltech"}}, "id": "1653aedc7688457388afbd1194bcd2fb"}], "disseminated": "METADATA_ONLY", "stiTypeDetails": "Other - NASA Tech Brief", "technicalReviewType": "TECHNICAL_REVIEW_TYPE_NONE", "modified": "2011-08-18T00:00:00.0000000+00:00", "id": 19880000331, "publications": [{"volume": "12", "submissionId": 19880000331, "issue": "6", "issn": "0145-319X", "id": "3cad8fe4f1654e109d2387074bdf57a5", "publicationName": "NASA Tech Briefs", "publicationDate": "1988-06-01T00:00:00.0000000+00:00"}], "status": "CURATED", "related": [], "downloads": [], "downloadsAvailable": false, "index": "submissions-2022-09-30-06-07"}