#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000239dc2a4e80 .scope module, "tb_instruction_fetch" "tb_instruction_fetch" 2 2;
 .timescale 0 0;
P_00000239dc2732d0 .param/l "AWIDTH_INSTR" 0 2 5, +C4<00000000000000000000000000100000>;
P_00000239dc273308 .param/l "IWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_00000239dc273340 .param/l "PC_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
v00000239dc31c000_0 .var "f_alu_pc_value", 31 0;
v00000239dc31c780_0 .var "f_change_pc", 0 0;
v00000239dc31cb40_0 .var "f_clk", 0 0;
v00000239dc31cbe0_0 .var "f_i_ack", 0 0;
v00000239dc31caa0_0 .var "f_i_ce", 0 0;
v00000239dc31b740_0 .var "f_i_flush", 0 0;
v00000239dc31d180_0 .var "f_i_instr", 31 0;
v00000239dc31b600_0 .var "f_i_stall", 0 0;
v00000239dc31b560_0 .net "f_o_addr_instr", 31 0, v00000239dc2c3460_0;  1 drivers
v00000239dc31d040_0 .net "f_o_ce", 0 0, v00000239dc2c3d20_0;  1 drivers
v00000239dc31b7e0_0 .net "f_o_flush", 0 0, v00000239dc2c3dc0_0;  1 drivers
v00000239dc31c320_0 .net "f_o_instr", 31 0, v00000239dc2c3000_0;  1 drivers
v00000239dc31c460_0 .net "f_o_stall", 0 0, v00000239dc2c3640_0;  1 drivers
v00000239dc31b9c0_0 .net "f_o_syn", 0 0, v00000239dc2c30a0_0;  1 drivers
v00000239dc31c3c0_0 .net "f_pc", 31 0, v00000239dc2c3320_0;  1 drivers
v00000239dc31c5a0_0 .var "f_rst", 0 0;
S_00000239dc2a46a0 .scope task, "do_flush" "do_flush" 2 122, 2 122 0, S_00000239dc2a4e80;
 .timescale 0 0;
v00000239dc2c3500_0 .var/i "cycles", 31 0;
E_00000239dc29a920 .event posedge, v00000239dc2c3be0_0;
TD_tb_instruction_fetch.do_flush ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239dc31b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31cbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31caa0_0, 0, 1;
    %wait E_00000239dc29a920;
    %load/vec4 v00000239dc2c3500_0;
    %subi 1, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000239dc29a920;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31b740_0, 0, 1;
    %wait E_00000239dc29a920;
    %end;
S_00000239dc29c4f0 .scope task, "do_jump" "do_jump" 2 106, 2 106 0, S_00000239dc2a4e80;
 .timescale 0 0;
v00000239dc2c3140_0 .var "pc", 31 0;
TD_tb_instruction_fetch.do_jump ;
    %load/vec4 v00000239dc2c3140_0;
    %store/vec4 v00000239dc31c000_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239dc31c780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239dc31cbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31caa0_0, 0, 1;
    %wait E_00000239dc29a920;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31cbe0_0, 0, 1;
    %wait E_00000239dc29a920;
    %end;
S_00000239dc29c680 .scope task, "do_reset" "do_reset" 2 71, 2 71 0, S_00000239dc2a4e80;
 .timescale 0 0;
v00000239dc2c3a00_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.do_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31c5a0_0, 0, 1;
    %load/vec4 v00000239dc2c3a00_0;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000239dc29a920;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239dc31c5a0_0, 0, 1;
    %wait E_00000239dc29a920;
    %end;
S_00000239dc2c59f0 .scope module, "dut" "instruction_fetch" 2 39, 3 4 0, S_00000239dc2a4e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst";
    .port_info 2 /INPUT 32 "f_i_instr";
    .port_info 3 /OUTPUT 32 "f_o_instr";
    .port_info 4 /OUTPUT 32 "f_o_addr_instr";
    .port_info 5 /INPUT 1 "f_change_pc";
    .port_info 6 /INPUT 32 "f_alu_pc_value";
    .port_info 7 /OUTPUT 32 "f_pc";
    .port_info 8 /OUTPUT 1 "f_o_syn";
    .port_info 9 /INPUT 1 "f_i_ack";
    .port_info 10 /INPUT 1 "f_i_stall";
    .port_info 11 /OUTPUT 1 "f_o_ce";
    .port_info 12 /OUTPUT 1 "f_o_stall";
    .port_info 13 /INPUT 1 "f_i_flush";
    .port_info 14 /OUTPUT 1 "f_o_flush";
    .port_info 15 /INPUT 1 "f_i_ce";
P_00000239dc273120 .param/l "AWIDTH_INSTR" 0 3 6, +C4<00000000000000000000000000100000>;
P_00000239dc273158 .param/l "IWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_00000239dc273190 .param/l "PC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
L_00000239dc2b2620 .functor OR 1, v00000239dc2c3640_0, v00000239dc31b600_0, C4<0>, C4<0>;
L_00000239dc2b1ba0 .functor AND 1, v00000239dc2c36e0_0, L_00000239dc31c6e0, C4<1>, C4<1>;
L_00000239dc2b2150 .functor OR 1, L_00000239dc2b2620, L_00000239dc2b1ba0, C4<0>, C4<0>;
v00000239dc2c31e0_0 .net *"_ivl_1", 0 0, L_00000239dc2b2620;  1 drivers
v00000239dc2c35a0_0 .net *"_ivl_3", 0 0, L_00000239dc31c6e0;  1 drivers
v00000239dc2c3820_0 .net *"_ivl_5", 0 0, L_00000239dc2b1ba0;  1 drivers
v00000239dc2c3aa0_0 .var "ce", 0 0;
v00000239dc2c3780_0 .var "ce_d", 0 0;
v00000239dc2c38c0_0 .net "f_alu_pc_value", 31 0, v00000239dc31c000_0;  1 drivers
v00000239dc2c3e60_0 .net "f_change_pc", 0 0, v00000239dc31c780_0;  1 drivers
v00000239dc2c3be0_0 .net "f_clk", 0 0, v00000239dc31cb40_0;  1 drivers
v00000239dc2c3960_0 .net "f_i_ack", 0 0, v00000239dc31cbe0_0;  1 drivers
v00000239dc2c3b40_0 .net "f_i_ce", 0 0, v00000239dc31caa0_0;  1 drivers
v00000239dc2c3f00_0 .net "f_i_flush", 0 0, v00000239dc31b740_0;  1 drivers
v00000239dc2c3280_0 .net "f_i_instr", 31 0, v00000239dc31d180_0;  1 drivers
v00000239dc2c3c80_0 .net "f_i_stall", 0 0, v00000239dc31b600_0;  1 drivers
v00000239dc2c3460_0 .var "f_o_addr_instr", 31 0;
v00000239dc2c3d20_0 .var "f_o_ce", 0 0;
v00000239dc2c3dc0_0 .var "f_o_flush", 0 0;
v00000239dc2c3000_0 .var "f_o_instr", 31 0;
v00000239dc2c3640_0 .var "f_o_stall", 0 0;
v00000239dc2c30a0_0 .var "f_o_syn", 0 0;
v00000239dc2c36e0_0 .var "f_o_syn_r", 0 0;
v00000239dc2c3320_0 .var "f_pc", 31 0;
v00000239dc2c33c0_0 .net "f_rst", 0 0, v00000239dc31c5a0_0;  1 drivers
v00000239dc31c140_0 .var "i_addr_instr", 31 0;
v00000239dc31c500_0 .var "prev_pc", 31 0;
v00000239dc31c960_0 .net "stall", 0 0, L_00000239dc2b2150;  1 drivers
E_00000239dc299ca0/0 .event negedge, v00000239dc2c33c0_0;
E_00000239dc299ca0/1 .event posedge, v00000239dc2c3be0_0;
E_00000239dc299ca0 .event/or E_00000239dc299ca0/0, E_00000239dc299ca0/1;
L_00000239dc31c6e0 .reduce/nor v00000239dc31cbe0_0;
S_00000239dc2c3fc0 .scope task, "introduce_stall" "introduce_stall" 2 96, 2 96 0, S_00000239dc2a4e80;
 .timescale 0 0;
v00000239dc31bba0_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.introduce_stall ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239dc31b600_0, 0, 1;
    %load/vec4 v00000239dc31bba0_0;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000239dc29a920;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31b600_0, 0, 1;
    %wait E_00000239dc29a920;
    %end;
S_00000239dc2c4150 .scope task, "send_instruction" "send_instruction" 2 81, 2 81 0, S_00000239dc2a4e80;
 .timescale 0 0;
v00000239dc31d220_0 .var "instr", 31 0;
TD_tb_instruction_fetch.send_instruction ;
    %load/vec4 v00000239dc31d220_0;
    %store/vec4 v00000239dc31d180_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239dc31cbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31b600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239dc31caa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31c780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31b740_0, 0, 1;
    %wait E_00000239dc29a920;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31cbe0_0, 0, 1;
    %wait E_00000239dc29a920;
    %end;
    .scope S_00000239dc2c59f0;
T_5 ;
    %wait E_00000239dc299ca0;
    %load/vec4 v00000239dc2c33c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c3640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c3aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c3780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c3d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c3dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c3640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000239dc2c3000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000239dc2c3320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000239dc31c500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000239dc31c140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000239dc2c3460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c36e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000239dc2c3aa0_0;
    %assign/vec4 v00000239dc2c30a0_0, 0;
    %load/vec4 v00000239dc2c30a0_0;
    %assign/vec4 v00000239dc2c36e0_0, 0;
    %load/vec4 v00000239dc2c3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c3aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000239dc2c3640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000239dc2c3dc0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000239dc2c3e60_0;
    %flag_set/vec4 9;
    %jmp/1 T_5.7, 9;
    %load/vec4 v00000239dc2c3960_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_5.7;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v00000239dc2c3c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_5.8, 9;
    %load/vec4 v00000239dc2c3640_0;
    %or;
T_5.8;
    %nor/r;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000239dc2c3aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c3640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c3dc0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000239dc2c3b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000239dc2c3aa0_0, 0;
T_5.9 ;
T_5.5 ;
T_5.3 ;
    %load/vec4 v00000239dc2c3aa0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.15, 10;
    %load/vec4 v00000239dc2c3960_0;
    %and;
T_5.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.14, 9;
    %load/vec4 v00000239dc31c960_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/1 T_5.13, 8;
    %load/vec4 v00000239dc31c960_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.17, 11;
    %load/vec4 v00000239dc2c3d20_0;
    %nor/r;
    %and;
T_5.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.16, 10;
    %load/vec4 v00000239dc2c3aa0_0;
    %and;
T_5.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.13;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v00000239dc31c500_0;
    %assign/vec4 v00000239dc31c140_0, 0;
    %load/vec4 v00000239dc31c140_0;
    %assign/vec4 v00000239dc2c3460_0, 0;
    %load/vec4 v00000239dc2c3280_0;
    %assign/vec4 v00000239dc2c3000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c3dc0_0, 0;
T_5.11 ;
    %load/vec4 v00000239dc31c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000239dc2c3d20_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v00000239dc2c3780_0;
    %assign/vec4 v00000239dc2c3d20_0, 0;
T_5.19 ;
    %load/vec4 v00000239dc2c3960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v00000239dc2c3320_0;
    %assign/vec4 v00000239dc31c500_0, 0;
    %load/vec4 v00000239dc2c3e60_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.24, 8;
    %load/vec4 v00000239dc2c3f00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.24;
    %jmp/0xz  T_5.22, 8;
    %load/vec4 v00000239dc2c38c0_0;
    %assign/vec4 v00000239dc2c3320_0, 0;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v00000239dc2c3320_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000239dc2c3320_0, 0;
    %load/vec4 v00000239dc2c3aa0_0;
    %assign/vec4 v00000239dc2c3780_0, 0;
T_5.23 ;
T_5.20 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000239dc2a4e80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31cb40_0, 0, 1;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v00000239dc31cb40_0;
    %inv;
    %store/vec4 v00000239dc31cb40_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_00000239dc2a4e80;
T_7 ;
    %vpi_call 2 66 "$dumpfile", "./waveform/fetch_intruction.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000239dc2a4e80 {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000239dc2a4e80;
T_8 ;
    %vpi_call 2 137 "$display", "Time | rst | addr_req | instr_in | ack | stall_i | stall_o | syn | ce | flush_i | flush_o | pc | fetched" {0 0 0};
    %vpi_call 2 138 "$monitor", "%4t |  %b  |    %h    |   %h   |  %b |    %b    |    %b    |  %b  | %b  |    %b    |    %b    | %h | %h", $time, v00000239dc31c5a0_0, v00000239dc31b560_0, v00000239dc31d180_0, v00000239dc31cbe0_0, v00000239dc31b600_0, v00000239dc31c460_0, v00000239dc31b9c0_0, v00000239dc31d040_0, v00000239dc31b740_0, v00000239dc31b7e0_0, v00000239dc31c3c0_0, v00000239dc31c320_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000239dc2a4e80;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239dc31d180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31cbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31b600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31c780_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239dc31c000_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239dc31caa0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000239dc2c3a00_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_reset, S_00000239dc29c680;
    %join;
    %pushi/vec4 2694881440, 0, 32;
    %store/vec4 v00000239dc31d220_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_00000239dc2c4150;
    %join;
    %pushi/vec4 2981212593, 0, 32;
    %store/vec4 v00000239dc31d220_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_00000239dc2c4150;
    %join;
    %pushi/vec4 3267543746, 0, 32;
    %store/vec4 v00000239dc31d220_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_00000239dc2c4150;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000239dc31bba0_0, 0, 32;
    %fork TD_tb_instruction_fetch.introduce_stall, S_00000239dc2c3fc0;
    %join;
    %pushi/vec4 3553874899, 0, 32;
    %store/vec4 v00000239dc31d220_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_00000239dc2c4150;
    %join;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v00000239dc2c3140_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_jump, S_00000239dc29c4f0;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000239dc2c3500_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_flush, S_00000239dc2a46a0;
    %join;
    %pushi/vec4 3840206052, 0, 32;
    %store/vec4 v00000239dc31d220_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_00000239dc2c4150;
    %join;
    %pushi/vec4 4126537205, 0, 32;
    %store/vec4 v00000239dc31d220_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_00000239dc2c4150;
    %join;
    %delay 20, 0;
    %vpi_call 2 178 "$display", "Test completed." {0 0 0};
    %vpi_call 2 179 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_fetch_instruction.v";
    "././source/fetch_instruction.v";
