
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000018c  00800200  000016f8  0000178c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016f8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000142  0080038c  0080038c  00001918  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001918  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000300  00000000  00000000  00001974  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000300a  00000000  00000000  00001c74  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000013ff  00000000  00000000  00004c7e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001945  00000000  00000000  0000607d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000808  00000000  00000000  000079c4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000a0d  00000000  00000000  000081cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001a6c  00000000  00000000  00008bd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000288  00000000  00000000  0000a645  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	e3 c7       	rjmp	.+4038   	; 0x102c <__vector_25>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	6d c3       	rjmp	.+1754   	; 0x75c <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	3a c7       	rjmp	.+3700   	; 0xf12 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	ec c4       	rjmp	.+2520   	; 0xa8e <__vector_45>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	a3 c6       	rjmp	.+3398   	; 0xe04 <__vector_47>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a4 07       	cpc	r26, r20
      e6:	f6 07       	cpc	r31, r22
      e8:	f6 07       	cpc	r31, r22
      ea:	f6 07       	cpc	r31, r22
      ec:	f6 07       	cpc	r31, r22
      ee:	f6 07       	cpc	r31, r22
      f0:	f6 07       	cpc	r31, r22
      f2:	f6 07       	cpc	r31, r22
      f4:	a4 07       	cpc	r26, r20
      f6:	f6 07       	cpc	r31, r22
      f8:	f6 07       	cpc	r31, r22
      fa:	f6 07       	cpc	r31, r22
      fc:	f6 07       	cpc	r31, r22
      fe:	f6 07       	cpc	r31, r22
     100:	f6 07       	cpc	r31, r22
     102:	f6 07       	cpc	r31, r22
     104:	a6 07       	cpc	r26, r22
     106:	f6 07       	cpc	r31, r22
     108:	f6 07       	cpc	r31, r22
     10a:	f6 07       	cpc	r31, r22
     10c:	f6 07       	cpc	r31, r22
     10e:	f6 07       	cpc	r31, r22
     110:	f6 07       	cpc	r31, r22
     112:	f6 07       	cpc	r31, r22
     114:	f6 07       	cpc	r31, r22
     116:	f6 07       	cpc	r31, r22
     118:	f6 07       	cpc	r31, r22
     11a:	f6 07       	cpc	r31, r22
     11c:	f6 07       	cpc	r31, r22
     11e:	f6 07       	cpc	r31, r22
     120:	f6 07       	cpc	r31, r22
     122:	f6 07       	cpc	r31, r22
     124:	a6 07       	cpc	r26, r22
     126:	f6 07       	cpc	r31, r22
     128:	f6 07       	cpc	r31, r22
     12a:	f6 07       	cpc	r31, r22
     12c:	f6 07       	cpc	r31, r22
     12e:	f6 07       	cpc	r31, r22
     130:	f6 07       	cpc	r31, r22
     132:	f6 07       	cpc	r31, r22
     134:	f6 07       	cpc	r31, r22
     136:	f6 07       	cpc	r31, r22
     138:	f6 07       	cpc	r31, r22
     13a:	f6 07       	cpc	r31, r22
     13c:	f6 07       	cpc	r31, r22
     13e:	f6 07       	cpc	r31, r22
     140:	f6 07       	cpc	r31, r22
     142:	f6 07       	cpc	r31, r22
     144:	f2 07       	cpc	r31, r18
     146:	f6 07       	cpc	r31, r22
     148:	f6 07       	cpc	r31, r22
     14a:	f6 07       	cpc	r31, r22
     14c:	f6 07       	cpc	r31, r22
     14e:	f6 07       	cpc	r31, r22
     150:	f6 07       	cpc	r31, r22
     152:	f6 07       	cpc	r31, r22
     154:	cf 07       	cpc	r28, r31
     156:	f6 07       	cpc	r31, r22
     158:	f6 07       	cpc	r31, r22
     15a:	f6 07       	cpc	r31, r22
     15c:	f6 07       	cpc	r31, r22
     15e:	f6 07       	cpc	r31, r22
     160:	f6 07       	cpc	r31, r22
     162:	f6 07       	cpc	r31, r22
     164:	f6 07       	cpc	r31, r22
     166:	f6 07       	cpc	r31, r22
     168:	f6 07       	cpc	r31, r22
     16a:	f6 07       	cpc	r31, r22
     16c:	f6 07       	cpc	r31, r22
     16e:	f6 07       	cpc	r31, r22
     170:	f6 07       	cpc	r31, r22
     172:	f6 07       	cpc	r31, r22
     174:	c3 07       	cpc	r28, r19
     176:	f6 07       	cpc	r31, r22
     178:	f6 07       	cpc	r31, r22
     17a:	f6 07       	cpc	r31, r22
     17c:	f6 07       	cpc	r31, r22
     17e:	f6 07       	cpc	r31, r22
     180:	f6 07       	cpc	r31, r22
     182:	f6 07       	cpc	r31, r22
     184:	e1 07       	cpc	r30, r17

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 ef       	ldi	r30, 0xF8	; 248
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 38       	cpi	r26, 0x8C	; 140
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	24 e0       	ldi	r18, 0x04	; 4
     1b2:	ac e8       	ldi	r26, 0x8C	; 140
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ae 3c       	cpi	r26, 0xCE	; 206
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	87 d3       	rcall	.+1806   	; 0x8d0 <main>
     1c2:	0c 94 7a 0b 	jmp	0x16f4	; 0x16f4 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <__vector_3>:
	for (uint8_t i = 0; i < msg.length; ++i)
	{
		fprintf(&uart_out, "%x ", msg.data[i]);
	}
	fprintf(&uart_out, "\n");
}
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
     1d2:	0b b6       	in	r0, 0x3b	; 59
     1d4:	0f 92       	push	r0
     1d6:	df 92       	push	r13
     1d8:	ef 92       	push	r14
     1da:	ff 92       	push	r15
     1dc:	0f 93       	push	r16
     1de:	1f 93       	push	r17
     1e0:	2f 93       	push	r18
     1e2:	3f 93       	push	r19
     1e4:	4f 93       	push	r20
     1e6:	5f 93       	push	r21
     1e8:	6f 93       	push	r22
     1ea:	7f 93       	push	r23
     1ec:	8f 93       	push	r24
     1ee:	9f 93       	push	r25
     1f0:	af 93       	push	r26
     1f2:	bf 93       	push	r27
     1f4:	ef 93       	push	r30
     1f6:	ff 93       	push	r31
     1f8:	cf 93       	push	r28
     1fa:	df 93       	push	r29
     1fc:	cd b7       	in	r28, 0x3d	; 61
     1fe:	de b7       	in	r29, 0x3e	; 62
     200:	2e 97       	sbiw	r28, 0x0e	; 14
     202:	de bf       	out	0x3e, r29	; 62
     204:	cd bf       	out	0x3d, r28	; 61
     206:	19 82       	std	Y+1, r1	; 0x01
     208:	80 e6       	ldi	r24, 0x60	; 96
     20a:	8a 83       	std	Y+2, r24	; 0x02
     20c:	80 e9       	ldi	r24, 0x90	; 144
     20e:	8b 83       	std	Y+3, r24	; 0x03
     210:	81 e0       	ldi	r24, 0x01	; 1
     212:	8c 83       	std	Y+4, r24	; 0x04
     214:	27 d3       	rcall	.+1614   	; 0x864 <mcp_readstatus>
     216:	81 ff       	sbrs	r24, 1
     218:	08 c0       	rjmp	.+16     	; 0x22a <__vector_3+0x62>
     21a:	81 e0       	ldi	r24, 0x01	; 1
     21c:	89 83       	std	Y+1, r24	; 0x01
     21e:	80 e7       	ldi	r24, 0x70	; 112
     220:	8a 83       	std	Y+2, r24	; 0x02
     222:	84 e9       	ldi	r24, 0x94	; 148
     224:	8b 83       	std	Y+3, r24	; 0x03
     226:	82 e0       	ldi	r24, 0x02	; 2
     228:	8c 83       	std	Y+4, r24	; 0x04
     22a:	fe 01       	movw	r30, r28
     22c:	35 96       	adiw	r30, 0x05	; 5
     22e:	8a e0       	ldi	r24, 0x0A	; 10
     230:	df 01       	movw	r26, r30
     232:	1d 92       	st	X+, r1
     234:	8a 95       	dec	r24
     236:	e9 f7       	brne	.-6      	; 0x232 <__vector_3+0x6a>
     238:	8a 81       	ldd	r24, Y+2	; 0x02
     23a:	85 66       	ori	r24, 0x65	; 101
     23c:	e6 d2       	rcall	.+1484   	; 0x80a <mcp_read>
     23e:	8f 70       	andi	r24, 0x0F	; 15
     240:	e8 2e       	mov	r14, r24
     242:	14 d6       	rcall	.+3112   	; 0xe6c <spi_ss_low>
     244:	8b 81       	ldd	r24, Y+3	; 0x03
     246:	1d d6       	rcall	.+3130   	; 0xe82 <spi_transmit>
     248:	80 e0       	ldi	r24, 0x00	; 0
     24a:	1b d6       	rcall	.+3126   	; 0xe82 <spi_transmit>
     24c:	d8 2e       	mov	r13, r24
     24e:	10 d6       	rcall	.+3104   	; 0xe70 <spi_ss_high>
     250:	0d d6       	rcall	.+3098   	; 0xe6c <spi_ss_low>
     252:	8b 81       	ldd	r24, Y+3	; 0x03
     254:	82 60       	ori	r24, 0x02	; 2
     256:	15 d6       	rcall	.+3114   	; 0xe82 <spi_transmit>
     258:	ee 20       	and	r14, r14
     25a:	61 f0       	breq	.+24     	; 0x274 <__vector_3+0xac>
     25c:	8e 01       	movw	r16, r28
     25e:	09 5f       	subi	r16, 0xF9	; 249
     260:	1f 4f       	sbci	r17, 0xFF	; 255
     262:	f1 2c       	mov	r15, r1
     264:	80 e0       	ldi	r24, 0x00	; 0
     266:	0d d6       	rcall	.+3098   	; 0xe82 <spi_transmit>
     268:	f8 01       	movw	r30, r16
     26a:	81 93       	st	Z+, r24
     26c:	8f 01       	movw	r16, r30
     26e:	f3 94       	inc	r15
     270:	fe 10       	cpse	r15, r14
     272:	f8 cf       	rjmp	.-16     	; 0x264 <__vector_3+0x9c>
     274:	fd d5       	rcall	.+3066   	; 0xe70 <spi_ss_high>
     276:	89 81       	ldd	r24, Y+1	; 0x01
     278:	e9 81       	ldd	r30, Y+1	; 0x01
     27a:	f0 e0       	ldi	r31, 0x00	; 0
     27c:	e2 57       	subi	r30, 0x72	; 114
     27e:	fc 4f       	sbci	r31, 0xFC	; 252
     280:	20 81       	ld	r18, Z
     282:	30 e0       	ldi	r19, 0x00	; 0
     284:	dd 82       	std	Y+5, r13	; 0x05
     286:	ee 82       	std	Y+6, r14	; 0x06
     288:	d9 01       	movw	r26, r18
     28a:	aa 0f       	add	r26, r26
     28c:	bb 1f       	adc	r27, r27
     28e:	22 0f       	add	r18, r18
     290:	33 1f       	adc	r19, r19
     292:	22 0f       	add	r18, r18
     294:	33 1f       	adc	r19, r19
     296:	22 0f       	add	r18, r18
     298:	33 1f       	adc	r19, r19
     29a:	a2 0f       	add	r26, r18
     29c:	b3 1f       	adc	r27, r19
     29e:	f0 e5       	ldi	r31, 0x50	; 80
     2a0:	8f 9f       	mul	r24, r31
     2a2:	a0 0d       	add	r26, r0
     2a4:	b1 1d       	adc	r27, r1
     2a6:	11 24       	eor	r1, r1
     2a8:	a0 57       	subi	r26, 0x70	; 112
     2aa:	bc 4f       	sbci	r27, 0xFC	; 252
     2ac:	8a e0       	ldi	r24, 0x0A	; 10
     2ae:	fe 01       	movw	r30, r28
     2b0:	35 96       	adiw	r30, 0x05	; 5
     2b2:	01 90       	ld	r0, Z+
     2b4:	0d 92       	st	X+, r0
     2b6:	8a 95       	dec	r24
     2b8:	e1 f7       	brne	.-8      	; 0x2b2 <__vector_3+0xea>
     2ba:	e9 81       	ldd	r30, Y+1	; 0x01
     2bc:	f0 e0       	ldi	r31, 0x00	; 0
     2be:	a9 81       	ldd	r26, Y+1	; 0x01
     2c0:	b0 e0       	ldi	r27, 0x00	; 0
     2c2:	a2 57       	subi	r26, 0x72	; 114
     2c4:	bc 4f       	sbci	r27, 0xFC	; 252
     2c6:	8c 91       	ld	r24, X
     2c8:	90 e0       	ldi	r25, 0x00	; 0
     2ca:	01 96       	adiw	r24, 0x01	; 1
     2cc:	87 70       	andi	r24, 0x07	; 7
     2ce:	90 78       	andi	r25, 0x80	; 128
     2d0:	e2 57       	subi	r30, 0x72	; 114
     2d2:	fc 4f       	sbci	r31, 0xFC	; 252
     2d4:	80 83       	st	Z, r24
     2d6:	6c 81       	ldd	r22, Y+4	; 0x04
     2d8:	40 e0       	ldi	r20, 0x00	; 0
     2da:	8c e2       	ldi	r24, 0x2C	; 44
     2dc:	ce d2       	rcall	.+1436   	; 0x87a <mcp_bitmodify>
     2de:	2e 96       	adiw	r28, 0x0e	; 14
     2e0:	0f b6       	in	r0, 0x3f	; 63
     2e2:	f8 94       	cli
     2e4:	de bf       	out	0x3e, r29	; 62
     2e6:	0f be       	out	0x3f, r0	; 63
     2e8:	cd bf       	out	0x3d, r28	; 61
     2ea:	df 91       	pop	r29
     2ec:	cf 91       	pop	r28
     2ee:	ff 91       	pop	r31
     2f0:	ef 91       	pop	r30
     2f2:	bf 91       	pop	r27
     2f4:	af 91       	pop	r26
     2f6:	9f 91       	pop	r25
     2f8:	8f 91       	pop	r24
     2fa:	7f 91       	pop	r23
     2fc:	6f 91       	pop	r22
     2fe:	5f 91       	pop	r21
     300:	4f 91       	pop	r20
     302:	3f 91       	pop	r19
     304:	2f 91       	pop	r18
     306:	1f 91       	pop	r17
     308:	0f 91       	pop	r16
     30a:	ff 90       	pop	r15
     30c:	ef 90       	pop	r14
     30e:	df 90       	pop	r13
     310:	0f 90       	pop	r0
     312:	0b be       	out	0x3b, r0	; 59
     314:	0f 90       	pop	r0
     316:	0f be       	out	0x3f, r0	; 63
     318:	0f 90       	pop	r0
     31a:	1f 90       	pop	r1
     31c:	18 95       	reti

0000031e <can_init>:
     31e:	c1 d2       	rcall	.+1410   	; 0x8a2 <mcp_init>
     320:	43 e0       	ldi	r20, 0x03	; 3
     322:	63 e0       	ldi	r22, 0x03	; 3
     324:	8b e2       	ldi	r24, 0x2B	; 43
     326:	a9 d2       	rcall	.+1362   	; 0x87a <mcp_bitmodify>
     328:	ea 9a       	sbi	0x1d, 2	; 29
     32a:	50 98       	cbi	0x0a, 0	; 10
     32c:	08 95       	ret

0000032e <can_send>:
 * Send message on can bus using the specified tx hardware buffer.
 * @param msg Msg to send on bus
 * @param tx_buffer_select Tx buffer to put the message into. 
 */
void can_send(can_msg_t msg, uint8_t tx_buffer_select)
{
     32e:	df 92       	push	r13
     330:	ef 92       	push	r14
     332:	ff 92       	push	r15
     334:	0f 93       	push	r16
     336:	1f 93       	push	r17
     338:	cf 93       	push	r28
     33a:	df 93       	push	r29
     33c:	cd b7       	in	r28, 0x3d	; 61
     33e:	de b7       	in	r29, 0x3e	; 62
     340:	2a 97       	sbiw	r28, 0x0a	; 10
     342:	0f b6       	in	r0, 0x3f	; 63
     344:	f8 94       	cli
     346:	de bf       	out	0x3e, r29	; 62
     348:	0f be       	out	0x3f, r0	; 63
     34a:	cd bf       	out	0x3d, r28	; 61
     34c:	09 83       	std	Y+1, r16	; 0x01
     34e:	d1 2e       	mov	r13, r17
     350:	1a 83       	std	Y+2, r17	; 0x02
     352:	2b 83       	std	Y+3, r18	; 0x03
     354:	3c 83       	std	Y+4, r19	; 0x04
     356:	4d 83       	std	Y+5, r20	; 0x05
     358:	5e 83       	std	Y+6, r21	; 0x06
     35a:	6f 83       	std	Y+7, r22	; 0x07
     35c:	78 87       	std	Y+8, r23	; 0x08
     35e:	89 87       	std	Y+9, r24	; 0x09
     360:	9a 87       	std	Y+10, r25	; 0x0a
	*/
	//TODO(rendellc): find out which option (above or below) is best
	// NOTE: Below is 40 bytes more space efficient
	uint8_t MCP_TXBn = MCP_TXB0;
	uint8_t MCP_LOAD_TXn = MCP_LOAD_TX0;
	switch (tx_buffer_select)
     362:	81 e0       	ldi	r24, 0x01	; 1
     364:	e8 16       	cp	r14, r24
     366:	49 f0       	breq	.+18     	; 0x37a <can_send+0x4c>
     368:	e2 e0       	ldi	r30, 0x02	; 2
     36a:	ee 16       	cp	r14, r30
     36c:	19 f0       	breq	.+6      	; 0x374 <can_send+0x46>
							   +  MCP_LOAD_TX2 * (tx_buffer_select==2);
	*/
	//TODO(rendellc): find out which option (above or below) is best
	// NOTE: Below is 40 bytes more space efficient
	uint8_t MCP_TXBn = MCP_TXB0;
	uint8_t MCP_LOAD_TXn = MCP_LOAD_TX0;
     36e:	00 e4       	ldi	r16, 0x40	; 64
							   +  MCP_LOAD_TX1 * (tx_buffer_select==1)
							   +  MCP_LOAD_TX2 * (tx_buffer_select==2);
	*/
	//TODO(rendellc): find out which option (above or below) is best
	// NOTE: Below is 40 bytes more space efficient
	uint8_t MCP_TXBn = MCP_TXB0;
     370:	10 e3       	ldi	r17, 0x30	; 48
     372:	05 c0       	rjmp	.+10     	; 0x37e <can_send+0x50>
		MCP_TXBn = MCP_TXB1;
		MCP_LOAD_TXn = MCP_LOAD_TX1;
		break;
		case 2:
		MCP_TXBn = MCP_TXB2;
		MCP_LOAD_TXn = MCP_LOAD_TX2;
     374:	04 e4       	ldi	r16, 0x44	; 68
		case 1:
		MCP_TXBn = MCP_TXB1;
		MCP_LOAD_TXn = MCP_LOAD_TX1;
		break;
		case 2:
		MCP_TXBn = MCP_TXB2;
     376:	10 e5       	ldi	r17, 0x50	; 80
		MCP_LOAD_TXn = MCP_LOAD_TX2;
		break;
     378:	02 c0       	rjmp	.+4      	; 0x37e <can_send+0x50>
		MCP_TXBn = MCP_TXB0;
		MCP_LOAD_TXn = MCP_LOAD_TX0;
		break;
		case 1:
		MCP_TXBn = MCP_TXB1;
		MCP_LOAD_TXn = MCP_LOAD_TX1;
     37a:	02 e4       	ldi	r16, 0x42	; 66
		case 0:
		MCP_TXBn = MCP_TXB0;
		MCP_LOAD_TXn = MCP_LOAD_TX0;
		break;
		case 1:
		MCP_TXBn = MCP_TXB1;
     37c:	10 e4       	ldi	r17, 0x40	; 64
		break;
	}
	//fprintf(&uart_out, "MCP_TXBn=%x\tMCP_LOAD_TXn=%x\n", MCP_TXBn, MCP_LOAD_TXn);
	
	// set tx length
	mcp_write(MCP_TXBn | MCP_TXBnDLC, msg.length);
     37e:	6d 2d       	mov	r22, r13
     380:	81 2f       	mov	r24, r17
     382:	85 60       	ori	r24, 0x05	; 5
     384:	50 d2       	rcall	.+1184   	; 0x826 <mcp_write>
	
	// write sid
	mcp_write(MCP_TXBn | MCP_TXBnSIDL, 0x00);		// use only SIDH
     386:	60 e0       	ldi	r22, 0x00	; 0
     388:	81 2f       	mov	r24, r17
     38a:	82 60       	ori	r24, 0x02	; 2
     38c:	4c d2       	rcall	.+1176   	; 0x826 <mcp_write>
	mcp_write(MCP_TXBn | MCP_TXBnSIDH , msg.sid);
     38e:	69 81       	ldd	r22, Y+1	; 0x01
     390:	81 2f       	mov	r24, r17
     392:	81 60       	ori	r24, 0x01	; 1
     394:	48 d2       	rcall	.+1168   	; 0x826 <mcp_write>
	
	// write data
	spi_ss_low();
     396:	6a d5       	rcall	.+2772   	; 0xe6c <spi_ss_low>
	spi_transmit(MCP_LOAD_TXn | 0x01); //TODO: add define to explain
     398:	80 2f       	mov	r24, r16
     39a:	81 60       	ori	r24, 0x01	; 1
     39c:	72 d5       	rcall	.+2788   	; 0xe82 <spi_transmit>
	for (uint8_t i = 0; i < msg.length; ++i)
     39e:	dd 20       	and	r13, r13
     3a0:	59 f0       	breq	.+22     	; 0x3b8 <can_send+0x8a>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0d 5f       	subi	r16, 0xFD	; 253
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	f1 2c       	mov	r15, r1
	{
		spi_transmit(msg.data[i]);
     3aa:	f8 01       	movw	r30, r16
     3ac:	81 91       	ld	r24, Z+
     3ae:	8f 01       	movw	r16, r30
     3b0:	68 d5       	rcall	.+2768   	; 0xe82 <spi_transmit>
	mcp_write(MCP_TXBn | MCP_TXBnSIDH , msg.sid);
	
	// write data
	spi_ss_low();
	spi_transmit(MCP_LOAD_TXn | 0x01); //TODO: add define to explain
	for (uint8_t i = 0; i < msg.length; ++i)
     3b2:	f3 94       	inc	r15
     3b4:	fd 10       	cpse	r15, r13
     3b6:	f9 cf       	rjmp	.-14     	; 0x3aa <can_send+0x7c>
	{
		spi_transmit(msg.data[i]);
	}
	spi_ss_high();
     3b8:	5b d5       	rcall	.+2742   	; 0xe70 <spi_ss_high>
	
	mcp_rts(tx_buffer_select);
     3ba:	8e 2d       	mov	r24, r14
     3bc:	43 d2       	rcall	.+1158   	; 0x844 <mcp_rts>
	
}
     3be:	2a 96       	adiw	r28, 0x0a	; 10
     3c0:	0f b6       	in	r0, 0x3f	; 63
     3c2:	f8 94       	cli
     3c4:	de bf       	out	0x3e, r29	; 62
     3c6:	0f be       	out	0x3f, r0	; 63
     3c8:	cd bf       	out	0x3d, r28	; 61
     3ca:	df 91       	pop	r29
     3cc:	cf 91       	pop	r28
     3ce:	1f 91       	pop	r17
     3d0:	0f 91       	pop	r16
     3d2:	ff 90       	pop	r15
     3d4:	ef 90       	pop	r14
     3d6:	df 90       	pop	r13
     3d8:	08 95       	ret

000003da <can_read_buffer>:
 * @param rx_buffer_select 0 or 1, which buffer too read from. Undefined behaviour for other values.
 * @return return the oldest message in the buffer. If buffer is empty, then returned
 * 		   message will have SID = MSG_INVALID and length=0. 
 */
can_msg_t can_read_buffer(uint8_t rx_buffer_select)
{
     3da:	cf 93       	push	r28
     3dc:	df 93       	push	r29
	const uint8_t n = rx_buffer_select; // not different but just a shorter variable name
	
	can_msg_t msg = {};
     3de:	2a e0       	ldi	r18, 0x0A	; 10
     3e0:	fc 01       	movw	r30, r24
     3e2:	11 92       	st	Z+, r1
     3e4:	2a 95       	dec	r18
     3e6:	e9 f7       	brne	.-6      	; 0x3e2 <can_read_buffer+0x8>
	
	if (rx_head[n] != rx_tail[n])
     3e8:	70 e0       	ldi	r23, 0x00	; 0
     3ea:	fb 01       	movw	r30, r22
     3ec:	e2 57       	subi	r30, 0x72	; 114
     3ee:	fc 4f       	sbci	r31, 0xFC	; 252
     3f0:	30 81       	ld	r19, Z
     3f2:	fb 01       	movw	r30, r22
     3f4:	e4 57       	subi	r30, 0x74	; 116
     3f6:	fc 4f       	sbci	r31, 0xFC	; 252
     3f8:	20 81       	ld	r18, Z
     3fa:	32 17       	cp	r19, r18
     3fc:	41 f1       	breq	.+80     	; 0x44e <can_read_buffer+0x74>
	{
		msg = rx_buffer[n][rx_tail[n]];
     3fe:	ef 01       	movw	r28, r30
     400:	20 81       	ld	r18, Z
     402:	30 e0       	ldi	r19, 0x00	; 0
     404:	f9 01       	movw	r30, r18
     406:	ee 0f       	add	r30, r30
     408:	ff 1f       	adc	r31, r31
     40a:	22 0f       	add	r18, r18
     40c:	33 1f       	adc	r19, r19
     40e:	22 0f       	add	r18, r18
     410:	33 1f       	adc	r19, r19
     412:	22 0f       	add	r18, r18
     414:	33 1f       	adc	r19, r19
     416:	e2 0f       	add	r30, r18
     418:	f3 1f       	adc	r31, r19
     41a:	20 e5       	ldi	r18, 0x50	; 80
     41c:	26 9f       	mul	r18, r22
     41e:	a0 01       	movw	r20, r0
     420:	27 9f       	mul	r18, r23
     422:	50 0d       	add	r21, r0
     424:	11 24       	eor	r1, r1
     426:	e4 0f       	add	r30, r20
     428:	f5 1f       	adc	r31, r21
     42a:	e0 57       	subi	r30, 0x70	; 112
     42c:	fc 4f       	sbci	r31, 0xFC	; 252
     42e:	2a e0       	ldi	r18, 0x0A	; 10
     430:	dc 01       	movw	r26, r24
     432:	01 90       	ld	r0, Z+
     434:	0d 92       	st	X+, r0
     436:	2a 95       	dec	r18
     438:	e1 f7       	brne	.-8      	; 0x432 <can_read_buffer+0x58>
     43a:	fc 01       	movw	r30, r24
     43c:	40 81       	ld	r20, Z
		rx_tail[n] = (rx_tail[n] + 1)%RX_BUFFER_MAX;
     43e:	28 81       	ld	r18, Y
     440:	30 e0       	ldi	r19, 0x00	; 0
     442:	2f 5f       	subi	r18, 0xFF	; 255
     444:	3f 4f       	sbci	r19, 0xFF	; 255
     446:	27 70       	andi	r18, 0x07	; 7
     448:	30 78       	andi	r19, 0x80	; 128
     44a:	28 83       	st	Y, r18
     44c:	01 c0       	rjmp	.+2      	; 0x450 <can_read_buffer+0x76>
	} else{
		msg.sid = can_INVALID;
     44e:	40 e0       	ldi	r20, 0x00	; 0
	}
		
	return msg;
     450:	fc 01       	movw	r30, r24
     452:	40 83       	st	Z, r20
}
     454:	df 91       	pop	r29
     456:	cf 91       	pop	r28
     458:	08 95       	ret

0000045a <dac_init>:
/**
 * Initialize DAC and I2C on PortD pin 0 and 1. 
 */
void dac_init(void){
	
	DDRD |= (1 << PD0 | 1 << PD1); // set up scl, sda as output pins
     45a:	8a b1       	in	r24, 0x0a	; 10
     45c:	83 60       	ori	r24, 0x03	; 3
     45e:	8a b9       	out	0x0a, r24	; 10
	
	
	#ifdef UART_H_
	fprintf(&uart_out, "i2c...dac...");
     460:	23 e0       	ldi	r18, 0x03	; 3
     462:	32 e0       	ldi	r19, 0x02	; 2
     464:	4c e0       	ldi	r20, 0x0C	; 12
     466:	50 e0       	ldi	r21, 0x00	; 0
     468:	61 e0       	ldi	r22, 0x01	; 1
     46a:	70 e0       	ldi	r23, 0x00	; 0
     46c:	81 e1       	ldi	r24, 0x11	; 17
     46e:	92 e0       	ldi	r25, 0x02	; 2
     470:	9d c6       	rjmp	.+3386   	; 0x11ac <fwrite>
     472:	08 95       	ret

00000474 <dac_output>:
}

/**
 * Command DAC to output specified voltage. 
 */
void dac_output(uint8_t voltage){
     474:	cf 93       	push	r28
     476:	df 93       	push	r29
     478:	00 d0       	rcall	.+0      	; 0x47a <dac_output+0x6>
     47a:	cd b7       	in	r28, 0x3d	; 61
     47c:	de b7       	in	r29, 0x3e	; 62
	
	
	
	uint8_t msg[3] = {};
     47e:	19 82       	std	Y+1, r1	; 0x01
     480:	1a 82       	std	Y+2, r1	; 0x02
     482:	1b 82       	std	Y+3, r1	; 0x03
	
	msg[0] = 0b01010000; //
     484:	90 e5       	ldi	r25, 0x50	; 80
     486:	99 83       	std	Y+1, r25	; 0x01
	msg[1] = DAC_CMD_OUTPUT;
	
	// handle overflow / invalid input 
	if (voltage >= 128){
     488:	88 23       	and	r24, r24
     48a:	1c f4       	brge	.+6      	; 0x492 <dac_output+0x1e>
		msg[2] = 255;
     48c:	8f ef       	ldi	r24, 0xFF	; 255
     48e:	8b 83       	std	Y+3, r24	; 0x03
     490:	02 c0       	rjmp	.+4      	; 0x496 <dac_output+0x22>
	} 
	else{
		msg[2] = 2*voltage; // convert range from 0-127 to 0-255 (almost 0-255)	
     492:	88 0f       	add	r24, r24
     494:	8b 83       	std	Y+3, r24	; 0x03

	#ifdef UART_H_
	//fprintf(&uart_out, "voltage out [0-255]: %u\n", msg[2]);
	#endif
	
	TWI_Start_Transceiver_With_Data(msg, 3);
     496:	63 e0       	ldi	r22, 0x03	; 3
     498:	ce 01       	movw	r24, r28
     49a:	01 96       	adiw	r24, 0x01	; 1
     49c:	02 d5       	rcall	.+2564   	; 0xea2 <TWI_Start_Transceiver_With_Data>
}
     49e:	0f 90       	pop	r0
     4a0:	0f 90       	pop	r0
     4a2:	0f 90       	pop	r0
     4a4:	df 91       	pop	r29
     4a6:	cf 91       	pop	r28
     4a8:	08 95       	ret

000004aa <game_init>:
	game_tick();

}


void game_init(){
     4aa:	1f 93       	push	r17
     4ac:	cf 93       	push	r28
     4ae:	df 93       	push	r29
	
	// set up interrupt
	TCCR3A |= (1 << COM3A1); //| (1 << FOC3A); // CTC, Top=OCR3A
     4b0:	e0 e9       	ldi	r30, 0x90	; 144
     4b2:	f0 e0       	ldi	r31, 0x00	; 0
     4b4:	80 81       	ld	r24, Z
     4b6:	80 68       	ori	r24, 0x80	; 128
     4b8:	80 83       	st	Z, r24
	
	// prescaler=1024 and OCR3A=128 gives frequency of 60 Hz
	TCCR3B |= (1 << WGM32) | (1 << CS32) | (1 << CS30);
     4ba:	e1 e9       	ldi	r30, 0x91	; 145
     4bc:	f0 e0       	ldi	r31, 0x00	; 0
     4be:	80 81       	ld	r24, Z
     4c0:	8d 60       	ori	r24, 0x0D	; 13
     4c2:	80 83       	st	Z, r24
	OCR3A = 1000; //128; // 30 Hz
     4c4:	88 ee       	ldi	r24, 0xE8	; 232
     4c6:	93 e0       	ldi	r25, 0x03	; 3
     4c8:	90 93 99 00 	sts	0x0099, r25
     4cc:	80 93 98 00 	sts	0x0098, r24
	
	TIMSK3 |= (1 << OCIE3A);
     4d0:	e1 e7       	ldi	r30, 0x71	; 113
     4d2:	f0 e0       	ldi	r31, 0x00	; 0
     4d4:	80 81       	ld	r24, Z
     4d6:	82 60       	ori	r24, 0x02	; 2
     4d8:	80 83       	st	Z, r24
     4da:	1f ef       	ldi	r17, 0xFF	; 255
	
	
	
	// calibrate ir
	uint16_t ir_sum = 0;
     4dc:	c0 e0       	ldi	r28, 0x00	; 0
     4de:	d0 e0       	ldi	r29, 0x00	; 0
	for (uint8_t i = -1; i; --i){
		ir_sum += ir_read();
     4e0:	79 d1       	rcall	.+754    	; 0x7d4 <ir_read>
     4e2:	c8 0f       	add	r28, r24
     4e4:	d9 1f       	adc	r29, r25
     4e6:	11 50       	subi	r17, 0x01	; 1
	
	
	
	// calibrate ir
	uint16_t ir_sum = 0;
	for (uint8_t i = -1; i; --i){
     4e8:	d9 f7       	brne	.-10     	; 0x4e0 <game_init+0x36>
		ir_sum += ir_read();
	}
	uint16_t ir_avg = ir_sum/256;
	
	ball_dropped_threshold = 4*ir_avg/8;
     4ea:	cd 2f       	mov	r28, r29
     4ec:	dd 27       	eor	r29, r29
     4ee:	c6 95       	lsr	r28
     4f0:	c0 93 00 02 	sts	0x0200, r28
     4f4:	dd 27       	eor	r29, r29
	//ball_picked_up_threshold = 3*ir_avg/4;
	
	fprintf(&uart_out, "drop(%u)\n", ball_dropped_threshold);//, ball_picked_up_threshold);
     4f6:	df 93       	push	r29
     4f8:	cf 93       	push	r28
     4fa:	8e e1       	ldi	r24, 0x1E	; 30
     4fc:	92 e0       	ldi	r25, 0x02	; 2
     4fe:	9f 93       	push	r25
     500:	8f 93       	push	r24
     502:	83 e0       	ldi	r24, 0x03	; 3
     504:	92 e0       	ldi	r25, 0x02	; 2
     506:	9f 93       	push	r25
     508:	8f 93       	push	r24
     50a:	0f d6       	rcall	.+3102   	; 0x112a <fprintf>
     50c:	0f 90       	pop	r0
     50e:	0f 90       	pop	r0
     510:	0f 90       	pop	r0
     512:	0f 90       	pop	r0
     514:	0f 90       	pop	r0
     516:	0f 90       	pop	r0
}
     518:	df 91       	pop	r29
     51a:	cf 91       	pop	r28
     51c:	1f 91       	pop	r17
     51e:	08 95       	ret

00000520 <game_update_ball_dropped>:
}


void game_update_ball_dropped(){
	// check if ball has been dropped
	uint16_t light_level = ir_read();
     520:	59 d1       	rcall	.+690    	; 0x7d4 <ir_read>
	
    if (!ball_dropped && light_level < ball_dropped_threshold){
     522:	20 91 31 04 	lds	r18, 0x0431
     526:	21 11       	cpse	r18, r1
     528:	12 c0       	rjmp	.+36     	; 0x54e <game_update_ball_dropped+0x2e>
     52a:	20 91 00 02 	lds	r18, 0x0200
     52e:	30 e0       	ldi	r19, 0x00	; 0
     530:	82 17       	cp	r24, r18
     532:	93 07       	cpc	r25, r19
     534:	60 f4       	brcc	.+24     	; 0x54e <game_update_ball_dropped+0x2e>
		fprintf(&uart_out, "ball dropped\n");
     536:	23 e0       	ldi	r18, 0x03	; 3
     538:	32 e0       	ldi	r19, 0x02	; 2
     53a:	4d e0       	ldi	r20, 0x0D	; 13
     53c:	50 e0       	ldi	r21, 0x00	; 0
     53e:	61 e0       	ldi	r22, 0x01	; 1
     540:	70 e0       	ldi	r23, 0x00	; 0
     542:	88 e2       	ldi	r24, 0x28	; 40
     544:	92 e0       	ldi	r25, 0x02	; 2
     546:	32 d6       	rcall	.+3172   	; 0x11ac <fwrite>
		ball_dropped = TRUE;
     548:	81 e0       	ldi	r24, 0x01	; 1
     54a:	80 93 31 04 	sts	0x0431, r24
     54e:	08 95       	ret

00000550 <game_tick>:


/** 
 * Run one iteration of game loop. 
 */
void game_tick(){
     550:	6f 92       	push	r6
     552:	7f 92       	push	r7
     554:	8f 92       	push	r8
     556:	9f 92       	push	r9
     558:	af 92       	push	r10
     55a:	bf 92       	push	r11
     55c:	cf 92       	push	r12
     55e:	df 92       	push	r13
     560:	ef 92       	push	r14
     562:	ff 92       	push	r15
     564:	0f 93       	push	r16
     566:	1f 93       	push	r17
     568:	cf 93       	push	r28
     56a:	df 93       	push	r29
     56c:	cd b7       	in	r28, 0x3d	; 61
     56e:	de b7       	in	r29, 0x3e	; 62
     570:	64 97       	sbiw	r28, 0x14	; 20
     572:	0f b6       	in	r0, 0x3f	; 63
     574:	f8 94       	cli
     576:	de bf       	out	0x3e, r29	; 62
     578:	0f be       	out	0x3f, r0	; 63
     57a:	cd bf       	out	0x3d, r28	; 61
	
	game_update_ball_dropped();
     57c:	d1 df       	rcall	.-94     	; 0x520 <game_update_ball_dropped>
	
	// Handle all messages on the can buffer
	can_msg_t msg = can_read_buffer(0);
     57e:	60 e0       	ldi	r22, 0x00	; 0
     580:	ce 01       	movw	r24, r28
     582:	01 96       	adiw	r24, 0x01	; 1
     584:	2a df       	rcall	.-428    	; 0x3da <can_read_buffer>
     586:	99 81       	ldd	r25, Y+1	; 0x01
     588:	3b 81       	ldd	r19, Y+3	; 0x03
     58a:	1c 81       	ldd	r17, Y+4	; 0x04
     58c:	4e 81       	ldd	r20, Y+6	; 0x06
	can_msg_t ack_msg = {0,0,{}};
     58e:	fe 01       	movw	r30, r28
     590:	3b 96       	adiw	r30, 0x0b	; 11
     592:	8a e0       	ldi	r24, 0x0A	; 10
     594:	df 01       	movw	r26, r30
     596:	1d 92       	st	X+, r1
     598:	8a 95       	dec	r24
     59a:	e9 f7       	brne	.-6      	; 0x596 <game_tick+0x46>
	
	while (msg.sid != can_INVALID){
     59c:	99 23       	and	r25, r25
     59e:	09 f4       	brne	.+2      	; 0x5a2 <game_tick+0x52>
     5a0:	c8 c0       	rjmp	.+400    	; 0x732 <game_tick+0x1e2>
			default:
				fprintf(&uart_out, "ignored cmd %u\n", msg.cmd_specifier);
			}
		} 
		else {
			fprintf(&uart_out, "non-command received %u\n", msg.sid);
     5a2:	0f 2e       	mov	r0, r31
     5a4:	fe e8       	ldi	r31, 0x8E	; 142
     5a6:	af 2e       	mov	r10, r31
     5a8:	f2 e0       	ldi	r31, 0x02	; 2
     5aa:	bf 2e       	mov	r11, r31
     5ac:	f0 2d       	mov	r31, r0
     5ae:	0f 2e       	mov	r0, r31
     5b0:	f3 e0       	ldi	r31, 0x03	; 3
     5b2:	cf 2e       	mov	r12, r31
     5b4:	f2 e0       	ldi	r31, 0x02	; 2
     5b6:	df 2e       	mov	r13, r31
     5b8:	f0 2d       	mov	r31, r0
			
			break;
			case game_cmd_ACTION:{
				//fprintf(&uart_out, "action %i\n", (int8_t)msg.data[1]);
				uint8_t turn = 0;
				int8_t motor = 0;
     5ba:	f1 2c       	mov	r15, r1
				break;
				}			
				
			break;
			default:
				fprintf(&uart_out, "ignored cmd %u\n", msg.cmd_specifier);
     5bc:	0f 2e       	mov	r0, r31
     5be:	fe e7       	ldi	r31, 0x7E	; 126
     5c0:	8f 2e       	mov	r8, r31
     5c2:	f2 e0       	ldi	r31, 0x02	; 2
     5c4:	9f 2e       	mov	r9, r31
     5c6:	f0 2d       	mov	r31, r0
	
	while (msg.sid != can_INVALID){
		if (msg.sid == can_GAME_CMD){
			switch (msg.cmd_specifier){
			case game_cmd_CHECK_BALL_DROP:		
				ack_msg.sid = can_GAME_DATA;
     5c8:	68 94       	set
     5ca:	77 24       	eor	r7, r7
     5cc:	71 f8       	bld	r7, 1
				ack_msg.length = 2;
				ack_msg.cmd_specifier = game_cmd_CHECK_BALL_DROP;
     5ce:	0f 2e       	mov	r0, r31
     5d0:	fa e0       	ldi	r31, 0x0A	; 10
     5d2:	6f 2e       	mov	r6, r31
     5d4:	f0 2d       	mov	r31, r0
	// Handle all messages on the can buffer
	can_msg_t msg = can_read_buffer(0);
	can_msg_t ack_msg = {0,0,{}};
	
	while (msg.sid != can_INVALID){
		if (msg.sid == can_GAME_CMD){
     5d6:	91 30       	cpi	r25, 0x01	; 1
     5d8:	09 f0       	breq	.+2      	; 0x5dc <game_tick+0x8c>
     5da:	94 c0       	rjmp	.+296    	; 0x704 <game_tick+0x1b4>
			switch (msg.cmd_specifier){
     5dc:	3c 30       	cpi	r19, 0x0C	; 12
     5de:	51 f1       	breq	.+84     	; 0x634 <game_tick+0xe4>
     5e0:	30 f4       	brcc	.+12     	; 0x5ee <game_tick+0x9e>
     5e2:	3a 30       	cpi	r19, 0x0A	; 10
     5e4:	51 f0       	breq	.+20     	; 0x5fa <game_tick+0xaa>
     5e6:	3b 30       	cpi	r19, 0x0B	; 11
     5e8:	09 f4       	brne	.+2      	; 0x5ec <game_tick+0x9c>
     5ea:	4c c0       	rjmp	.+152    	; 0x684 <game_tick+0x134>
     5ec:	7d c0       	rjmp	.+250    	; 0x6e8 <game_tick+0x198>
     5ee:	3f 30       	cpi	r19, 0x0F	; 15
     5f0:	b1 f0       	breq	.+44     	; 0x61e <game_tick+0xce>
     5f2:	30 31       	cpi	r19, 0x10	; 16
     5f4:	09 f4       	brne	.+2      	; 0x5f8 <game_tick+0xa8>
     5f6:	57 c0       	rjmp	.+174    	; 0x6a6 <game_tick+0x156>
     5f8:	77 c0       	rjmp	.+238    	; 0x6e8 <game_tick+0x198>
			case game_cmd_CHECK_BALL_DROP:		
				ack_msg.sid = can_GAME_DATA;
     5fa:	7b 86       	std	Y+11, r7	; 0x0b
				ack_msg.length = 2;
     5fc:	7c 86       	std	Y+12, r7	; 0x0c
				ack_msg.cmd_specifier = game_cmd_CHECK_BALL_DROP;
     5fe:	6d 86       	std	Y+13, r6	; 0x0d
				ack_msg.cmd_data[0] = ball_dropped;
     600:	30 91 31 04 	lds	r19, 0x0431
     604:	3e 87       	std	Y+14, r19	; 0x0e
				
				can_send(ack_msg,0);
     606:	ef 2c       	mov	r14, r15
     608:	07 2d       	mov	r16, r7
     60a:	17 2d       	mov	r17, r7
     60c:	26 2d       	mov	r18, r6
     60e:	4f 85       	ldd	r20, Y+15	; 0x0f
     610:	58 89       	ldd	r21, Y+16	; 0x10
     612:	69 89       	ldd	r22, Y+17	; 0x11
     614:	7a 89       	ldd	r23, Y+18	; 0x12
     616:	8b 89       	ldd	r24, Y+19	; 0x13
     618:	9c 89       	ldd	r25, Y+20	; 0x14
     61a:	89 de       	rcall	.-750    	; 0x32e <can_send>
			
			break;
     61c:	80 c0       	rjmp	.+256    	; 0x71e <game_tick+0x1ce>
			case game_cmd_CHANGE_SETTING:
				fprintf(&uart_out, "change setting\n");
     61e:	96 01       	movw	r18, r12
     620:	4f e0       	ldi	r20, 0x0F	; 15
     622:	50 e0       	ldi	r21, 0x00	; 0
     624:	61 e0       	ldi	r22, 0x01	; 1
     626:	70 e0       	ldi	r23, 0x00	; 0
     628:	86 e3       	ldi	r24, 0x36	; 54
     62a:	92 e0       	ldi	r25, 0x02	; 2
     62c:	bf d5       	rcall	.+2942   	; 0x11ac <fwrite>
				game_setting = msg.cmd_data[0];
     62e:	10 93 01 02 	sts	0x0201, r17
			
			break;
     632:	75 c0       	rjmp	.+234    	; 0x71e <game_tick+0x1ce>
			case game_cmd_ACTION:{
				//fprintf(&uart_out, "action %i\n", (int8_t)msg.data[1]);
				uint8_t turn = 0;
				int8_t motor = 0;
				if (game_setting == game_setting_STANDARD){
     634:	80 91 01 02 	lds	r24, 0x0201
     638:	84 31       	cpi	r24, 0x14	; 20
     63a:	59 f4       	brne	.+22     	; 0x652 <game_tick+0x102>
					motor = msg.cmd_data[game_slider_index];
     63c:	e4 2e       	mov	r14, r20
					turn = TURN_MID + (int8_t)msg.cmd_data[game_joy_x_index]/2;
     63e:	01 2f       	mov	r16, r17
     640:	11 23       	and	r17, r17
     642:	14 f4       	brge	.+4      	; 0x648 <game_tick+0xf8>
     644:	01 e0       	ldi	r16, 0x01	; 1
     646:	01 0f       	add	r16, r17
     648:	05 95       	asr	r16
     64a:	0e 5c       	subi	r16, 0xCE	; 206
					motor_set_position((uint8_t)motor);
     64c:	84 2f       	mov	r24, r20
     64e:	5c d2       	rcall	.+1208   	; 0xb08 <motor_set_position>
     650:	0f c0       	rjmp	.+30     	; 0x670 <game_tick+0x120>
				}
				else if (game_setting == game_setting_ALTERNATIVE){	
     652:	85 31       	cpi	r24, 0x15	; 21
     654:	59 f4       	brne	.+22     	; 0x66c <game_tick+0x11c>
					motor = msg.cmd_data[game_slider_index];
     656:	e4 2e       	mov	r14, r20
					turn = TURN_MID + (int8_t)msg.cmd_data[game_joy_x_index]/2;
     658:	01 2f       	mov	r16, r17
     65a:	11 23       	and	r17, r17
     65c:	14 f4       	brge	.+4      	; 0x662 <game_tick+0x112>
     65e:	01 e0       	ldi	r16, 0x01	; 1
     660:	01 0f       	add	r16, r17
     662:	05 95       	asr	r16
     664:	0e 5c       	subi	r16, 0xCE	; 206
					motor_set_position((uint8_t)motor);
     666:	84 2f       	mov	r24, r20
     668:	4f d2       	rcall	.+1182   	; 0xb08 <motor_set_position>
     66a:	02 c0       	rjmp	.+4      	; 0x670 <game_tick+0x120>
			
			break;
			case game_cmd_ACTION:{
				//fprintf(&uart_out, "action %i\n", (int8_t)msg.data[1]);
				uint8_t turn = 0;
				int8_t motor = 0;
     66c:	ef 2c       	mov	r14, r15
				game_setting = msg.cmd_data[0];
			
			break;
			case game_cmd_ACTION:{
				//fprintf(&uart_out, "action %i\n", (int8_t)msg.data[1]);
				uint8_t turn = 0;
     66e:	0f 2d       	mov	r16, r15
					turn = (uint8_t)msg.cmd_data[game_slider_index];
					motor_set_speed(motor);
					*/
				}
				
				BOOL fire = msg.cmd_data[game_button_index];
     670:	1f 81       	ldd	r17, Y+7	; 0x07
				
				//fprintf(&uart_out, "%i\t%i\t%u\n", (int8_t)turn, (uint8_t)motor, fire);
				
				motor_set_position((uint8_t)motor);
     672:	8e 2d       	mov	r24, r14
     674:	49 d2       	rcall	.+1170   	; 0xb08 <motor_set_position>
				pwm_set_duty(turn);
     676:	80 2f       	mov	r24, r16
     678:	b4 d3       	rcall	.+1896   	; 0xde2 <pwm_set_duty>
				if (fire){
     67a:	11 23       	and	r17, r17
     67c:	09 f4       	brne	.+2      	; 0x680 <game_tick+0x130>
     67e:	4f c0       	rjmp	.+158    	; 0x71e <game_tick+0x1ce>
					solenoid_trigger();
     680:	ee d3       	rcall	.+2012   	; 0xe5e <solenoid_trigger>
     682:	4d c0       	rjmp	.+154    	; 0x71e <game_tick+0x1ce>
				}
				
			} break;
			case game_cmd_RESET_GAME:
				fprintf(&uart_out, "game reset\n");
     684:	96 01       	movw	r18, r12
     686:	4b e0       	ldi	r20, 0x0B	; 11
     688:	50 e0       	ldi	r21, 0x00	; 0
     68a:	61 e0       	ldi	r22, 0x01	; 1
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	86 e4       	ldi	r24, 0x46	; 70
     690:	92 e0       	ldi	r25, 0x02	; 2
     692:	8c d5       	rcall	.+2840   	; 0x11ac <fwrite>
				ball_dropped = FALSE;
     694:	f0 92 31 04 	sts	0x0431, r15
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     698:	8f e8       	ldi	r24, 0x8F	; 143
     69a:	91 e0       	ldi	r25, 0x01	; 1
     69c:	01 97       	sbiw	r24, 0x01	; 1
     69e:	f1 f7       	brne	.-4      	; 0x69c <game_tick+0x14c>
     6a0:	00 c0       	rjmp	.+0      	; 0x6a2 <game_tick+0x152>
     6a2:	00 00       	nop
     6a4:	3c c0       	rjmp	.+120    	; 0x71e <game_tick+0x1ce>
				_delay_us(100);
			break;
			case game_cmd_CHANGE_DIFFICULTY:
				
				switch (msg.cmd_data[0]){
     6a6:	16 31       	cpi	r17, 0x16	; 22
     6a8:	19 f0       	breq	.+6      	; 0x6b0 <game_tick+0x160>
     6aa:	17 31       	cpi	r17, 0x17	; 23
     6ac:	79 f0       	breq	.+30     	; 0x6cc <game_tick+0x17c>
     6ae:	37 c0       	rjmp	.+110    	; 0x71e <game_tick+0x1ce>
				case game_cmd_difficulty_STANDARD:
					motor_tune_regulator(2,1); 
     6b0:	61 e0       	ldi	r22, 0x01	; 1
     6b2:	70 e0       	ldi	r23, 0x00	; 0
     6b4:	82 e0       	ldi	r24, 0x02	; 2
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	ea d2       	rcall	.+1492   	; 0xc8e <motor_tune_regulator>
					fprintf(&uart_out, "standard difficulty\n");  
     6ba:	96 01       	movw	r18, r12
     6bc:	44 e1       	ldi	r20, 0x14	; 20
     6be:	50 e0       	ldi	r21, 0x00	; 0
     6c0:	61 e0       	ldi	r22, 0x01	; 1
     6c2:	70 e0       	ldi	r23, 0x00	; 0
     6c4:	82 e5       	ldi	r24, 0x52	; 82
     6c6:	92 e0       	ldi	r25, 0x02	; 2
     6c8:	71 d5       	rcall	.+2786   	; 0x11ac <fwrite>
				break;
     6ca:	29 c0       	rjmp	.+82     	; 0x71e <game_tick+0x1ce>
				case game_cmd_difficulty_IMPOSSIBLE: 
					motor_tune_regulator(1,2); 
     6cc:	62 e0       	ldi	r22, 0x02	; 2
     6ce:	70 e0       	ldi	r23, 0x00	; 0
     6d0:	81 e0       	ldi	r24, 0x01	; 1
     6d2:	90 e0       	ldi	r25, 0x00	; 0
     6d4:	dc d2       	rcall	.+1464   	; 0xc8e <motor_tune_regulator>
					fprintf(&uart_out, "impossible difficulty\n");
     6d6:	96 01       	movw	r18, r12
     6d8:	46 e1       	ldi	r20, 0x16	; 22
     6da:	50 e0       	ldi	r21, 0x00	; 0
     6dc:	61 e0       	ldi	r22, 0x01	; 1
     6de:	70 e0       	ldi	r23, 0x00	; 0
     6e0:	87 e6       	ldi	r24, 0x67	; 103
     6e2:	92 e0       	ldi	r25, 0x02	; 2
     6e4:	63 d5       	rcall	.+2758   	; 0x11ac <fwrite>
				break;
     6e6:	1b c0       	rjmp	.+54     	; 0x71e <game_tick+0x1ce>
				}			
				
			break;
			default:
				fprintf(&uart_out, "ignored cmd %u\n", msg.cmd_specifier);
     6e8:	1f 92       	push	r1
     6ea:	3f 93       	push	r19
     6ec:	9f 92       	push	r9
     6ee:	8f 92       	push	r8
     6f0:	df 92       	push	r13
     6f2:	cf 92       	push	r12
     6f4:	1a d5       	rcall	.+2612   	; 0x112a <fprintf>
     6f6:	0f 90       	pop	r0
     6f8:	0f 90       	pop	r0
     6fa:	0f 90       	pop	r0
     6fc:	0f 90       	pop	r0
     6fe:	0f 90       	pop	r0
     700:	0f 90       	pop	r0
     702:	0d c0       	rjmp	.+26     	; 0x71e <game_tick+0x1ce>
			}
		} 
		else {
			fprintf(&uart_out, "non-command received %u\n", msg.sid);
     704:	1f 92       	push	r1
     706:	9f 93       	push	r25
     708:	bf 92       	push	r11
     70a:	af 92       	push	r10
     70c:	df 92       	push	r13
     70e:	cf 92       	push	r12
     710:	0c d5       	rcall	.+2584   	; 0x112a <fprintf>
     712:	0f 90       	pop	r0
     714:	0f 90       	pop	r0
     716:	0f 90       	pop	r0
     718:	0f 90       	pop	r0
     71a:	0f 90       	pop	r0
     71c:	0f 90       	pop	r0
		}
		
		msg = can_read_buffer(0);
     71e:	6f 2d       	mov	r22, r15
     720:	ce 01       	movw	r24, r28
     722:	01 96       	adiw	r24, 0x01	; 1
     724:	5a de       	rcall	.-844    	; 0x3da <can_read_buffer>
     726:	99 81       	ldd	r25, Y+1	; 0x01
     728:	3b 81       	ldd	r19, Y+3	; 0x03
     72a:	1c 81       	ldd	r17, Y+4	; 0x04
     72c:	4e 81       	ldd	r20, Y+6	; 0x06
	
	// Handle all messages on the can buffer
	can_msg_t msg = can_read_buffer(0);
	can_msg_t ack_msg = {0,0,{}};
	
	while (msg.sid != can_INVALID){
     72e:	91 11       	cpse	r25, r1
     730:	52 cf       	rjmp	.-348    	; 0x5d6 <game_tick+0x86>
		
		msg = can_read_buffer(0);
	}
	
	//fprintf(&uart_out, "buffer cleared\n");
}
     732:	64 96       	adiw	r28, 0x14	; 20
     734:	0f b6       	in	r0, 0x3f	; 63
     736:	f8 94       	cli
     738:	de bf       	out	0x3e, r29	; 62
     73a:	0f be       	out	0x3f, r0	; 63
     73c:	cd bf       	out	0x3d, r28	; 61
     73e:	df 91       	pop	r29
     740:	cf 91       	pop	r28
     742:	1f 91       	pop	r17
     744:	0f 91       	pop	r16
     746:	ff 90       	pop	r15
     748:	ef 90       	pop	r14
     74a:	df 90       	pop	r13
     74c:	cf 90       	pop	r12
     74e:	bf 90       	pop	r11
     750:	af 90       	pop	r10
     752:	9f 90       	pop	r9
     754:	8f 90       	pop	r8
     756:	7f 90       	pop	r7
     758:	6f 90       	pop	r6
     75a:	08 95       	ret

0000075c <__vector_32>:
// Declare reset acknowledgment message, initialized in init
//static const can_msg_t msg_reset_ack = {can_GAME_DATA, 2, {game_cmd_SLAVE_ACK, game_cmd_RESET_GAME}};
//static const can_msg_t msg_start_ack = {can_GAME_DATA, 2, {game_cmd_SLAVE_ACK, game_cmd_RESET_GAME}};

static uint8_t interrupt_counter = 0;
ISR(TIMER3_COMPA_vect){
     75c:	1f 92       	push	r1
     75e:	0f 92       	push	r0
     760:	0f b6       	in	r0, 0x3f	; 63
     762:	0f 92       	push	r0
     764:	11 24       	eor	r1, r1
     766:	0b b6       	in	r0, 0x3b	; 59
     768:	0f 92       	push	r0
     76a:	2f 93       	push	r18
     76c:	3f 93       	push	r19
     76e:	4f 93       	push	r20
     770:	5f 93       	push	r21
     772:	6f 93       	push	r22
     774:	7f 93       	push	r23
     776:	8f 93       	push	r24
     778:	9f 93       	push	r25
     77a:	af 93       	push	r26
     77c:	bf 93       	push	r27
     77e:	ef 93       	push	r30
     780:	ff 93       	push	r31
	if (!++interrupt_counter){
     782:	80 91 30 04 	lds	r24, 0x0430
     786:	8f 5f       	subi	r24, 0xFF	; 255
     788:	80 93 30 04 	sts	0x0430, r24
     78c:	81 11       	cpse	r24, r1
     78e:	05 c0       	rjmp	.+10     	; 0x79a <__vector_32+0x3e>
		fprintf(&uart_out, ".");
     790:	63 e0       	ldi	r22, 0x03	; 3
     792:	72 e0       	ldi	r23, 0x02	; 2
     794:	8e e2       	ldi	r24, 0x2E	; 46
     796:	90 e0       	ldi	r25, 0x00	; 0
     798:	d7 d4       	rcall	.+2478   	; 0x1148 <fputc>
	}
	
	game_tick();
     79a:	da de       	rcall	.-588    	; 0x550 <game_tick>

}
     79c:	ff 91       	pop	r31
     79e:	ef 91       	pop	r30
     7a0:	bf 91       	pop	r27
     7a2:	af 91       	pop	r26
     7a4:	9f 91       	pop	r25
     7a6:	8f 91       	pop	r24
     7a8:	7f 91       	pop	r23
     7aa:	6f 91       	pop	r22
     7ac:	5f 91       	pop	r21
     7ae:	4f 91       	pop	r20
     7b0:	3f 91       	pop	r19
     7b2:	2f 91       	pop	r18
     7b4:	0f 90       	pop	r0
     7b6:	0b be       	out	0x3b, r0	; 59
     7b8:	0f 90       	pop	r0
     7ba:	0f be       	out	0x3f, r0	; 63
     7bc:	0f 90       	pop	r0
     7be:	1f 90       	pop	r1
     7c0:	18 95       	reti

000007c2 <ir_init>:

// make separate adc module?
void ir_init(void)
{
	
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2); 
     7c2:	ea e7       	ldi	r30, 0x7A	; 122
     7c4:	f0 e0       	ldi	r31, 0x00	; 0
     7c6:	80 81       	ld	r24, Z
     7c8:	87 60       	ori	r24, 0x07	; 7
     7ca:	80 83       	st	Z, r24
	
	//DIDR0 |= (1 << ADC0D); // disable digital input on adc pin
	
	ADCSRA |= (1 << ADEN);
     7cc:	80 81       	ld	r24, Z
     7ce:	80 68       	ori	r24, 0x80	; 128
     7d0:	80 83       	st	Z, r24
     7d2:	08 95       	ret

000007d4 <ir_read>:
}

uint16_t ir_read(void)
{
	//ADMUX &= ~(1 << REFS1); // vref=1.1V internal
	ADMUX |= (1 << REFS1);
     7d4:	ec e7       	ldi	r30, 0x7C	; 124
     7d6:	f0 e0       	ldi	r31, 0x00	; 0
     7d8:	80 81       	ld	r24, Z
     7da:	80 68       	ori	r24, 0x80	; 128
     7dc:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     7de:	ea e7       	ldi	r30, 0x7A	; 122
     7e0:	f0 e0       	ldi	r31, 0x00	; 0
     7e2:	80 81       	ld	r24, Z
     7e4:	80 64       	ori	r24, 0x40	; 64
     7e6:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC));
     7e8:	80 81       	ld	r24, Z
     7ea:	86 fd       	sbrc	r24, 6
     7ec:	fd cf       	rjmp	.-6      	; 0x7e8 <ir_read+0x14>
	
	return ADC;
     7ee:	80 91 78 00 	lds	r24, 0x0078
     7f2:	90 91 79 00 	lds	r25, 0x0079
     7f6:	08 95       	ret

000007f8 <mcp_reset>:



void mcp_reset()
{
	spi_ss_low();
     7f8:	39 d3       	rcall	.+1650   	; 0xe6c <spi_ss_low>
	spi_transmit(MCP_RESET);
     7fa:	80 ec       	ldi	r24, 0xC0	; 192
     7fc:	42 d3       	rcall	.+1668   	; 0xe82 <spi_transmit>
	spi_ss_high();
     7fe:	38 d3       	rcall	.+1648   	; 0xe70 <spi_ss_high>
	
	for (uint8_t _ = 0; _ < 128; ++_);	// Wait for 128 cycles
     800:	80 e0       	ldi	r24, 0x00	; 0
     802:	8f 5f       	subi	r24, 0xFF	; 255
     804:	80 38       	cpi	r24, 0x80	; 128
     806:	e9 f7       	brne	.-6      	; 0x802 <mcp_reset+0xa>
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_RESET\n");
	#endif // MCP_DEBUG
}
     808:	08 95       	ret

0000080a <mcp_read>:

uint8_t mcp_read(uint8_t adr)
{
     80a:	cf 93       	push	r28
     80c:	c8 2f       	mov	r28, r24
	spi_ss_low();
     80e:	2e d3       	rcall	.+1628   	; 0xe6c <spi_ss_low>
	spi_transmit(MCP_READ);
     810:	83 e0       	ldi	r24, 0x03	; 3
     812:	37 d3       	rcall	.+1646   	; 0xe82 <spi_transmit>
	spi_transmit(adr);
     814:	8c 2f       	mov	r24, r28
     816:	35 d3       	rcall	.+1642   	; 0xe82 <spi_transmit>
	uint8_t read = spi_transmit(0);
     818:	80 e0       	ldi	r24, 0x00	; 0
     81a:	33 d3       	rcall	.+1638   	; 0xe82 <spi_transmit>
     81c:	c8 2f       	mov	r28, r24
	spi_ss_high();
     81e:	28 d3       	rcall	.+1616   	; 0xe70 <spi_ss_high>
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_READ %x %x\n", adr, read);
	#endif // MCP_DEBUG
	
	return read;
}
     820:	8c 2f       	mov	r24, r28
     822:	cf 91       	pop	r28
     824:	08 95       	ret

00000826 <mcp_write>:
	return data;
}


void mcp_write(uint8_t adr, uint8_t data)
{
     826:	cf 93       	push	r28
     828:	df 93       	push	r29
     82a:	d8 2f       	mov	r29, r24
     82c:	c6 2f       	mov	r28, r22
	spi_ss_low();
     82e:	1e d3       	rcall	.+1596   	; 0xe6c <spi_ss_low>
	spi_transmit(MCP_WRITE);
     830:	82 e0       	ldi	r24, 0x02	; 2
     832:	27 d3       	rcall	.+1614   	; 0xe82 <spi_transmit>
	spi_transmit(adr);
     834:	8d 2f       	mov	r24, r29
     836:	25 d3       	rcall	.+1610   	; 0xe82 <spi_transmit>
	spi_transmit(data);
     838:	8c 2f       	mov	r24, r28
     83a:	23 d3       	rcall	.+1606   	; 0xe82 <spi_transmit>
	spi_ss_high();
     83c:	19 d3       	rcall	.+1586   	; 0xe70 <spi_ss_high>
	
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_WRITE\t%x\t%i\n", adr, data);
	#endif // MCP_DEBUG
}
     83e:	df 91       	pop	r29
     840:	cf 91       	pop	r28
     842:	08 95       	ret

00000844 <mcp_rts>:

void mcp_rts(uint8_t tx_buffer_select)
{
     844:	cf 93       	push	r28
     846:	c8 2f       	mov	r28, r24
	spi_ss_low();
     848:	11 d3       	rcall	.+1570   	; 0xe6c <spi_ss_low>
	spi_transmit(MCP_RTS | (1<<tx_buffer_select));
     84a:	21 e0       	ldi	r18, 0x01	; 1
     84c:	30 e0       	ldi	r19, 0x00	; 0
     84e:	c9 01       	movw	r24, r18
     850:	02 c0       	rjmp	.+4      	; 0x856 <mcp_rts+0x12>
     852:	88 0f       	add	r24, r24
     854:	99 1f       	adc	r25, r25
     856:	ca 95       	dec	r28
     858:	e2 f7       	brpl	.-8      	; 0x852 <mcp_rts+0xe>
     85a:	80 68       	ori	r24, 0x80	; 128
     85c:	12 d3       	rcall	.+1572   	; 0xe82 <spi_transmit>
	spi_ss_high();
     85e:	08 d3       	rcall	.+1552   	; 0xe70 <spi_ss_high>
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_RTS\t%i\n", tx_buffer);
	#endif // MCP_DEBUG
}
     860:	cf 91       	pop	r28
     862:	08 95       	ret

00000864 <mcp_readstatus>:

uint8_t mcp_readstatus()
{
     864:	cf 93       	push	r28
	spi_ss_low();
     866:	02 d3       	rcall	.+1540   	; 0xe6c <spi_ss_low>
	spi_transmit(MCP_READ_STATUS);
     868:	80 ea       	ldi	r24, 0xA0	; 160
     86a:	0b d3       	rcall	.+1558   	; 0xe82 <spi_transmit>
	uint8_t status = spi_transmit(0);
     86c:	80 e0       	ldi	r24, 0x00	; 0
     86e:	09 d3       	rcall	.+1554   	; 0xe82 <spi_transmit>
     870:	c8 2f       	mov	r28, r24
	spi_ss_high();
     872:	fe d2       	rcall	.+1532   	; 0xe70 <spi_ss_high>
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_READ_STATUS\t%x\n", status);
	#endif // MCP_DEBUG
	
	return status;
}
     874:	8c 2f       	mov	r24, r28
     876:	cf 91       	pop	r28
     878:	08 95       	ret

0000087a <mcp_bitmodify>:

void mcp_bitmodify(uint8_t adr, uint8_t mask, uint8_t data)
{
     87a:	1f 93       	push	r17
     87c:	cf 93       	push	r28
     87e:	df 93       	push	r29
     880:	18 2f       	mov	r17, r24
     882:	d6 2f       	mov	r29, r22
     884:	c4 2f       	mov	r28, r20
	spi_ss_low();
     886:	f2 d2       	rcall	.+1508   	; 0xe6c <spi_ss_low>
	spi_transmit(MCP_BITMOD);
     888:	85 e0       	ldi	r24, 0x05	; 5
     88a:	fb d2       	rcall	.+1526   	; 0xe82 <spi_transmit>
	spi_transmit(adr);
     88c:	81 2f       	mov	r24, r17
     88e:	f9 d2       	rcall	.+1522   	; 0xe82 <spi_transmit>
	spi_transmit(mask);
     890:	8d 2f       	mov	r24, r29
     892:	f7 d2       	rcall	.+1518   	; 0xe82 <spi_transmit>
	spi_transmit(data);
     894:	8c 2f       	mov	r24, r28
     896:	f5 d2       	rcall	.+1514   	; 0xe82 <spi_transmit>
	spi_ss_high();
     898:	eb d2       	rcall	.+1494   	; 0xe70 <spi_ss_high>
	
	#ifdef MCP_DEBUG
	fprintf(&uart_out, "MCP_BITMOD\t%x\t%x\t%x\n", adr, mask, data);
	#endif // MCP_DEBUG
}
     89a:	df 91       	pop	r29
     89c:	cf 91       	pop	r28
     89e:	1f 91       	pop	r17
     8a0:	08 95       	ret

000008a2 <mcp_init>:
#define MCP_LOOPBACK_INIT


void mcp_init()
{
	mcp_reset();
     8a2:	aa df       	rcall	.-172    	; 0x7f8 <mcp_reset>
	const uint8_t BRP		= 1;	// TQ = 2*Tosc*(BRP+1)  = 250 ns
	const uint8_t PrSeg		= 1;	// tPropSeg = (PrSeg + 1)
	const uint8_t PhSeg1	= 2;	// tPS1 = (PhSeg1 + 1)*TQ
	const uint8_t PhSeg2	= 2;	// tPS2 = (PhSeg2 + 1)*TQ
	
	mcp_write(MCP_CNF1, BRP);
     8a4:	61 e0       	ldi	r22, 0x01	; 1
     8a6:	8a e2       	ldi	r24, 0x2A	; 42
     8a8:	be df       	rcall	.-132    	; 0x826 <mcp_write>
	mcp_write(MCP_CNF2, PrSeg | (PhSeg1 << 3));
     8aa:	61 e1       	ldi	r22, 0x11	; 17
     8ac:	89 e2       	ldi	r24, 0x29	; 41
     8ae:	bb df       	rcall	.-138    	; 0x826 <mcp_write>
	mcp_write(MCP_CNF3, PhSeg2);
     8b0:	62 e0       	ldi	r22, 0x02	; 2
     8b2:	88 e2       	ldi	r24, 0x28	; 40
     8b4:	b8 df       	rcall	.-144    	; 0x826 <mcp_write>


	// Setup Rx registers
	//mcp_write(MCP_RXM0SIDH, 0);
	//mcp_write(MCP_RXM0SIDL, 0);
	mcp_bitmodify(MCP_RXB0CTRL, 0x60, 0x60);
     8b6:	40 e6       	ldi	r20, 0x60	; 96
     8b8:	60 e6       	ldi	r22, 0x60	; 96
     8ba:	80 e6       	ldi	r24, 0x60	; 96
     8bc:	de df       	rcall	.-68     	; 0x87a <mcp_bitmodify>
	mcp_bitmodify(MCP_RXB1CTRL, 0x60, 0x60);	
     8be:	40 e6       	ldi	r20, 0x60	; 96
     8c0:	60 e6       	ldi	r22, 0x60	; 96
     8c2:	80 e7       	ldi	r24, 0x70	; 112
     8c4:	da df       	rcall	.-76     	; 0x87a <mcp_bitmodify>
	
	// normal mode
	mcp_bitmodify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     8c6:	40 e0       	ldi	r20, 0x00	; 0
     8c8:	60 ee       	ldi	r22, 0xE0	; 224
     8ca:	8f e0       	ldi	r24, 0x0F	; 15
     8cc:	d6 cf       	rjmp	.-84     	; 0x87a <mcp_bitmodify>
     8ce:	08 95       	ret

000008d0 <main>:
#include "solenoid.h"
#include "TWI_Master.h"

int main(void)
{
	cli();
     8d0:	f8 94       	cli
	uart_init();
     8d2:	f6 d3       	rcall	.+2028   	; 0x10c0 <uart_init>
	fprintf(&uart_out, "\nuart initialized\n");
     8d4:	23 e0       	ldi	r18, 0x03	; 3
     8d6:	32 e0       	ldi	r19, 0x02	; 2
     8d8:	42 e1       	ldi	r20, 0x12	; 18
     8da:	50 e0       	ldi	r21, 0x00	; 0
     8dc:	61 e0       	ldi	r22, 0x01	; 1
     8de:	70 e0       	ldi	r23, 0x00	; 0
     8e0:	87 ea       	ldi	r24, 0xA7	; 167
     8e2:	92 e0       	ldi	r25, 0x02	; 2
     8e4:	63 d4       	rcall	.+2246   	; 0x11ac <fwrite>
	fprintf(&uart_out, "can init starting...");
     8e6:	23 e0       	ldi	r18, 0x03	; 3
     8e8:	32 e0       	ldi	r19, 0x02	; 2
     8ea:	44 e1       	ldi	r20, 0x14	; 20
     8ec:	50 e0       	ldi	r21, 0x00	; 0
     8ee:	61 e0       	ldi	r22, 0x01	; 1
     8f0:	70 e0       	ldi	r23, 0x00	; 0
     8f2:	8a eb       	ldi	r24, 0xBA	; 186
     8f4:	92 e0       	ldi	r25, 0x02	; 2
     8f6:	5a d4       	rcall	.+2228   	; 0x11ac <fwrite>
	spi_init();
     8f8:	bd d2       	rcall	.+1402   	; 0xe74 <spi_init>
	can_init();
     8fa:	11 dd       	rcall	.-1502   	; 0x31e <can_init>
	fprintf(&uart_out, "done\n");
     8fc:	23 e0       	ldi	r18, 0x03	; 3
     8fe:	32 e0       	ldi	r19, 0x02	; 2
     900:	45 e0       	ldi	r20, 0x05	; 5
     902:	50 e0       	ldi	r21, 0x00	; 0
     904:	61 e0       	ldi	r22, 0x01	; 1
     906:	70 e0       	ldi	r23, 0x00	; 0
     908:	87 ee       	ldi	r24, 0xE7	; 231
     90a:	92 e0       	ldi	r25, 0x02	; 2
     90c:	4f d4       	rcall	.+2206   	; 0x11ac <fwrite>
	fprintf(&uart_out, "pwm init starting...");
     90e:	23 e0       	ldi	r18, 0x03	; 3
     910:	32 e0       	ldi	r19, 0x02	; 2
     912:	44 e1       	ldi	r20, 0x14	; 20
     914:	50 e0       	ldi	r21, 0x00	; 0
     916:	61 e0       	ldi	r22, 0x01	; 1
     918:	70 e0       	ldi	r23, 0x00	; 0
     91a:	8f ec       	ldi	r24, 0xCF	; 207
     91c:	92 e0       	ldi	r25, 0x02	; 2
     91e:	46 d4       	rcall	.+2188   	; 0x11ac <fwrite>
	pwm_init();
     920:	45 d2       	rcall	.+1162   	; 0xdac <pwm_init>
	fprintf(&uart_out, "...done\n");
     922:	23 e0       	ldi	r18, 0x03	; 3
     924:	32 e0       	ldi	r19, 0x02	; 2
     926:	48 e0       	ldi	r20, 0x08	; 8
     928:	50 e0       	ldi	r21, 0x00	; 0
     92a:	61 e0       	ldi	r22, 0x01	; 1
     92c:	70 e0       	ldi	r23, 0x00	; 0
     92e:	84 ee       	ldi	r24, 0xE4	; 228
     930:	92 e0       	ldi	r25, 0x02	; 2
     932:	3c d4       	rcall	.+2168   	; 0x11ac <fwrite>
	fprintf(&uart_out, "ir init starting...");
     934:	23 e0       	ldi	r18, 0x03	; 3
     936:	32 e0       	ldi	r19, 0x02	; 2
     938:	43 e1       	ldi	r20, 0x13	; 19
     93a:	50 e0       	ldi	r21, 0x00	; 0
     93c:	61 e0       	ldi	r22, 0x01	; 1
     93e:	70 e0       	ldi	r23, 0x00	; 0
     940:	8d ee       	ldi	r24, 0xED	; 237
     942:	92 e0       	ldi	r25, 0x02	; 2
     944:	33 d4       	rcall	.+2150   	; 0x11ac <fwrite>
	ir_init();
     946:	3d df       	rcall	.-390    	; 0x7c2 <ir_init>
	fprintf(&uart_out, "done\n");
     948:	23 e0       	ldi	r18, 0x03	; 3
     94a:	32 e0       	ldi	r19, 0x02	; 2
     94c:	45 e0       	ldi	r20, 0x05	; 5
     94e:	50 e0       	ldi	r21, 0x00	; 0
     950:	61 e0       	ldi	r22, 0x01	; 1
     952:	70 e0       	ldi	r23, 0x00	; 0
     954:	87 ee       	ldi	r24, 0xE7	; 231
     956:	92 e0       	ldi	r25, 0x02	; 2
     958:	29 d4       	rcall	.+2130   	; 0x11ac <fwrite>
	
	TWI_Master_Initialise();
     95a:	99 d2       	rcall	.+1330   	; 0xe8e <TWI_Master_Initialise>
	
	dac_init();
     95c:	7e dd       	rcall	.-1284   	; 0x45a <dac_init>
	
	
	fprintf(&uart_out, "motor init starting...");
     95e:	23 e0       	ldi	r18, 0x03	; 3
     960:	32 e0       	ldi	r19, 0x02	; 2
     962:	46 e1       	ldi	r20, 0x16	; 22
     964:	50 e0       	ldi	r21, 0x00	; 0
     966:	61 e0       	ldi	r22, 0x01	; 1
     968:	70 e0       	ldi	r23, 0x00	; 0
     96a:	81 e0       	ldi	r24, 0x01	; 1
     96c:	93 e0       	ldi	r25, 0x03	; 3
     96e:	1e d4       	rcall	.+2108   	; 0x11ac <fwrite>
	motor_init();
     970:	a1 d1       	rcall	.+834    	; 0xcb4 <motor_init>
	fprintf(&uart_out, "done\n");
     972:	23 e0       	ldi	r18, 0x03	; 3
     974:	32 e0       	ldi	r19, 0x02	; 2
     976:	45 e0       	ldi	r20, 0x05	; 5
     978:	50 e0       	ldi	r21, 0x00	; 0
     97a:	61 e0       	ldi	r22, 0x01	; 1
     97c:	70 e0       	ldi	r23, 0x00	; 0
     97e:	87 ee       	ldi	r24, 0xE7	; 231
     980:	92 e0       	ldi	r25, 0x02	; 2
     982:	14 d4       	rcall	.+2088   	; 0x11ac <fwrite>
	fprintf(&uart_out, "solenoid init starting...");
     984:	23 e0       	ldi	r18, 0x03	; 3
     986:	32 e0       	ldi	r19, 0x02	; 2
     988:	49 e1       	ldi	r20, 0x19	; 25
     98a:	50 e0       	ldi	r21, 0x00	; 0
     98c:	61 e0       	ldi	r22, 0x01	; 1
     98e:	70 e0       	ldi	r23, 0x00	; 0
     990:	88 e1       	ldi	r24, 0x18	; 24
     992:	93 e0       	ldi	r25, 0x03	; 3
     994:	0b d4       	rcall	.+2070   	; 0x11ac <fwrite>
	solenoid_init();
     996:	50 d2       	rcall	.+1184   	; 0xe38 <solenoid_init>
	fprintf(&uart_out, "done\n");
     998:	23 e0       	ldi	r18, 0x03	; 3
     99a:	32 e0       	ldi	r19, 0x02	; 2
     99c:	45 e0       	ldi	r20, 0x05	; 5
     99e:	50 e0       	ldi	r21, 0x00	; 0
     9a0:	61 e0       	ldi	r22, 0x01	; 1
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	87 ee       	ldi	r24, 0xE7	; 231
     9a6:	92 e0       	ldi	r25, 0x02	; 2
     9a8:	01 d4       	rcall	.+2050   	; 0x11ac <fwrite>
	fprintf(&uart_out, "game init starting...");
     9aa:	23 e0       	ldi	r18, 0x03	; 3
     9ac:	32 e0       	ldi	r19, 0x02	; 2
     9ae:	45 e1       	ldi	r20, 0x15	; 21
     9b0:	50 e0       	ldi	r21, 0x00	; 0
     9b2:	61 e0       	ldi	r22, 0x01	; 1
     9b4:	70 e0       	ldi	r23, 0x00	; 0
     9b6:	82 e3       	ldi	r24, 0x32	; 50
     9b8:	93 e0       	ldi	r25, 0x03	; 3
     9ba:	f8 d3       	rcall	.+2032   	; 0x11ac <fwrite>
	game_init();
     9bc:	76 dd       	rcall	.-1300   	; 0x4aa <game_init>
	fprintf(&uart_out, "done\n");
     9be:	23 e0       	ldi	r18, 0x03	; 3
     9c0:	32 e0       	ldi	r19, 0x02	; 2
     9c2:	45 e0       	ldi	r20, 0x05	; 5
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	61 e0       	ldi	r22, 0x01	; 1
     9c8:	70 e0       	ldi	r23, 0x00	; 0
     9ca:	87 ee       	ldi	r24, 0xE7	; 231
     9cc:	92 e0       	ldi	r25, 0x02	; 2
     9ce:	ee d3       	rcall	.+2012   	; 0x11ac <fwrite>
	
	
	
	
	sei();
     9d0:	78 94       	sei
	motor_enable();
     9d2:	45 d0       	rcall	.+138    	; 0xa5e <motor_enable>
	motor_encoder_calibrate(); // after enabling interrupts
     9d4:	de d0       	rcall	.+444    	; 0xb92 <motor_encoder_calibrate>
	
	motor_set_position(128);
     9d6:	80 e8       	ldi	r24, 0x80	; 128
     9d8:	97 d0       	rcall	.+302    	; 0xb08 <motor_set_position>
	
	fprintf(&uart_out, "system init complete\n");
     9da:	23 e0       	ldi	r18, 0x03	; 3
     9dc:	32 e0       	ldi	r19, 0x02	; 2
     9de:	45 e1       	ldi	r20, 0x15	; 21
     9e0:	50 e0       	ldi	r21, 0x00	; 0
     9e2:	61 e0       	ldi	r22, 0x01	; 1
     9e4:	70 e0       	ldi	r23, 0x00	; 0
     9e6:	88 e4       	ldi	r24, 0x48	; 72
     9e8:	93 e0       	ldi	r25, 0x03	; 3
     9ea:	e0 d3       	rcall	.+1984   	; 0x11ac <fwrite>
     9ec:	ff cf       	rjmp	.-2      	; 0x9ec <main+0x11c>

000009ee <motor_read_encoder>:

/**
 * Read encoder position by sending commands to the motor box. 
 * This takes 40-50 microseconds and is a blocking process.
 */
int16_t motor_read_encoder(){
     9ee:	cf 93       	push	r28
     9f0:	df 93       	push	r29
     9f2:	1f 92       	push	r1
     9f4:	1f 92       	push	r1
     9f6:	cd b7       	in	r28, 0x3d	; 61
     9f8:	de b7       	in	r29, 0x3e	; 62
	
	// set !OE low
	PORTH &= ~(1 << PIN_OE);
     9fa:	e2 e0       	ldi	r30, 0x02	; 2
     9fc:	f1 e0       	ldi	r31, 0x01	; 1
     9fe:	80 81       	ld	r24, Z
     a00:	8f 7d       	andi	r24, 0xDF	; 223
     a02:	80 83       	st	Z, r24
	
	// set SEL low
	PORTH &= ~(1 << PIN_SEL);
     a04:	80 81       	ld	r24, Z
     a06:	87 7f       	andi	r24, 0xF7	; 247
     a08:	80 83       	st	Z, r24
     a0a:	8a e6       	ldi	r24, 0x6A	; 106
     a0c:	8a 95       	dec	r24
     a0e:	f1 f7       	brne	.-4      	; 0xa0c <motor_read_encoder+0x1e>
     a10:	00 c0       	rjmp	.+0      	; 0xa12 <motor_read_encoder+0x24>
	
	// wait 20 us
	_delay_us(20);
	
	// read msb
	volatile int16_t read = (PINK << 8);
     a12:	80 91 06 01 	lds	r24, 0x0106
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	98 2f       	mov	r25, r24
     a1a:	88 27       	eor	r24, r24
     a1c:	9a 83       	std	Y+2, r25	; 0x02
     a1e:	89 83       	std	Y+1, r24	; 0x01
	
	// set SEL high
	PORTH |= (1 << PIN_SEL);
     a20:	80 81       	ld	r24, Z
     a22:	88 60       	ori	r24, 0x08	; 8
     a24:	80 83       	st	Z, r24
     a26:	8a e6       	ldi	r24, 0x6A	; 106
     a28:	8a 95       	dec	r24
     a2a:	f1 f7       	brne	.-4      	; 0xa28 <motor_read_encoder+0x3a>
     a2c:	00 c0       	rjmp	.+0      	; 0xa2e <motor_read_encoder+0x40>
	
	// wait 20 us
	_delay_us(20);
	
	// read lsb
	read |= PINK;
     a2e:	20 91 06 01 	lds	r18, 0x0106
     a32:	89 81       	ldd	r24, Y+1	; 0x01
     a34:	9a 81       	ldd	r25, Y+2	; 0x02
     a36:	82 2b       	or	r24, r18
     a38:	9a 83       	std	Y+2, r25	; 0x02
     a3a:	89 83       	std	Y+1, r24	; 0x01
     a3c:	85 e3       	ldi	r24, 0x35	; 53
     a3e:	8a 95       	dec	r24
     a40:	f1 f7       	brne	.-4      	; 0xa3e <motor_read_encoder+0x50>
     a42:	00 00       	nop
	
	// toggle !RST comment out PORTH &= ~(1 << PIN_RST); if you want position encoder
	//PORTH &= ~(1 << PIN_RST);
	_delay_us(10);
	PORTH |= (1 << PIN_RST);
     a44:	80 81       	ld	r24, Z
     a46:	80 64       	ori	r24, 0x40	; 64
     a48:	80 83       	st	Z, r24
	
	
	// set !OE high
	PORTH |= (1 << PIN_OE);
     a4a:	80 81       	ld	r24, Z
     a4c:	80 62       	ori	r24, 0x20	; 32
     a4e:	80 83       	st	Z, r24
	
	// store data
	return read;
     a50:	89 81       	ldd	r24, Y+1	; 0x01
     a52:	9a 81       	ldd	r25, Y+2	; 0x02
}
     a54:	0f 90       	pop	r0
     a56:	0f 90       	pop	r0
     a58:	df 91       	pop	r29
     a5a:	cf 91       	pop	r28
     a5c:	08 95       	ret

00000a5e <motor_enable>:

/**
 * Enable motor,
 */
void motor_enable(void){
	PORTH |= (1 << PIN_EN);
     a5e:	e2 e0       	ldi	r30, 0x02	; 2
     a60:	f1 e0       	ldi	r31, 0x01	; 1
     a62:	80 81       	ld	r24, Z
     a64:	80 61       	ori	r24, 0x10	; 16
     a66:	80 83       	st	Z, r24
     a68:	08 95       	ret

00000a6a <motor_set_speed>:
/**
 * Set speed of motor.
 * @param speed Integer which denotes speed and direction. Negative numbers give negative motion. 
 */
void motor_set_speed(int8_t speed){	
	sei(); // twi locks node if interrupts are disabled. \todo Find better solution
     a6a:	78 94       	sei
	
	if (speed < 0){
     a6c:	88 23       	and	r24, r24
     a6e:	44 f4       	brge	.+16     	; 0xa80 <motor_set_speed+0x16>
		PORTH &= ~(1 << PIN_DIR);
     a70:	e2 e0       	ldi	r30, 0x02	; 2
     a72:	f1 e0       	ldi	r31, 0x01	; 1
     a74:	90 81       	ld	r25, Z
     a76:	9d 7f       	andi	r25, 0xFD	; 253
     a78:	90 83       	st	Z, r25
		dac_output(-speed); 		// -speed because speed is negative
     a7a:	81 95       	neg	r24
     a7c:	fb cc       	rjmp	.-1546   	; 0x474 <dac_output>
     a7e:	08 95       	ret
	} else {
		PORTH |= (1 << PIN_DIR);
     a80:	e2 e0       	ldi	r30, 0x02	; 2
     a82:	f1 e0       	ldi	r31, 0x01	; 1
     a84:	90 81       	ld	r25, Z
     a86:	92 60       	ori	r25, 0x02	; 2
     a88:	90 83       	st	Z, r25
		dac_output(speed);
     a8a:	f4 cc       	rjmp	.-1560   	; 0x474 <dac_output>
     a8c:	08 95       	ret

00000a8e <__vector_45>:

static volatile int16_t measurement = 0; /*!< Raw encoder data. Index i means at time (n - i) */
//static volatile int16_t force[2] = {}; 		 /*!< Output sent to motor Index i means at time (n - i) */

/// Interrupt vector which controls the motor
ISR(TIMER4_OVF_vect){
     a8e:	1f 92       	push	r1
     a90:	0f 92       	push	r0
     a92:	0f b6       	in	r0, 0x3f	; 63
     a94:	0f 92       	push	r0
     a96:	11 24       	eor	r1, r1
     a98:	0b b6       	in	r0, 0x3b	; 59
     a9a:	0f 92       	push	r0
     a9c:	2f 93       	push	r18
     a9e:	3f 93       	push	r19
     aa0:	4f 93       	push	r20
     aa2:	5f 93       	push	r21
     aa4:	6f 93       	push	r22
     aa6:	7f 93       	push	r23
     aa8:	8f 93       	push	r24
     aaa:	9f 93       	push	r25
     aac:	af 93       	push	r26
     aae:	bf 93       	push	r27
     ab0:	ef 93       	push	r30
     ab2:	ff 93       	push	r31
	
	//fprintf(&uart_out, "encoder setpoint: %i\t%i\n", encoder_setpoint, calibrate_min);
	//fprintf(&uart_out, "encoder: %i\t%i\t%i\n", calibrate_min, encoder_setpoint, calibrate_max);
	measurement = motor_read_encoder();
     ab4:	9c df       	rcall	.-200    	; 0x9ee <motor_read_encoder>
     ab6:	90 93 33 04 	sts	0x0433, r25
     aba:	80 93 32 04 	sts	0x0432, r24
	int8_t force = pi_regulator(&regulator, encoder_setpoint, measurement);
     abe:	40 91 32 04 	lds	r20, 0x0432
     ac2:	50 91 33 04 	lds	r21, 0x0433
     ac6:	60 91 34 04 	lds	r22, 0x0434
     aca:	70 91 35 04 	lds	r23, 0x0435
     ace:	86 e4       	ldi	r24, 0x46	; 70
     ad0:	94 e0       	ldi	r25, 0x04	; 4
     ad2:	0a d1       	rcall	.+532    	; 0xce8 <pi_regulator>
     ad4:	8e 3c       	cpi	r24, 0xCE	; 206
     ad6:	0c f4       	brge	.+2      	; 0xada <__vector_45+0x4c>
     ad8:	8e ec       	ldi	r24, 0xCE	; 206
     ada:	83 33       	cpi	r24, 0x33	; 51
     adc:	0c f0       	brlt	.+2      	; 0xae0 <__vector_45+0x52>
     ade:	82 e3       	ldi	r24, 0x32	; 50
	} 
	else if (force < - MOTOR_MAX_FORCE){
		force = -MOTOR_MAX_FORCE;
	}
	
	motor_set_speed(force);
     ae0:	c4 df       	rcall	.-120    	; 0xa6a <motor_set_speed>
	//fprintf(&uart_out, "force: %i\n", force);
	//fprintf(&uart_out, "pi_reg %i\t%i\t%i\n", encoder_setpoint, measurement, force);
	
}
     ae2:	ff 91       	pop	r31
     ae4:	ef 91       	pop	r30
     ae6:	bf 91       	pop	r27
     ae8:	af 91       	pop	r26
     aea:	9f 91       	pop	r25
     aec:	8f 91       	pop	r24
     aee:	7f 91       	pop	r23
     af0:	6f 91       	pop	r22
     af2:	5f 91       	pop	r21
     af4:	4f 91       	pop	r20
     af6:	3f 91       	pop	r19
     af8:	2f 91       	pop	r18
     afa:	0f 90       	pop	r0
     afc:	0b be       	out	0x3b, r0	; 59
     afe:	0f 90       	pop	r0
     b00:	0f be       	out	0x3f, r0	; 63
     b02:	0f 90       	pop	r0
     b04:	1f 90       	pop	r1
     b06:	18 95       	reti

00000b08 <motor_set_position>:
/**
 * Set setpoint for motor and enable position regulator. 
 * @param[in] position 0 is left and 255 is right. 
 */
void motor_set_position(uint8_t position){
	if (is_calibrated){
     b08:	90 91 3a 04 	lds	r25, 0x043A
     b0c:	99 23       	and	r25, r25
     b0e:	11 f1       	breq	.+68     	; 0xb54 <motor_set_position+0x4c>
		encoder_setpoint = calibrate_min + (calibrate_max - calibrate_min)/256 * (int16_t)position;
     b10:	40 91 38 04 	lds	r20, 0x0438
     b14:	50 91 39 04 	lds	r21, 0x0439
     b18:	60 91 36 04 	lds	r22, 0x0436
     b1c:	70 91 37 04 	lds	r23, 0x0437
     b20:	64 1b       	sub	r22, r20
     b22:	75 0b       	sbc	r23, r21
     b24:	9b 01       	movw	r18, r22
     b26:	12 f4       	brpl	.+4      	; 0xb2c <motor_set_position+0x24>
     b28:	21 50       	subi	r18, 0x01	; 1
     b2a:	3f 4f       	sbci	r19, 0xFF	; 255
     b2c:	23 2f       	mov	r18, r19
     b2e:	33 0f       	add	r19, r19
     b30:	33 0b       	sbc	r19, r19
     b32:	82 9f       	mul	r24, r18
     b34:	b0 01       	movw	r22, r0
     b36:	83 9f       	mul	r24, r19
     b38:	70 0d       	add	r23, r0
     b3a:	11 24       	eor	r1, r1
     b3c:	46 0f       	add	r20, r22
     b3e:	57 1f       	adc	r21, r23
     b40:	50 93 35 04 	sts	0x0435, r21
     b44:	40 93 34 04 	sts	0x0434, r20
	
		// enable interrupts
		TIMSK4 |= (1 << TOIE4);
     b48:	e2 e7       	ldi	r30, 0x72	; 114
     b4a:	f0 e0       	ldi	r31, 0x00	; 0
     b4c:	80 81       	ld	r24, Z
     b4e:	81 60       	ori	r24, 0x01	; 1
     b50:	80 83       	st	Z, r24
		TIFR4 |= (1 << TOV4);	
     b52:	c8 9a       	sbi	0x19, 0	; 25
     b54:	08 95       	ret

00000b56 <motor_disable_position_control>:
	
}


void motor_disable_position_control(void){
	TIMSK4 &= ~(1 << TOIE4);  // disable interrupts
     b56:	e2 e7       	ldi	r30, 0x72	; 114
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	80 81       	ld	r24, Z
     b5c:	8e 7f       	andi	r24, 0xFE	; 254
     b5e:	80 83       	st	Z, r24
     b60:	08 95       	ret

00000b62 <motor_goto_center>:



void motor_goto_center(void){
	
	motor_set_position(128);
     b62:	80 e8       	ldi	r24, 0x80	; 128
     b64:	d1 df       	rcall	.-94     	; 0xb08 <motor_set_position>
	
	while (abs(encoder_setpoint - measurement) > MOTOR_REG_THESHOLD);
     b66:	20 91 34 04 	lds	r18, 0x0434
     b6a:	30 91 35 04 	lds	r19, 0x0435
     b6e:	80 91 32 04 	lds	r24, 0x0432
     b72:	90 91 33 04 	lds	r25, 0x0433
     b76:	28 1b       	sub	r18, r24
     b78:	39 0b       	sbc	r19, r25
     b7a:	c9 01       	movw	r24, r18
     b7c:	99 23       	and	r25, r25
     b7e:	24 f4       	brge	.+8      	; 0xb88 <motor_goto_center+0x26>
     b80:	88 27       	eor	r24, r24
     b82:	99 27       	eor	r25, r25
     b84:	82 1b       	sub	r24, r18
     b86:	93 0b       	sbc	r25, r19
     b88:	85 36       	cpi	r24, 0x65	; 101
     b8a:	91 05       	cpc	r25, r1
     b8c:	64 f7       	brge	.-40     	; 0xb66 <motor_goto_center+0x4>
	
	
	motor_disable_position_control();
     b8e:	e3 cf       	rjmp	.-58     	; 0xb56 <motor_disable_position_control>
     b90:	08 95       	ret

00000b92 <motor_encoder_calibrate>:

/*!
 * Subroutine which runs the motor from wall to wall and sets the global calibration variables. 
 */
void motor_encoder_calibrate()
{	
     b92:	cf 93       	push	r28
     b94:	df 93       	push	r29
	fprintf(&uart_out, "Motor calibration\n");
     b96:	23 e0       	ldi	r18, 0x03	; 3
     b98:	32 e0       	ldi	r19, 0x02	; 2
     b9a:	42 e1       	ldi	r20, 0x12	; 18
     b9c:	50 e0       	ldi	r21, 0x00	; 0
     b9e:	61 e0       	ldi	r22, 0x01	; 1
     ba0:	70 e0       	ldi	r23, 0x00	; 0
     ba2:	8e e5       	ldi	r24, 0x5E	; 94
     ba4:	93 e0       	ldi	r25, 0x03	; 3
     ba6:	02 d3       	rcall	.+1540   	; 0x11ac <fwrite>
	
	motor_set_speed(-MOTOR_CALIBRATE_SPEED);
     ba8:	83 ed       	ldi	r24, 0xD3	; 211
     baa:	5f df       	rcall	.-322    	; 0xa6a <motor_set_speed>
	int16_t old_value = motor_read_encoder();
     bac:	20 df       	rcall	.-448    	; 0x9ee <motor_read_encoder>
     bae:	ec 01       	movw	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bb0:	2f ef       	ldi	r18, 0xFF	; 255
     bb2:	81 ee       	ldi	r24, 0xE1	; 225
     bb4:	94 e0       	ldi	r25, 0x04	; 4
     bb6:	21 50       	subi	r18, 0x01	; 1
     bb8:	80 40       	sbci	r24, 0x00	; 0
     bba:	90 40       	sbci	r25, 0x00	; 0
     bbc:	e1 f7       	brne	.-8      	; 0xbb6 <motor_encoder_calibrate+0x24>
     bbe:	00 c0       	rjmp	.+0      	; 0xbc0 <motor_encoder_calibrate+0x2e>
     bc0:	00 00       	nop
	_delay_ms(100);
	int16_t new_value = motor_read_encoder();
     bc2:	15 df       	rcall	.-470    	; 0x9ee <motor_read_encoder>
	
	//find max value
	while(new_value > old_value)
     bc4:	c8 17       	cp	r28, r24
     bc6:	d9 07       	cpc	r29, r25
     bc8:	7c f4       	brge	.+30     	; 0xbe8 <motor_encoder_calibrate+0x56>
	{
		old_value = motor_read_encoder();
     bca:	11 df       	rcall	.-478    	; 0x9ee <motor_read_encoder>
     bcc:	ec 01       	movw	r28, r24
     bce:	2f ef       	ldi	r18, 0xFF	; 255
     bd0:	81 ee       	ldi	r24, 0xE1	; 225
     bd2:	94 e0       	ldi	r25, 0x04	; 4
     bd4:	21 50       	subi	r18, 0x01	; 1
     bd6:	80 40       	sbci	r24, 0x00	; 0
     bd8:	90 40       	sbci	r25, 0x00	; 0
     bda:	e1 f7       	brne	.-8      	; 0xbd4 <motor_encoder_calibrate+0x42>
     bdc:	00 c0       	rjmp	.+0      	; 0xbde <motor_encoder_calibrate+0x4c>
     bde:	00 00       	nop
		_delay_ms(100);
		new_value = motor_read_encoder();
     be0:	06 df       	rcall	.-500    	; 0x9ee <motor_read_encoder>
	int16_t old_value = motor_read_encoder();
	_delay_ms(100);
	int16_t new_value = motor_read_encoder();
	
	//find max value
	while(new_value > old_value)
     be2:	c8 17       	cp	r28, r24
     be4:	d9 07       	cpc	r29, r25
     be6:	8c f3       	brlt	.-30     	; 0xbca <motor_encoder_calibrate+0x38>
		old_value = motor_read_encoder();
		_delay_ms(100);
		new_value = motor_read_encoder();
		
	}
	calibrate_min = new_value;
     be8:	90 93 39 04 	sts	0x0439, r25
     bec:	80 93 38 04 	sts	0x0438, r24
	fprintf(&uart_out, "\tleft %i <---> ", calibrate_min);
     bf0:	9f 93       	push	r25
     bf2:	8f 93       	push	r24
     bf4:	81 e7       	ldi	r24, 0x71	; 113
     bf6:	93 e0       	ldi	r25, 0x03	; 3
     bf8:	9f 93       	push	r25
     bfa:	8f 93       	push	r24
     bfc:	83 e0       	ldi	r24, 0x03	; 3
     bfe:	92 e0       	ldi	r25, 0x02	; 2
     c00:	9f 93       	push	r25
     c02:	8f 93       	push	r24
     c04:	92 d2       	rcall	.+1316   	; 0x112a <fprintf>
	
	motor_set_speed(MOTOR_CALIBRATE_SPEED);
     c06:	8d e2       	ldi	r24, 0x2D	; 45
     c08:	30 df       	rcall	.-416    	; 0xa6a <motor_set_speed>
	old_value = motor_read_encoder();
     c0a:	f1 de       	rcall	.-542    	; 0x9ee <motor_read_encoder>
     c0c:	ec 01       	movw	r28, r24
     c0e:	2f ef       	ldi	r18, 0xFF	; 255
     c10:	81 ee       	ldi	r24, 0xE1	; 225
     c12:	94 e0       	ldi	r25, 0x04	; 4
     c14:	21 50       	subi	r18, 0x01	; 1
     c16:	80 40       	sbci	r24, 0x00	; 0
     c18:	90 40       	sbci	r25, 0x00	; 0
     c1a:	e1 f7       	brne	.-8      	; 0xc14 <motor_encoder_calibrate+0x82>
     c1c:	00 c0       	rjmp	.+0      	; 0xc1e <motor_encoder_calibrate+0x8c>
     c1e:	00 00       	nop
	_delay_ms(100);
	new_value = motor_read_encoder();
     c20:	e6 de       	rcall	.-564    	; 0x9ee <motor_read_encoder>
	//find min value
	
	while(new_value < old_value)
     c22:	0f 90       	pop	r0
     c24:	0f 90       	pop	r0
     c26:	0f 90       	pop	r0
     c28:	0f 90       	pop	r0
     c2a:	0f 90       	pop	r0
     c2c:	0f 90       	pop	r0
     c2e:	8c 17       	cp	r24, r28
     c30:	9d 07       	cpc	r25, r29
     c32:	7c f4       	brge	.+30     	; 0xc52 <motor_encoder_calibrate+0xc0>
	{
		old_value = motor_read_encoder();
     c34:	dc de       	rcall	.-584    	; 0x9ee <motor_read_encoder>
     c36:	ec 01       	movw	r28, r24
     c38:	2f ef       	ldi	r18, 0xFF	; 255
     c3a:	81 ee       	ldi	r24, 0xE1	; 225
     c3c:	94 e0       	ldi	r25, 0x04	; 4
     c3e:	21 50       	subi	r18, 0x01	; 1
     c40:	80 40       	sbci	r24, 0x00	; 0
     c42:	90 40       	sbci	r25, 0x00	; 0
     c44:	e1 f7       	brne	.-8      	; 0xc3e <motor_encoder_calibrate+0xac>
     c46:	00 c0       	rjmp	.+0      	; 0xc48 <motor_encoder_calibrate+0xb6>
     c48:	00 00       	nop
		_delay_ms(100);
		new_value = motor_read_encoder();
     c4a:	d1 de       	rcall	.-606    	; 0x9ee <motor_read_encoder>
	old_value = motor_read_encoder();
	_delay_ms(100);
	new_value = motor_read_encoder();
	//find min value
	
	while(new_value < old_value)
     c4c:	8c 17       	cp	r24, r28
     c4e:	9d 07       	cpc	r25, r29
     c50:	8c f3       	brlt	.-30     	; 0xc34 <motor_encoder_calibrate+0xa2>
	{
		old_value = motor_read_encoder();
		_delay_ms(100);
		new_value = motor_read_encoder();
	}
	calibrate_max = new_value;
     c52:	90 93 37 04 	sts	0x0437, r25
     c56:	80 93 36 04 	sts	0x0436, r24
	fprintf(&uart_out, "%i right\n", calibrate_max);
     c5a:	9f 93       	push	r25
     c5c:	8f 93       	push	r24
     c5e:	81 e8       	ldi	r24, 0x81	; 129
     c60:	93 e0       	ldi	r25, 0x03	; 3
     c62:	9f 93       	push	r25
     c64:	8f 93       	push	r24
     c66:	83 e0       	ldi	r24, 0x03	; 3
     c68:	92 e0       	ldi	r25, 0x02	; 2
     c6a:	9f 93       	push	r25
     c6c:	8f 93       	push	r24
     c6e:	5d d2       	rcall	.+1210   	; 0x112a <fprintf>
	
	motor_set_speed(0);
     c70:	80 e0       	ldi	r24, 0x00	; 0
     c72:	fb de       	rcall	.-522    	; 0xa6a <motor_set_speed>
	
	is_calibrated = TRUE;
     c74:	81 e0       	ldi	r24, 0x01	; 1
     c76:	80 93 3a 04 	sts	0x043A, r24
	

	
	motor_goto_center();
     c7a:	73 df       	rcall	.-282    	; 0xb62 <motor_goto_center>
     c7c:	0f 90       	pop	r0
     c7e:	0f 90       	pop	r0
     c80:	0f 90       	pop	r0
     c82:	0f 90       	pop	r0
     c84:	0f 90       	pop	r0
     c86:	0f 90       	pop	r0
	
}
     c88:	df 91       	pop	r29
     c8a:	cf 91       	pop	r28
     c8c:	08 95       	ret

00000c8e <motor_tune_regulator>:
	
	
	motor_disable_position_control();
}

void motor_tune_regulator(uint16_t Kp, uint16_t Ki){
     c8e:	0f 93       	push	r16
     c90:	1f 93       	push	r17
     c92:	cf 93       	push	r28
     c94:	df 93       	push	r29
     c96:	ec 01       	movw	r28, r24
     c98:	8b 01       	movw	r16, r22
	pi_reset_integrator(&regulator);
     c9a:	86 e4       	ldi	r24, 0x46	; 70
     c9c:	94 e0       	ldi	r25, 0x04	; 4
     c9e:	80 d0       	rcall	.+256    	; 0xda0 <pi_reset_integrator>
	pi_regulator_init(&regulator, Kp, Ki);
     ca0:	a8 01       	movw	r20, r16
     ca2:	be 01       	movw	r22, r28
     ca4:	86 e4       	ldi	r24, 0x46	; 70
     ca6:	94 e0       	ldi	r25, 0x04	; 4
     ca8:	15 d0       	rcall	.+42     	; 0xcd4 <pi_regulator_init>
     caa:	df 91       	pop	r29
     cac:	cf 91       	pop	r28
     cae:	1f 91       	pop	r17
     cb0:	0f 91       	pop	r16
     cb2:	08 95       	ret

00000cb4 <motor_init>:
 * Initialize DAC and set up IO pins to interface with motor.
 * Setup position regulator and enable motor. 
 */
void motor_init(void){

	DDRH |= ( 1 << PIN_DIR | 1 << PIN_SEL | 1 << PIN_EN | 1 << PIN_OE | 1 << PIN_RST );
     cb4:	e1 e0       	ldi	r30, 0x01	; 1
     cb6:	f1 e0       	ldi	r31, 0x01	; 1
     cb8:	80 81       	ld	r24, Z
     cba:	8a 67       	ori	r24, 0x7A	; 122
     cbc:	80 83       	st	Z, r24
	
	
	/// set sampling rate for encoder to 15 Hz with prescaler=4, and interrupt on overflow
	TCCR4B |= (1 << CS41); 
     cbe:	e1 ea       	ldi	r30, 0xA1	; 161
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	80 81       	ld	r24, Z
     cc4:	82 60       	ori	r24, 0x02	; 2
     cc6:	80 83       	st	Z, r24
	
	// set regulator parameters
	motor_tune_regulator(2,1);
     cc8:	61 e0       	ldi	r22, 0x01	; 1
     cca:	70 e0       	ldi	r23, 0x00	; 0
     ccc:	82 e0       	ldi	r24, 0x02	; 2
     cce:	90 e0       	ldi	r25, 0x00	; 0
     cd0:	de cf       	rjmp	.-68     	; 0xc8e <motor_tune_regulator>
     cd2:	08 95       	ret

00000cd4 <pi_regulator_init>:
#include "pi.h"
//#include "uart.h"

void pi_regulator_init(pi_t* regulator_p, uint16_t Kp, uint16_t Ki){
     cd4:	fc 01       	movw	r30, r24
	//regulator_p->setpoint = setpoint;
	regulator_p->Kp       = Kp;
     cd6:	71 83       	std	Z+1, r23	; 0x01
     cd8:	60 83       	st	Z, r22
	regulator_p->Ki       = Ki;
     cda:	53 83       	std	Z+3, r21	; 0x03
     cdc:	42 83       	std	Z+2, r20	; 0x02
	regulator_p->error_sum = 0;
     cde:	14 82       	std	Z+4, r1	; 0x04
     ce0:	15 82       	std	Z+5, r1	; 0x05
     ce2:	16 82       	std	Z+6, r1	; 0x06
     ce4:	17 82       	std	Z+7, r1	; 0x07
     ce6:	08 95       	ret

00000ce8 <pi_regulator>:
	#ifdef UART_H_
	fprintf(&uart_out, "pi...");
	#endif
}

int16_t pi_regulator(pi_t* reg_p, int16_t setpoint, int16_t measurement){
     ce8:	cf 92       	push	r12
     cea:	df 92       	push	r13
     cec:	ef 92       	push	r14
     cee:	ff 92       	push	r15
     cf0:	0f 93       	push	r16
     cf2:	1f 93       	push	r17
     cf4:	fc 01       	movw	r30, r24

	// calculate error
	int16_t error = measurement - setpoint;
     cf6:	ca 01       	movw	r24, r20
     cf8:	86 1b       	sub	r24, r22
     cfa:	97 0b       	sbc	r25, r23
     cfc:	bc 01       	movw	r22, r24
	reg_p->error_sum += error;
     cfe:	aa 27       	eor	r26, r26
     d00:	97 fd       	sbrc	r25, 7
     d02:	a0 95       	com	r26
     d04:	ba 2f       	mov	r27, r26
     d06:	c4 80       	ldd	r12, Z+4	; 0x04
     d08:	d5 80       	ldd	r13, Z+5	; 0x05
     d0a:	e6 80       	ldd	r14, Z+6	; 0x06
     d0c:	f7 80       	ldd	r15, Z+7	; 0x07
     d0e:	9c 01       	movw	r18, r24
     d10:	ad 01       	movw	r20, r26
     d12:	2c 0d       	add	r18, r12
     d14:	3d 1d       	adc	r19, r13
     d16:	4e 1d       	adc	r20, r14
     d18:	5f 1d       	adc	r21, r15
     d1a:	24 83       	std	Z+4, r18	; 0x04
     d1c:	35 83       	std	Z+5, r19	; 0x05
     d1e:	46 83       	std	Z+6, r20	; 0x06
     d20:	57 83       	std	Z+7, r21	; 0x07
	
	//calculate p_term
	int16_t p_term = reg_p->Kp * error;
     d22:	80 81       	ld	r24, Z
     d24:	91 81       	ldd	r25, Z+1	; 0x01
     d26:	68 9f       	mul	r22, r24
     d28:	60 01       	movw	r12, r0
     d2a:	69 9f       	mul	r22, r25
     d2c:	d0 0c       	add	r13, r0
     d2e:	78 9f       	mul	r23, r24
     d30:	d0 0c       	add	r13, r0
     d32:	11 24       	eor	r1, r1
	
	#ifdef UART_H_
	fprintf(&uart_out, "setpoint: %i\n", setpoint);
	#endif
	
	return (int16_t)((p_term + i_term) / SCALING_FACTOR);
     d34:	ee 24       	eor	r14, r14
     d36:	d7 fc       	sbrc	r13, 7
     d38:	e0 94       	com	r14
     d3a:	fe 2c       	mov	r15, r14
	
	//calculate p_term
	int16_t p_term = reg_p->Kp * error;
	
	//calculate i_term
	int32_t i_term = reg_p->Ki * reg_p->error_sum / 16;
     d3c:	a2 81       	ldd	r26, Z+2	; 0x02
     d3e:	b3 81       	ldd	r27, Z+3	; 0x03
     d40:	ea d1       	rcall	.+980    	; 0x1116 <__muluhisi3>
     d42:	8b 01       	movw	r16, r22
     d44:	9c 01       	movw	r18, r24
     d46:	99 23       	and	r25, r25
     d48:	24 f4       	brge	.+8      	; 0xd52 <pi_regulator+0x6a>
     d4a:	01 5f       	subi	r16, 0xF1	; 241
     d4c:	1f 4f       	sbci	r17, 0xFF	; 255
     d4e:	2f 4f       	sbci	r18, 0xFF	; 255
     d50:	3f 4f       	sbci	r19, 0xFF	; 255
     d52:	d9 01       	movw	r26, r18
     d54:	c8 01       	movw	r24, r16
     d56:	68 94       	set
     d58:	13 f8       	bld	r1, 3
     d5a:	b5 95       	asr	r27
     d5c:	a7 95       	ror	r26
     d5e:	97 95       	ror	r25
     d60:	87 95       	ror	r24
     d62:	16 94       	lsr	r1
     d64:	d1 f7       	brne	.-12     	; 0xd5a <pi_regulator+0x72>
	
	#ifdef UART_H_
	fprintf(&uart_out, "setpoint: %i\n", setpoint);
	#endif
	
	return (int16_t)((p_term + i_term) / SCALING_FACTOR);
     d66:	8c 0d       	add	r24, r12
     d68:	9d 1d       	adc	r25, r13
     d6a:	ae 1d       	adc	r26, r14
     d6c:	bf 1d       	adc	r27, r15
     d6e:	ac 01       	movw	r20, r24
     d70:	bd 01       	movw	r22, r26
     d72:	bb 23       	and	r27, r27
     d74:	24 f4       	brge	.+8      	; 0xd7e <pi_regulator+0x96>
     d76:	41 58       	subi	r20, 0x81	; 129
     d78:	5f 4f       	sbci	r21, 0xFF	; 255
     d7a:	6f 4f       	sbci	r22, 0xFF	; 255
     d7c:	7f 4f       	sbci	r23, 0xFF	; 255
     d7e:	db 01       	movw	r26, r22
     d80:	ca 01       	movw	r24, r20
     d82:	68 94       	set
     d84:	16 f8       	bld	r1, 6
     d86:	b5 95       	asr	r27
     d88:	a7 95       	ror	r26
     d8a:	97 95       	ror	r25
     d8c:	87 95       	ror	r24
     d8e:	16 94       	lsr	r1
     d90:	d1 f7       	brne	.-12     	; 0xd86 <pi_regulator+0x9e>
}
     d92:	1f 91       	pop	r17
     d94:	0f 91       	pop	r16
     d96:	ff 90       	pop	r15
     d98:	ef 90       	pop	r14
     d9a:	df 90       	pop	r13
     d9c:	cf 90       	pop	r12
     d9e:	08 95       	ret

00000da0 <pi_reset_integrator>:


void pi_reset_integrator(pi_t* regulator_p){
    regulator_p->error_sum = 0;
     da0:	fc 01       	movw	r30, r24
     da2:	14 82       	std	Z+4, r1	; 0x04
     da4:	15 82       	std	Z+5, r1	; 0x05
     da6:	16 82       	std	Z+6, r1	; 0x06
     da8:	17 82       	std	Z+7, r1	; 0x07
     daa:	08 95       	ret

00000dac <pwm_init>:
/// Set up 16-bit timers for pwm
/// 50 Hertz pwm period
void pwm_init(void)
{
	// PB5
	DDRB |= (1 << DDB5);
     dac:	25 9a       	sbi	0x04, 5	; 4
	
	// Select clock source
	ICR1 = PWM_TOP;
     dae:	80 e4       	ldi	r24, 0x40	; 64
     db0:	9c e9       	ldi	r25, 0x9C	; 156
     db2:	90 93 87 00 	sts	0x0087, r25
     db6:	80 93 86 00 	sts	0x0086, r24
	//ICR1L = 40000	& 0xFF; 
	//ICR1H = (40000<<8) & 0xFF; // TOP = 310
	TCCR1B |= (1 << CS11) & ~(1 << CS10 | 1 << CS12);     //((1 << CS12) | (1 << CS10)) & ~(1 << CS11); // prescaler = 8
     dba:	e1 e8       	ldi	r30, 0x81	; 129
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	80 81       	ld	r24, Z
     dc0:	82 60       	ori	r24, 0x02	; 2
     dc2:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12 | 1 << WGM13);
     dc4:	80 81       	ld	r24, Z
     dc6:	88 61       	ori	r24, 0x18	; 24
     dc8:	80 83       	st	Z, r24
	TCCR1A |= (~(1 << COM1A0) & (1 << COM1A1)) | ((1 << WGM11) & ~(1 << WGM10));	// non-inverting fast pwm
     dca:	e0 e8       	ldi	r30, 0x80	; 128
     dcc:	f0 e0       	ldi	r31, 0x00	; 0
     dce:	80 81       	ld	r24, Z
     dd0:	82 68       	ori	r24, 0x82	; 130
     dd2:	80 83       	st	Z, r24
	
	OCR1A = PWM_MID;
     dd4:	86 e8       	ldi	r24, 0x86	; 134
     dd6:	9b e0       	ldi	r25, 0x0B	; 11
     dd8:	90 93 89 00 	sts	0x0089, r25
     ddc:	80 93 88 00 	sts	0x0088, r24
     de0:	08 95       	ret

00000de2 <pwm_set_duty>:
}


void pwm_set_duty(int8_t duty){
     de2:	88 23       	and	r24, r24
     de4:	0c f4       	brge	.+2      	; 0xde8 <pwm_set_duty+0x6>
     de6:	80 e0       	ldi	r24, 0x00	; 0
     de8:	85 36       	cpi	r24, 0x65	; 101
     dea:	0c f0       	brlt	.+2      	; 0xdee <pwm_set_duty+0xc>
     dec:	84 e6       	ldi	r24, 0x64	; 100
		duty = 0;
	}
	
	//fprintf(&uart_out, "duty: %i\n", duty);
	
	OCR1A = PWM_MIN + PWM_RES*duty;
     dee:	23 e1       	ldi	r18, 0x13	; 19
     df0:	82 02       	muls	r24, r18
     df2:	c0 01       	movw	r24, r0
     df4:	11 24       	eor	r1, r1
     df6:	80 53       	subi	r24, 0x30	; 48
     df8:	98 4f       	sbci	r25, 0xF8	; 248
     dfa:	90 93 89 00 	sts	0x0089, r25
     dfe:	80 93 88 00 	sts	0x0088, r24
     e02:	08 95       	ret

00000e04 <__vector_47>:

#include <avr/io.h>
#include <util/delay.h>
#include <avr/interrupt.h>

ISR(TIMER5_COMPA_vect){
     e04:	1f 92       	push	r1
     e06:	0f 92       	push	r0
     e08:	0f b6       	in	r0, 0x3f	; 63
     e0a:	0f 92       	push	r0
     e0c:	11 24       	eor	r1, r1
     e0e:	0b b6       	in	r0, 0x3b	; 59
     e10:	0f 92       	push	r0
     e12:	8f 93       	push	r24
     e14:	ef 93       	push	r30
     e16:	ff 93       	push	r31
	PORTE |= (1 << PE4);
     e18:	74 9a       	sbi	0x0e, 4	; 14
	
	TIMSK5 &= ~(1 << OCIE5A);
     e1a:	e3 e7       	ldi	r30, 0x73	; 115
     e1c:	f0 e0       	ldi	r31, 0x00	; 0
     e1e:	80 81       	ld	r24, Z
     e20:	8d 7f       	andi	r24, 0xFD	; 253
     e22:	80 83       	st	Z, r24
}
     e24:	ff 91       	pop	r31
     e26:	ef 91       	pop	r30
     e28:	8f 91       	pop	r24
     e2a:	0f 90       	pop	r0
     e2c:	0b be       	out	0x3b, r0	; 59
     e2e:	0f 90       	pop	r0
     e30:	0f be       	out	0x3f, r0	; 63
     e32:	0f 90       	pop	r0
     e34:	1f 90       	pop	r1
     e36:	18 95       	reti

00000e38 <solenoid_init>:


void solenoid_init(){
	// set up interrupt
	TCCR5A |= (1 << COM5A1); //| (1 << FOC3A); // CTC, Top=OCR3A
     e38:	e0 e2       	ldi	r30, 0x20	; 32
     e3a:	f1 e0       	ldi	r31, 0x01	; 1
     e3c:	80 81       	ld	r24, Z
     e3e:	80 68       	ori	r24, 0x80	; 128
     e40:	80 83       	st	Z, r24
		
	// prescaler=1024 and OCR3A=128 gives frequency of 60 Hz
	TCCR5B |= (1 << WGM52) | (1 << CS52) | (1 << CS50);
     e42:	e1 e2       	ldi	r30, 0x21	; 33
     e44:	f1 e0       	ldi	r31, 0x01	; 1
     e46:	80 81       	ld	r24, Z
     e48:	8d 60       	ori	r24, 0x0D	; 13
     e4a:	80 83       	st	Z, r24
	OCR5A = 5000; //128; // 30 Hz
     e4c:	88 e8       	ldi	r24, 0x88	; 136
     e4e:	93 e1       	ldi	r25, 0x13	; 19
     e50:	90 93 29 01 	sts	0x0129, r25
     e54:	80 93 28 01 	sts	0x0128, r24
	
	
	
	DDRE |= (1 << PE4);
     e58:	6c 9a       	sbi	0x0d, 4	; 13
	PORTE |= (1 << PE4);
     e5a:	74 9a       	sbi	0x0e, 4	; 14
     e5c:	08 95       	ret

00000e5e <solenoid_trigger>:
}


void solenoid_trigger(){
	PORTE &= ~(1 << PE4);
     e5e:	74 98       	cbi	0x0e, 4	; 14
	
	TIMSK5 |= (1 << OCIE5A);
     e60:	e3 e7       	ldi	r30, 0x73	; 115
     e62:	f0 e0       	ldi	r31, 0x00	; 0
     e64:	80 81       	ld	r24, Z
     e66:	82 60       	ori	r24, 0x02	; 2
     e68:	80 83       	st	Z, r24
     e6a:	08 95       	ret

00000e6c <spi_ss_low>:
#include "avr/io.h"
#include <stdio.h>

/// Set slave select pin low
void spi_ss_low(){
	PORTB &= ~(1 << PB7);
     e6c:	2f 98       	cbi	0x05, 7	; 5
     e6e:	08 95       	ret

00000e70 <spi_ss_high>:
}

/// Set slave select pin high
void spi_ss_high(){
	PORTB |= (1 << PB7);
     e70:	2f 9a       	sbi	0x05, 7	; 5
     e72:	08 95       	ret

00000e74 <spi_init>:

/// Initialize Atmega162 as SPI master
void spi_init(void)
{
	// setup IO pins
	DDRB |= (1<<DDB1 | 1<<DDB2 | 1<<DDB7 | 1<<DDB0);
     e74:	84 b1       	in	r24, 0x04	; 4
     e76:	87 68       	ori	r24, 0x87	; 135
     e78:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1<<DDB3); // not necessary
     e7a:	23 98       	cbi	0x04, 3	; 4
	
	// setup SPI
	SPCR = (1<<SPE | 1<<MSTR | 1<<SPR1 | 1<<SPR0 | 1<<CPOL | 1<<CPHA ) & ~(/*1<<CPOL | 1<<CPHA |*/ 1<<DORD);
     e7c:	8f e5       	ldi	r24, 0x5F	; 95
     e7e:	8c bd       	out	0x2c, r24	; 44
     e80:	08 95       	ret

00000e82 <spi_transmit>:
 * @param[in] data One byte of data to transmit
 * @returns Data recieved.
 */
uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     e82:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     e84:	0d b4       	in	r0, 0x2d	; 45
     e86:	07 fe       	sbrs	r0, 7
     e88:	fd cf       	rjmp	.-6      	; 0xe84 <spi_transmit+0x2>
	
	return SPDR;
     e8a:	8e b5       	in	r24, 0x2e	; 46
}
     e8c:	08 95       	ret

00000e8e <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     e8e:	8c e0       	ldi	r24, 0x0C	; 12
     e90:	80 93 b8 00 	sts	0x00B8, r24
     e94:	8f ef       	ldi	r24, 0xFF	; 255
     e96:	80 93 bb 00 	sts	0x00BB, r24
     e9a:	84 e0       	ldi	r24, 0x04	; 4
     e9c:	80 93 bc 00 	sts	0x00BC, r24
     ea0:	08 95       	ret

00000ea2 <TWI_Start_Transceiver_With_Data>:
     ea2:	ff 92       	push	r15
     ea4:	0f 93       	push	r16
     ea6:	1f 93       	push	r17
     ea8:	cf 93       	push	r28
     eaa:	df 93       	push	r29
     eac:	8c 01       	movw	r16, r24
     eae:	f6 2e       	mov	r15, r22
     eb0:	80 91 bc 00 	lds	r24, 0x00BC
     eb4:	80 ff       	sbrs	r24, 0
     eb6:	0a c0       	rjmp	.+20     	; 0xecc <TWI_Start_Transceiver_With_Data+0x2a>
     eb8:	cc eb       	ldi	r28, 0xBC	; 188
     eba:	d0 e0       	ldi	r29, 0x00	; 0
     ebc:	63 e0       	ldi	r22, 0x03	; 3
     ebe:	72 e0       	ldi	r23, 0x02	; 2
     ec0:	8c e2       	ldi	r24, 0x2C	; 44
     ec2:	90 e0       	ldi	r25, 0x00	; 0
     ec4:	41 d1       	rcall	.+642    	; 0x1148 <fputc>
     ec6:	88 81       	ld	r24, Y
     ec8:	80 fd       	sbrc	r24, 0
     eca:	f8 cf       	rjmp	.-16     	; 0xebc <TWI_Start_Transceiver_With_Data+0x1a>
     ecc:	f0 92 3d 04 	sts	0x043D, r15
     ed0:	f8 01       	movw	r30, r16
     ed2:	80 81       	ld	r24, Z
     ed4:	80 93 3e 04 	sts	0x043E, r24
     ed8:	80 fd       	sbrc	r24, 0
     eda:	0d c0       	rjmp	.+26     	; 0xef6 <TWI_Start_Transceiver_With_Data+0x54>
     edc:	f1 e0       	ldi	r31, 0x01	; 1
     ede:	ff 15       	cp	r31, r15
     ee0:	50 f4       	brcc	.+20     	; 0xef6 <TWI_Start_Transceiver_With_Data+0x54>
     ee2:	d8 01       	movw	r26, r16
     ee4:	11 96       	adiw	r26, 0x01	; 1
     ee6:	ef e3       	ldi	r30, 0x3F	; 63
     ee8:	f4 e0       	ldi	r31, 0x04	; 4
     eea:	81 e0       	ldi	r24, 0x01	; 1
     eec:	9d 91       	ld	r25, X+
     eee:	91 93       	st	Z+, r25
     ef0:	8f 5f       	subi	r24, 0xFF	; 255
     ef2:	8f 11       	cpse	r24, r15
     ef4:	fb cf       	rjmp	.-10     	; 0xeec <TWI_Start_Transceiver_With_Data+0x4a>
     ef6:	10 92 3c 04 	sts	0x043C, r1
     efa:	88 ef       	ldi	r24, 0xF8	; 248
     efc:	80 93 02 02 	sts	0x0202, r24
     f00:	85 ea       	ldi	r24, 0xA5	; 165
     f02:	80 93 bc 00 	sts	0x00BC, r24
     f06:	df 91       	pop	r29
     f08:	cf 91       	pop	r28
     f0a:	1f 91       	pop	r17
     f0c:	0f 91       	pop	r16
     f0e:	ff 90       	pop	r15
     f10:	08 95       	ret

00000f12 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     f12:	1f 92       	push	r1
     f14:	0f 92       	push	r0
     f16:	0f b6       	in	r0, 0x3f	; 63
     f18:	0f 92       	push	r0
     f1a:	11 24       	eor	r1, r1
     f1c:	0b b6       	in	r0, 0x3b	; 59
     f1e:	0f 92       	push	r0
     f20:	2f 93       	push	r18
     f22:	3f 93       	push	r19
     f24:	8f 93       	push	r24
     f26:	9f 93       	push	r25
     f28:	af 93       	push	r26
     f2a:	bf 93       	push	r27
     f2c:	ef 93       	push	r30
     f2e:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     f30:	80 91 b9 00 	lds	r24, 0x00B9
     f34:	90 e0       	ldi	r25, 0x00	; 0
     f36:	fc 01       	movw	r30, r24
     f38:	38 97       	sbiw	r30, 0x08	; 8
     f3a:	e1 35       	cpi	r30, 0x51	; 81
     f3c:	f1 05       	cpc	r31, r1
     f3e:	08 f0       	brcs	.+2      	; 0xf42 <__vector_39+0x30>
     f40:	55 c0       	rjmp	.+170    	; 0xfec <__vector_39+0xda>
     f42:	ee 58       	subi	r30, 0x8E	; 142
     f44:	ff 4f       	sbci	r31, 0xFF	; 255
     f46:	d2 c0       	rjmp	.+420    	; 0x10ec <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     f48:	10 92 3b 04 	sts	0x043B, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     f4c:	e0 91 3b 04 	lds	r30, 0x043B
     f50:	80 91 3d 04 	lds	r24, 0x043D
     f54:	e8 17       	cp	r30, r24
     f56:	70 f4       	brcc	.+28     	; 0xf74 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     f58:	81 e0       	ldi	r24, 0x01	; 1
     f5a:	8e 0f       	add	r24, r30
     f5c:	80 93 3b 04 	sts	0x043B, r24
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	e2 5c       	subi	r30, 0xC2	; 194
     f64:	fb 4f       	sbci	r31, 0xFB	; 251
     f66:	80 81       	ld	r24, Z
     f68:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f6c:	85 e8       	ldi	r24, 0x85	; 133
     f6e:	80 93 bc 00 	sts	0x00BC, r24
     f72:	43 c0       	rjmp	.+134    	; 0xffa <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     f74:	80 91 3c 04 	lds	r24, 0x043C
     f78:	81 60       	ori	r24, 0x01	; 1
     f7a:	80 93 3c 04 	sts	0x043C, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     f7e:	84 e9       	ldi	r24, 0x94	; 148
     f80:	80 93 bc 00 	sts	0x00BC, r24
     f84:	3a c0       	rjmp	.+116    	; 0xffa <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     f86:	e0 91 3b 04 	lds	r30, 0x043B
     f8a:	81 e0       	ldi	r24, 0x01	; 1
     f8c:	8e 0f       	add	r24, r30
     f8e:	80 93 3b 04 	sts	0x043B, r24
     f92:	80 91 bb 00 	lds	r24, 0x00BB
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	e2 5c       	subi	r30, 0xC2	; 194
     f9a:	fb 4f       	sbci	r31, 0xFB	; 251
     f9c:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     f9e:	20 91 3b 04 	lds	r18, 0x043B
     fa2:	30 e0       	ldi	r19, 0x00	; 0
     fa4:	80 91 3d 04 	lds	r24, 0x043D
     fa8:	90 e0       	ldi	r25, 0x00	; 0
     faa:	01 97       	sbiw	r24, 0x01	; 1
     fac:	28 17       	cp	r18, r24
     fae:	39 07       	cpc	r19, r25
     fb0:	24 f4       	brge	.+8      	; 0xfba <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     fb2:	85 ec       	ldi	r24, 0xC5	; 197
     fb4:	80 93 bc 00 	sts	0x00BC, r24
     fb8:	20 c0       	rjmp	.+64     	; 0xffa <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     fba:	85 e8       	ldi	r24, 0x85	; 133
     fbc:	80 93 bc 00 	sts	0x00BC, r24
     fc0:	1c c0       	rjmp	.+56     	; 0xffa <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     fc2:	80 91 bb 00 	lds	r24, 0x00BB
     fc6:	e0 91 3b 04 	lds	r30, 0x043B
     fca:	f0 e0       	ldi	r31, 0x00	; 0
     fcc:	e2 5c       	subi	r30, 0xC2	; 194
     fce:	fb 4f       	sbci	r31, 0xFB	; 251
     fd0:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     fd2:	80 91 3c 04 	lds	r24, 0x043C
     fd6:	81 60       	ori	r24, 0x01	; 1
     fd8:	80 93 3c 04 	sts	0x043C, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     fdc:	84 e9       	ldi	r24, 0x94	; 148
     fde:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     fe2:	0b c0       	rjmp	.+22     	; 0xffa <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     fe4:	85 ea       	ldi	r24, 0xA5	; 165
     fe6:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     fea:	07 c0       	rjmp	.+14     	; 0xffa <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     fec:	80 91 b9 00 	lds	r24, 0x00B9
     ff0:	80 93 02 02 	sts	0x0202, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     ff4:	84 e0       	ldi	r24, 0x04	; 4
     ff6:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     ffa:	ff 91       	pop	r31
     ffc:	ef 91       	pop	r30
     ffe:	bf 91       	pop	r27
    1000:	af 91       	pop	r26
    1002:	9f 91       	pop	r25
    1004:	8f 91       	pop	r24
    1006:	3f 91       	pop	r19
    1008:	2f 91       	pop	r18
    100a:	0f 90       	pop	r0
    100c:	0b be       	out	0x3b, r0	; 59
    100e:	0f 90       	pop	r0
    1010:	0f be       	out	0x3f, r0	; 63
    1012:	0f 90       	pop	r0
    1014:	1f 90       	pop	r1
    1016:	18 95       	reti

00001018 <uart_send>:
	{
		returnval = recv_buffer[recvtail++];
		recvtail = recvtail%BUFFER_MAX;
	}
	return returnval;
}
    1018:	e0 ec       	ldi	r30, 0xC0	; 192
    101a:	f0 e0       	ldi	r31, 0x00	; 0
    101c:	90 81       	ld	r25, Z
    101e:	95 ff       	sbrs	r25, 5
    1020:	fd cf       	rjmp	.-6      	; 0x101c <uart_send+0x4>
    1022:	80 93 c6 00 	sts	0x00C6, r24
    1026:	80 e0       	ldi	r24, 0x00	; 0
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	08 95       	ret

0000102c <__vector_25>:
volatile char recv_buffer[BUFFER_MAX]; 	/*!< Buffer for storing recieved data*/
volatile int recvhead = 0;				/*!< Head of buffer. Where next recieved byte will be placed. */
volatile int recvtail = 0;				/*!< Tail of buffer. Where next read will occour. */

/// Interrupt vector for Rx. Place recieved data into buffer.
ISR(USART0_RX_vect){
    102c:	1f 92       	push	r1
    102e:	0f 92       	push	r0
    1030:	0f b6       	in	r0, 0x3f	; 63
    1032:	0f 92       	push	r0
    1034:	11 24       	eor	r1, r1
    1036:	0b b6       	in	r0, 0x3b	; 59
    1038:	0f 92       	push	r0
    103a:	2f 93       	push	r18
    103c:	3f 93       	push	r19
    103e:	4f 93       	push	r20
    1040:	8f 93       	push	r24
    1042:	9f 93       	push	r25
    1044:	ef 93       	push	r30
    1046:	ff 93       	push	r31
	char input = UDR0;
    1048:	40 91 c6 00 	lds	r20, 0x00C6
	if((recvhead+1)%BUFFER_MAX != recvtail){		// Sjekk at bufferen ikke er full
    104c:	80 91 44 04 	lds	r24, 0x0444
    1050:	90 91 45 04 	lds	r25, 0x0445
    1054:	20 91 42 04 	lds	r18, 0x0442
    1058:	30 91 43 04 	lds	r19, 0x0443
    105c:	01 96       	adiw	r24, 0x01	; 1
    105e:	8f 77       	andi	r24, 0x7F	; 127
    1060:	90 78       	andi	r25, 0x80	; 128
    1062:	99 23       	and	r25, r25
    1064:	24 f4       	brge	.+8      	; 0x106e <__vector_25+0x42>
    1066:	01 97       	sbiw	r24, 0x01	; 1
    1068:	80 68       	ori	r24, 0x80	; 128
    106a:	9f 6f       	ori	r25, 0xFF	; 255
    106c:	01 96       	adiw	r24, 0x01	; 1
    106e:	82 17       	cp	r24, r18
    1070:	93 07       	cpc	r25, r19
    1072:	c1 f0       	breq	.+48     	; 0x10a4 <__vector_25+0x78>
		recv_buffer[recvhead] = input;				// If so, legg inn byte
    1074:	e0 91 44 04 	lds	r30, 0x0444
    1078:	f0 91 45 04 	lds	r31, 0x0445
    107c:	e2 5b       	subi	r30, 0xB2	; 178
    107e:	fb 4f       	sbci	r31, 0xFB	; 251
    1080:	40 83       	st	Z, r20
		recvhead = (recvhead+1)%BUFFER_MAX;
    1082:	80 91 44 04 	lds	r24, 0x0444
    1086:	90 91 45 04 	lds	r25, 0x0445
    108a:	01 96       	adiw	r24, 0x01	; 1
    108c:	8f 77       	andi	r24, 0x7F	; 127
    108e:	90 78       	andi	r25, 0x80	; 128
    1090:	99 23       	and	r25, r25
    1092:	24 f4       	brge	.+8      	; 0x109c <__vector_25+0x70>
    1094:	01 97       	sbiw	r24, 0x01	; 1
    1096:	80 68       	ori	r24, 0x80	; 128
    1098:	9f 6f       	ori	r25, 0xFF	; 255
    109a:	01 96       	adiw	r24, 0x01	; 1
    109c:	90 93 45 04 	sts	0x0445, r25
    10a0:	80 93 44 04 	sts	0x0444, r24
	}

}
    10a4:	ff 91       	pop	r31
    10a6:	ef 91       	pop	r30
    10a8:	9f 91       	pop	r25
    10aa:	8f 91       	pop	r24
    10ac:	4f 91       	pop	r20
    10ae:	3f 91       	pop	r19
    10b0:	2f 91       	pop	r18
    10b2:	0f 90       	pop	r0
    10b4:	0b be       	out	0x3b, r0	; 59
    10b6:	0f 90       	pop	r0
    10b8:	0f be       	out	0x3f, r0	; 63
    10ba:	0f 90       	pop	r0
    10bc:	1f 90       	pop	r1
    10be:	18 95       	reti

000010c0 <uart_init>:
///Initialize uart
void uart_init(void){
	
	// set baud rate
	int timerval = (F_CPU/(16*BAUD) - 1);
	UBRR0L = timerval&0xFF;
    10c0:	87 e6       	ldi	r24, 0x67	; 103
    10c2:	80 93 c4 00 	sts	0x00C4, r24
	UBRR0H = (timerval>>8)&0x0F;
    10c6:	10 92 c5 00 	sts	0x00C5, r1
	
	// enable interupts on Rx & Tx, and enable Rx & Tx
	UCSR0B |= (1 << RXCIE0) | (1 << TXEN0);
    10ca:	e1 ec       	ldi	r30, 0xC1	; 193
    10cc:	f0 e0       	ldi	r31, 0x00	; 0
    10ce:	80 81       	ld	r24, Z
    10d0:	88 68       	ori	r24, 0x88	; 136
    10d2:	80 83       	st	Z, r24
	
	// enable async mode
	UCSR0C &= ~(1 << UMSEL01); // changed from UMSEL0
    10d4:	e2 ec       	ldi	r30, 0xC2	; 194
    10d6:	f0 e0       	ldi	r31, 0x00	; 0
    10d8:	80 81       	ld	r24, Z
    10da:	8f 77       	andi	r24, 0x7F	; 127
    10dc:	80 83       	st	Z, r24
	
	// parity disable
	UCSR0C &= ~((1 << UPM00) | (1 << UPM10));
    10de:	80 81       	ld	r24, Z
    10e0:	8f 7e       	andi	r24, 0xEF	; 239
    10e2:	80 83       	st	Z, r24
	
	// stop bit to 1
	UCSR0C &= ~(1 << USBS0);
    10e4:	80 81       	ld	r24, Z
    10e6:	87 7f       	andi	r24, 0xF7	; 247
    10e8:	80 83       	st	Z, r24
    10ea:	08 95       	ret

000010ec <__tablejump2__>:
    10ec:	ee 0f       	add	r30, r30
    10ee:	ff 1f       	adc	r31, r31

000010f0 <__tablejump__>:
    10f0:	05 90       	lpm	r0, Z+
    10f2:	f4 91       	lpm	r31, Z
    10f4:	e0 2d       	mov	r30, r0
    10f6:	19 94       	eijmp

000010f8 <__umulhisi3>:
    10f8:	a2 9f       	mul	r26, r18
    10fa:	b0 01       	movw	r22, r0
    10fc:	b3 9f       	mul	r27, r19
    10fe:	c0 01       	movw	r24, r0
    1100:	a3 9f       	mul	r26, r19
    1102:	70 0d       	add	r23, r0
    1104:	81 1d       	adc	r24, r1
    1106:	11 24       	eor	r1, r1
    1108:	91 1d       	adc	r25, r1
    110a:	b2 9f       	mul	r27, r18
    110c:	70 0d       	add	r23, r0
    110e:	81 1d       	adc	r24, r1
    1110:	11 24       	eor	r1, r1
    1112:	91 1d       	adc	r25, r1
    1114:	08 95       	ret

00001116 <__muluhisi3>:
    1116:	f0 df       	rcall	.-32     	; 0x10f8 <__umulhisi3>
    1118:	a5 9f       	mul	r26, r21
    111a:	90 0d       	add	r25, r0
    111c:	b4 9f       	mul	r27, r20
    111e:	90 0d       	add	r25, r0
    1120:	a4 9f       	mul	r26, r20
    1122:	80 0d       	add	r24, r0
    1124:	91 1d       	adc	r25, r1
    1126:	11 24       	eor	r1, r1
    1128:	08 95       	ret

0000112a <fprintf>:
    112a:	cf 93       	push	r28
    112c:	df 93       	push	r29
    112e:	cd b7       	in	r28, 0x3d	; 61
    1130:	de b7       	in	r29, 0x3e	; 62
    1132:	ae 01       	movw	r20, r28
    1134:	46 5f       	subi	r20, 0xF6	; 246
    1136:	5f 4f       	sbci	r21, 0xFF	; 255
    1138:	68 85       	ldd	r22, Y+8	; 0x08
    113a:	79 85       	ldd	r23, Y+9	; 0x09
    113c:	8e 81       	ldd	r24, Y+6	; 0x06
    113e:	9f 81       	ldd	r25, Y+7	; 0x07
    1140:	77 d0       	rcall	.+238    	; 0x1230 <vfprintf>
    1142:	df 91       	pop	r29
    1144:	cf 91       	pop	r28
    1146:	08 95       	ret

00001148 <fputc>:
    1148:	0f 93       	push	r16
    114a:	1f 93       	push	r17
    114c:	cf 93       	push	r28
    114e:	df 93       	push	r29
    1150:	18 2f       	mov	r17, r24
    1152:	09 2f       	mov	r16, r25
    1154:	eb 01       	movw	r28, r22
    1156:	8b 81       	ldd	r24, Y+3	; 0x03
    1158:	81 fd       	sbrc	r24, 1
    115a:	03 c0       	rjmp	.+6      	; 0x1162 <fputc+0x1a>
    115c:	8f ef       	ldi	r24, 0xFF	; 255
    115e:	9f ef       	ldi	r25, 0xFF	; 255
    1160:	20 c0       	rjmp	.+64     	; 0x11a2 <fputc+0x5a>
    1162:	82 ff       	sbrs	r24, 2
    1164:	10 c0       	rjmp	.+32     	; 0x1186 <fputc+0x3e>
    1166:	4e 81       	ldd	r20, Y+6	; 0x06
    1168:	5f 81       	ldd	r21, Y+7	; 0x07
    116a:	2c 81       	ldd	r18, Y+4	; 0x04
    116c:	3d 81       	ldd	r19, Y+5	; 0x05
    116e:	42 17       	cp	r20, r18
    1170:	53 07       	cpc	r21, r19
    1172:	7c f4       	brge	.+30     	; 0x1192 <fputc+0x4a>
    1174:	e8 81       	ld	r30, Y
    1176:	f9 81       	ldd	r31, Y+1	; 0x01
    1178:	9f 01       	movw	r18, r30
    117a:	2f 5f       	subi	r18, 0xFF	; 255
    117c:	3f 4f       	sbci	r19, 0xFF	; 255
    117e:	39 83       	std	Y+1, r19	; 0x01
    1180:	28 83       	st	Y, r18
    1182:	10 83       	st	Z, r17
    1184:	06 c0       	rjmp	.+12     	; 0x1192 <fputc+0x4a>
    1186:	e8 85       	ldd	r30, Y+8	; 0x08
    1188:	f9 85       	ldd	r31, Y+9	; 0x09
    118a:	81 2f       	mov	r24, r17
    118c:	19 95       	eicall
    118e:	89 2b       	or	r24, r25
    1190:	29 f7       	brne	.-54     	; 0x115c <fputc+0x14>
    1192:	2e 81       	ldd	r18, Y+6	; 0x06
    1194:	3f 81       	ldd	r19, Y+7	; 0x07
    1196:	2f 5f       	subi	r18, 0xFF	; 255
    1198:	3f 4f       	sbci	r19, 0xFF	; 255
    119a:	3f 83       	std	Y+7, r19	; 0x07
    119c:	2e 83       	std	Y+6, r18	; 0x06
    119e:	81 2f       	mov	r24, r17
    11a0:	90 2f       	mov	r25, r16
    11a2:	df 91       	pop	r29
    11a4:	cf 91       	pop	r28
    11a6:	1f 91       	pop	r17
    11a8:	0f 91       	pop	r16
    11aa:	08 95       	ret

000011ac <fwrite>:
    11ac:	8f 92       	push	r8
    11ae:	9f 92       	push	r9
    11b0:	af 92       	push	r10
    11b2:	bf 92       	push	r11
    11b4:	cf 92       	push	r12
    11b6:	df 92       	push	r13
    11b8:	ef 92       	push	r14
    11ba:	ff 92       	push	r15
    11bc:	0f 93       	push	r16
    11be:	1f 93       	push	r17
    11c0:	cf 93       	push	r28
    11c2:	df 93       	push	r29
    11c4:	6b 01       	movw	r12, r22
    11c6:	4a 01       	movw	r8, r20
    11c8:	79 01       	movw	r14, r18
    11ca:	d9 01       	movw	r26, r18
    11cc:	13 96       	adiw	r26, 0x03	; 3
    11ce:	2c 91       	ld	r18, X
    11d0:	21 ff       	sbrs	r18, 1
    11d2:	1d c0       	rjmp	.+58     	; 0x120e <fwrite+0x62>
    11d4:	c0 e0       	ldi	r28, 0x00	; 0
    11d6:	d0 e0       	ldi	r29, 0x00	; 0
    11d8:	c8 15       	cp	r28, r8
    11da:	d9 05       	cpc	r29, r9
    11dc:	d9 f0       	breq	.+54     	; 0x1214 <fwrite+0x68>
    11de:	8c 01       	movw	r16, r24
    11e0:	5c 01       	movw	r10, r24
    11e2:	ac 0c       	add	r10, r12
    11e4:	bd 1c       	adc	r11, r13
    11e6:	c8 01       	movw	r24, r16
    11e8:	0a 15       	cp	r16, r10
    11ea:	1b 05       	cpc	r17, r11
    11ec:	71 f0       	breq	.+28     	; 0x120a <fwrite+0x5e>
    11ee:	0f 5f       	subi	r16, 0xFF	; 255
    11f0:	1f 4f       	sbci	r17, 0xFF	; 255
    11f2:	d7 01       	movw	r26, r14
    11f4:	18 96       	adiw	r26, 0x08	; 8
    11f6:	ed 91       	ld	r30, X+
    11f8:	fc 91       	ld	r31, X
    11fa:	19 97       	sbiw	r26, 0x09	; 9
    11fc:	b7 01       	movw	r22, r14
    11fe:	dc 01       	movw	r26, r24
    1200:	8c 91       	ld	r24, X
    1202:	19 95       	eicall
    1204:	89 2b       	or	r24, r25
    1206:	79 f3       	breq	.-34     	; 0x11e6 <fwrite+0x3a>
    1208:	05 c0       	rjmp	.+10     	; 0x1214 <fwrite+0x68>
    120a:	21 96       	adiw	r28, 0x01	; 1
    120c:	e5 cf       	rjmp	.-54     	; 0x11d8 <fwrite+0x2c>
    120e:	80 e0       	ldi	r24, 0x00	; 0
    1210:	90 e0       	ldi	r25, 0x00	; 0
    1212:	01 c0       	rjmp	.+2      	; 0x1216 <fwrite+0x6a>
    1214:	ce 01       	movw	r24, r28
    1216:	df 91       	pop	r29
    1218:	cf 91       	pop	r28
    121a:	1f 91       	pop	r17
    121c:	0f 91       	pop	r16
    121e:	ff 90       	pop	r15
    1220:	ef 90       	pop	r14
    1222:	df 90       	pop	r13
    1224:	cf 90       	pop	r12
    1226:	bf 90       	pop	r11
    1228:	af 90       	pop	r10
    122a:	9f 90       	pop	r9
    122c:	8f 90       	pop	r8
    122e:	08 95       	ret

00001230 <vfprintf>:
    1230:	2f 92       	push	r2
    1232:	3f 92       	push	r3
    1234:	4f 92       	push	r4
    1236:	5f 92       	push	r5
    1238:	6f 92       	push	r6
    123a:	7f 92       	push	r7
    123c:	8f 92       	push	r8
    123e:	9f 92       	push	r9
    1240:	af 92       	push	r10
    1242:	bf 92       	push	r11
    1244:	cf 92       	push	r12
    1246:	df 92       	push	r13
    1248:	ef 92       	push	r14
    124a:	ff 92       	push	r15
    124c:	0f 93       	push	r16
    124e:	1f 93       	push	r17
    1250:	cf 93       	push	r28
    1252:	df 93       	push	r29
    1254:	cd b7       	in	r28, 0x3d	; 61
    1256:	de b7       	in	r29, 0x3e	; 62
    1258:	2c 97       	sbiw	r28, 0x0c	; 12
    125a:	0f b6       	in	r0, 0x3f	; 63
    125c:	f8 94       	cli
    125e:	de bf       	out	0x3e, r29	; 62
    1260:	0f be       	out	0x3f, r0	; 63
    1262:	cd bf       	out	0x3d, r28	; 61
    1264:	7c 01       	movw	r14, r24
    1266:	6b 01       	movw	r12, r22
    1268:	8a 01       	movw	r16, r20
    126a:	fc 01       	movw	r30, r24
    126c:	17 82       	std	Z+7, r1	; 0x07
    126e:	16 82       	std	Z+6, r1	; 0x06
    1270:	83 81       	ldd	r24, Z+3	; 0x03
    1272:	81 ff       	sbrs	r24, 1
    1274:	b0 c1       	rjmp	.+864    	; 0x15d6 <vfprintf+0x3a6>
    1276:	ce 01       	movw	r24, r28
    1278:	01 96       	adiw	r24, 0x01	; 1
    127a:	4c 01       	movw	r8, r24
    127c:	f7 01       	movw	r30, r14
    127e:	93 81       	ldd	r25, Z+3	; 0x03
    1280:	f6 01       	movw	r30, r12
    1282:	93 fd       	sbrc	r25, 3
    1284:	85 91       	lpm	r24, Z+
    1286:	93 ff       	sbrs	r25, 3
    1288:	81 91       	ld	r24, Z+
    128a:	6f 01       	movw	r12, r30
    128c:	88 23       	and	r24, r24
    128e:	09 f4       	brne	.+2      	; 0x1292 <vfprintf+0x62>
    1290:	9e c1       	rjmp	.+828    	; 0x15ce <vfprintf+0x39e>
    1292:	85 32       	cpi	r24, 0x25	; 37
    1294:	39 f4       	brne	.+14     	; 0x12a4 <vfprintf+0x74>
    1296:	93 fd       	sbrc	r25, 3
    1298:	85 91       	lpm	r24, Z+
    129a:	93 ff       	sbrs	r25, 3
    129c:	81 91       	ld	r24, Z+
    129e:	6f 01       	movw	r12, r30
    12a0:	85 32       	cpi	r24, 0x25	; 37
    12a2:	21 f4       	brne	.+8      	; 0x12ac <vfprintf+0x7c>
    12a4:	b7 01       	movw	r22, r14
    12a6:	90 e0       	ldi	r25, 0x00	; 0
    12a8:	4f df       	rcall	.-354    	; 0x1148 <fputc>
    12aa:	e8 cf       	rjmp	.-48     	; 0x127c <vfprintf+0x4c>
    12ac:	51 2c       	mov	r5, r1
    12ae:	31 2c       	mov	r3, r1
    12b0:	20 e0       	ldi	r18, 0x00	; 0
    12b2:	20 32       	cpi	r18, 0x20	; 32
    12b4:	a0 f4       	brcc	.+40     	; 0x12de <vfprintf+0xae>
    12b6:	8b 32       	cpi	r24, 0x2B	; 43
    12b8:	69 f0       	breq	.+26     	; 0x12d4 <vfprintf+0xa4>
    12ba:	30 f4       	brcc	.+12     	; 0x12c8 <vfprintf+0x98>
    12bc:	80 32       	cpi	r24, 0x20	; 32
    12be:	59 f0       	breq	.+22     	; 0x12d6 <vfprintf+0xa6>
    12c0:	83 32       	cpi	r24, 0x23	; 35
    12c2:	69 f4       	brne	.+26     	; 0x12de <vfprintf+0xae>
    12c4:	20 61       	ori	r18, 0x10	; 16
    12c6:	2c c0       	rjmp	.+88     	; 0x1320 <vfprintf+0xf0>
    12c8:	8d 32       	cpi	r24, 0x2D	; 45
    12ca:	39 f0       	breq	.+14     	; 0x12da <vfprintf+0xaa>
    12cc:	80 33       	cpi	r24, 0x30	; 48
    12ce:	39 f4       	brne	.+14     	; 0x12de <vfprintf+0xae>
    12d0:	21 60       	ori	r18, 0x01	; 1
    12d2:	26 c0       	rjmp	.+76     	; 0x1320 <vfprintf+0xf0>
    12d4:	22 60       	ori	r18, 0x02	; 2
    12d6:	24 60       	ori	r18, 0x04	; 4
    12d8:	23 c0       	rjmp	.+70     	; 0x1320 <vfprintf+0xf0>
    12da:	28 60       	ori	r18, 0x08	; 8
    12dc:	21 c0       	rjmp	.+66     	; 0x1320 <vfprintf+0xf0>
    12de:	27 fd       	sbrc	r18, 7
    12e0:	27 c0       	rjmp	.+78     	; 0x1330 <vfprintf+0x100>
    12e2:	30 ed       	ldi	r19, 0xD0	; 208
    12e4:	38 0f       	add	r19, r24
    12e6:	3a 30       	cpi	r19, 0x0A	; 10
    12e8:	78 f4       	brcc	.+30     	; 0x1308 <vfprintf+0xd8>
    12ea:	26 ff       	sbrs	r18, 6
    12ec:	06 c0       	rjmp	.+12     	; 0x12fa <vfprintf+0xca>
    12ee:	fa e0       	ldi	r31, 0x0A	; 10
    12f0:	5f 9e       	mul	r5, r31
    12f2:	30 0d       	add	r19, r0
    12f4:	11 24       	eor	r1, r1
    12f6:	53 2e       	mov	r5, r19
    12f8:	13 c0       	rjmp	.+38     	; 0x1320 <vfprintf+0xf0>
    12fa:	8a e0       	ldi	r24, 0x0A	; 10
    12fc:	38 9e       	mul	r3, r24
    12fe:	30 0d       	add	r19, r0
    1300:	11 24       	eor	r1, r1
    1302:	33 2e       	mov	r3, r19
    1304:	20 62       	ori	r18, 0x20	; 32
    1306:	0c c0       	rjmp	.+24     	; 0x1320 <vfprintf+0xf0>
    1308:	8e 32       	cpi	r24, 0x2E	; 46
    130a:	21 f4       	brne	.+8      	; 0x1314 <vfprintf+0xe4>
    130c:	26 fd       	sbrc	r18, 6
    130e:	5f c1       	rjmp	.+702    	; 0x15ce <vfprintf+0x39e>
    1310:	20 64       	ori	r18, 0x40	; 64
    1312:	06 c0       	rjmp	.+12     	; 0x1320 <vfprintf+0xf0>
    1314:	8c 36       	cpi	r24, 0x6C	; 108
    1316:	11 f4       	brne	.+4      	; 0x131c <vfprintf+0xec>
    1318:	20 68       	ori	r18, 0x80	; 128
    131a:	02 c0       	rjmp	.+4      	; 0x1320 <vfprintf+0xf0>
    131c:	88 36       	cpi	r24, 0x68	; 104
    131e:	41 f4       	brne	.+16     	; 0x1330 <vfprintf+0x100>
    1320:	f6 01       	movw	r30, r12
    1322:	93 fd       	sbrc	r25, 3
    1324:	85 91       	lpm	r24, Z+
    1326:	93 ff       	sbrs	r25, 3
    1328:	81 91       	ld	r24, Z+
    132a:	6f 01       	movw	r12, r30
    132c:	81 11       	cpse	r24, r1
    132e:	c1 cf       	rjmp	.-126    	; 0x12b2 <vfprintf+0x82>
    1330:	98 2f       	mov	r25, r24
    1332:	9f 7d       	andi	r25, 0xDF	; 223
    1334:	95 54       	subi	r25, 0x45	; 69
    1336:	93 30       	cpi	r25, 0x03	; 3
    1338:	28 f4       	brcc	.+10     	; 0x1344 <vfprintf+0x114>
    133a:	0c 5f       	subi	r16, 0xFC	; 252
    133c:	1f 4f       	sbci	r17, 0xFF	; 255
    133e:	ff e3       	ldi	r31, 0x3F	; 63
    1340:	f9 83       	std	Y+1, r31	; 0x01
    1342:	0d c0       	rjmp	.+26     	; 0x135e <vfprintf+0x12e>
    1344:	83 36       	cpi	r24, 0x63	; 99
    1346:	31 f0       	breq	.+12     	; 0x1354 <vfprintf+0x124>
    1348:	83 37       	cpi	r24, 0x73	; 115
    134a:	71 f0       	breq	.+28     	; 0x1368 <vfprintf+0x138>
    134c:	83 35       	cpi	r24, 0x53	; 83
    134e:	09 f0       	breq	.+2      	; 0x1352 <vfprintf+0x122>
    1350:	57 c0       	rjmp	.+174    	; 0x1400 <vfprintf+0x1d0>
    1352:	21 c0       	rjmp	.+66     	; 0x1396 <vfprintf+0x166>
    1354:	f8 01       	movw	r30, r16
    1356:	80 81       	ld	r24, Z
    1358:	89 83       	std	Y+1, r24	; 0x01
    135a:	0e 5f       	subi	r16, 0xFE	; 254
    135c:	1f 4f       	sbci	r17, 0xFF	; 255
    135e:	44 24       	eor	r4, r4
    1360:	43 94       	inc	r4
    1362:	51 2c       	mov	r5, r1
    1364:	54 01       	movw	r10, r8
    1366:	14 c0       	rjmp	.+40     	; 0x1390 <vfprintf+0x160>
    1368:	38 01       	movw	r6, r16
    136a:	f2 e0       	ldi	r31, 0x02	; 2
    136c:	6f 0e       	add	r6, r31
    136e:	71 1c       	adc	r7, r1
    1370:	f8 01       	movw	r30, r16
    1372:	a0 80       	ld	r10, Z
    1374:	b1 80       	ldd	r11, Z+1	; 0x01
    1376:	26 ff       	sbrs	r18, 6
    1378:	03 c0       	rjmp	.+6      	; 0x1380 <vfprintf+0x150>
    137a:	65 2d       	mov	r22, r5
    137c:	70 e0       	ldi	r23, 0x00	; 0
    137e:	02 c0       	rjmp	.+4      	; 0x1384 <vfprintf+0x154>
    1380:	6f ef       	ldi	r22, 0xFF	; 255
    1382:	7f ef       	ldi	r23, 0xFF	; 255
    1384:	c5 01       	movw	r24, r10
    1386:	2c 87       	std	Y+12, r18	; 0x0c
    1388:	4c d1       	rcall	.+664    	; 0x1622 <strnlen>
    138a:	2c 01       	movw	r4, r24
    138c:	83 01       	movw	r16, r6
    138e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1390:	2f 77       	andi	r18, 0x7F	; 127
    1392:	22 2e       	mov	r2, r18
    1394:	16 c0       	rjmp	.+44     	; 0x13c2 <vfprintf+0x192>
    1396:	38 01       	movw	r6, r16
    1398:	f2 e0       	ldi	r31, 0x02	; 2
    139a:	6f 0e       	add	r6, r31
    139c:	71 1c       	adc	r7, r1
    139e:	f8 01       	movw	r30, r16
    13a0:	a0 80       	ld	r10, Z
    13a2:	b1 80       	ldd	r11, Z+1	; 0x01
    13a4:	26 ff       	sbrs	r18, 6
    13a6:	03 c0       	rjmp	.+6      	; 0x13ae <vfprintf+0x17e>
    13a8:	65 2d       	mov	r22, r5
    13aa:	70 e0       	ldi	r23, 0x00	; 0
    13ac:	02 c0       	rjmp	.+4      	; 0x13b2 <vfprintf+0x182>
    13ae:	6f ef       	ldi	r22, 0xFF	; 255
    13b0:	7f ef       	ldi	r23, 0xFF	; 255
    13b2:	c5 01       	movw	r24, r10
    13b4:	2c 87       	std	Y+12, r18	; 0x0c
    13b6:	2a d1       	rcall	.+596    	; 0x160c <strnlen_P>
    13b8:	2c 01       	movw	r4, r24
    13ba:	2c 85       	ldd	r18, Y+12	; 0x0c
    13bc:	20 68       	ori	r18, 0x80	; 128
    13be:	22 2e       	mov	r2, r18
    13c0:	83 01       	movw	r16, r6
    13c2:	23 fc       	sbrc	r2, 3
    13c4:	19 c0       	rjmp	.+50     	; 0x13f8 <vfprintf+0x1c8>
    13c6:	83 2d       	mov	r24, r3
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	48 16       	cp	r4, r24
    13cc:	59 06       	cpc	r5, r25
    13ce:	a0 f4       	brcc	.+40     	; 0x13f8 <vfprintf+0x1c8>
    13d0:	b7 01       	movw	r22, r14
    13d2:	80 e2       	ldi	r24, 0x20	; 32
    13d4:	90 e0       	ldi	r25, 0x00	; 0
    13d6:	b8 de       	rcall	.-656    	; 0x1148 <fputc>
    13d8:	3a 94       	dec	r3
    13da:	f5 cf       	rjmp	.-22     	; 0x13c6 <vfprintf+0x196>
    13dc:	f5 01       	movw	r30, r10
    13de:	27 fc       	sbrc	r2, 7
    13e0:	85 91       	lpm	r24, Z+
    13e2:	27 fe       	sbrs	r2, 7
    13e4:	81 91       	ld	r24, Z+
    13e6:	5f 01       	movw	r10, r30
    13e8:	b7 01       	movw	r22, r14
    13ea:	90 e0       	ldi	r25, 0x00	; 0
    13ec:	ad de       	rcall	.-678    	; 0x1148 <fputc>
    13ee:	31 10       	cpse	r3, r1
    13f0:	3a 94       	dec	r3
    13f2:	f1 e0       	ldi	r31, 0x01	; 1
    13f4:	4f 1a       	sub	r4, r31
    13f6:	51 08       	sbc	r5, r1
    13f8:	41 14       	cp	r4, r1
    13fa:	51 04       	cpc	r5, r1
    13fc:	79 f7       	brne	.-34     	; 0x13dc <vfprintf+0x1ac>
    13fe:	de c0       	rjmp	.+444    	; 0x15bc <vfprintf+0x38c>
    1400:	84 36       	cpi	r24, 0x64	; 100
    1402:	11 f0       	breq	.+4      	; 0x1408 <vfprintf+0x1d8>
    1404:	89 36       	cpi	r24, 0x69	; 105
    1406:	31 f5       	brne	.+76     	; 0x1454 <vfprintf+0x224>
    1408:	f8 01       	movw	r30, r16
    140a:	27 ff       	sbrs	r18, 7
    140c:	07 c0       	rjmp	.+14     	; 0x141c <vfprintf+0x1ec>
    140e:	60 81       	ld	r22, Z
    1410:	71 81       	ldd	r23, Z+1	; 0x01
    1412:	82 81       	ldd	r24, Z+2	; 0x02
    1414:	93 81       	ldd	r25, Z+3	; 0x03
    1416:	0c 5f       	subi	r16, 0xFC	; 252
    1418:	1f 4f       	sbci	r17, 0xFF	; 255
    141a:	08 c0       	rjmp	.+16     	; 0x142c <vfprintf+0x1fc>
    141c:	60 81       	ld	r22, Z
    141e:	71 81       	ldd	r23, Z+1	; 0x01
    1420:	88 27       	eor	r24, r24
    1422:	77 fd       	sbrc	r23, 7
    1424:	80 95       	com	r24
    1426:	98 2f       	mov	r25, r24
    1428:	0e 5f       	subi	r16, 0xFE	; 254
    142a:	1f 4f       	sbci	r17, 0xFF	; 255
    142c:	2f 76       	andi	r18, 0x6F	; 111
    142e:	b2 2e       	mov	r11, r18
    1430:	97 ff       	sbrs	r25, 7
    1432:	09 c0       	rjmp	.+18     	; 0x1446 <vfprintf+0x216>
    1434:	90 95       	com	r25
    1436:	80 95       	com	r24
    1438:	70 95       	com	r23
    143a:	61 95       	neg	r22
    143c:	7f 4f       	sbci	r23, 0xFF	; 255
    143e:	8f 4f       	sbci	r24, 0xFF	; 255
    1440:	9f 4f       	sbci	r25, 0xFF	; 255
    1442:	20 68       	ori	r18, 0x80	; 128
    1444:	b2 2e       	mov	r11, r18
    1446:	2a e0       	ldi	r18, 0x0A	; 10
    1448:	30 e0       	ldi	r19, 0x00	; 0
    144a:	a4 01       	movw	r20, r8
    144c:	f5 d0       	rcall	.+490    	; 0x1638 <__ultoa_invert>
    144e:	a8 2e       	mov	r10, r24
    1450:	a8 18       	sub	r10, r8
    1452:	43 c0       	rjmp	.+134    	; 0x14da <vfprintf+0x2aa>
    1454:	85 37       	cpi	r24, 0x75	; 117
    1456:	29 f4       	brne	.+10     	; 0x1462 <vfprintf+0x232>
    1458:	2f 7e       	andi	r18, 0xEF	; 239
    145a:	b2 2e       	mov	r11, r18
    145c:	2a e0       	ldi	r18, 0x0A	; 10
    145e:	30 e0       	ldi	r19, 0x00	; 0
    1460:	25 c0       	rjmp	.+74     	; 0x14ac <vfprintf+0x27c>
    1462:	f2 2f       	mov	r31, r18
    1464:	f9 7f       	andi	r31, 0xF9	; 249
    1466:	bf 2e       	mov	r11, r31
    1468:	8f 36       	cpi	r24, 0x6F	; 111
    146a:	c1 f0       	breq	.+48     	; 0x149c <vfprintf+0x26c>
    146c:	18 f4       	brcc	.+6      	; 0x1474 <vfprintf+0x244>
    146e:	88 35       	cpi	r24, 0x58	; 88
    1470:	79 f0       	breq	.+30     	; 0x1490 <vfprintf+0x260>
    1472:	ad c0       	rjmp	.+346    	; 0x15ce <vfprintf+0x39e>
    1474:	80 37       	cpi	r24, 0x70	; 112
    1476:	19 f0       	breq	.+6      	; 0x147e <vfprintf+0x24e>
    1478:	88 37       	cpi	r24, 0x78	; 120
    147a:	21 f0       	breq	.+8      	; 0x1484 <vfprintf+0x254>
    147c:	a8 c0       	rjmp	.+336    	; 0x15ce <vfprintf+0x39e>
    147e:	2f 2f       	mov	r18, r31
    1480:	20 61       	ori	r18, 0x10	; 16
    1482:	b2 2e       	mov	r11, r18
    1484:	b4 fe       	sbrs	r11, 4
    1486:	0d c0       	rjmp	.+26     	; 0x14a2 <vfprintf+0x272>
    1488:	8b 2d       	mov	r24, r11
    148a:	84 60       	ori	r24, 0x04	; 4
    148c:	b8 2e       	mov	r11, r24
    148e:	09 c0       	rjmp	.+18     	; 0x14a2 <vfprintf+0x272>
    1490:	24 ff       	sbrs	r18, 4
    1492:	0a c0       	rjmp	.+20     	; 0x14a8 <vfprintf+0x278>
    1494:	9f 2f       	mov	r25, r31
    1496:	96 60       	ori	r25, 0x06	; 6
    1498:	b9 2e       	mov	r11, r25
    149a:	06 c0       	rjmp	.+12     	; 0x14a8 <vfprintf+0x278>
    149c:	28 e0       	ldi	r18, 0x08	; 8
    149e:	30 e0       	ldi	r19, 0x00	; 0
    14a0:	05 c0       	rjmp	.+10     	; 0x14ac <vfprintf+0x27c>
    14a2:	20 e1       	ldi	r18, 0x10	; 16
    14a4:	30 e0       	ldi	r19, 0x00	; 0
    14a6:	02 c0       	rjmp	.+4      	; 0x14ac <vfprintf+0x27c>
    14a8:	20 e1       	ldi	r18, 0x10	; 16
    14aa:	32 e0       	ldi	r19, 0x02	; 2
    14ac:	f8 01       	movw	r30, r16
    14ae:	b7 fe       	sbrs	r11, 7
    14b0:	07 c0       	rjmp	.+14     	; 0x14c0 <vfprintf+0x290>
    14b2:	60 81       	ld	r22, Z
    14b4:	71 81       	ldd	r23, Z+1	; 0x01
    14b6:	82 81       	ldd	r24, Z+2	; 0x02
    14b8:	93 81       	ldd	r25, Z+3	; 0x03
    14ba:	0c 5f       	subi	r16, 0xFC	; 252
    14bc:	1f 4f       	sbci	r17, 0xFF	; 255
    14be:	06 c0       	rjmp	.+12     	; 0x14cc <vfprintf+0x29c>
    14c0:	60 81       	ld	r22, Z
    14c2:	71 81       	ldd	r23, Z+1	; 0x01
    14c4:	80 e0       	ldi	r24, 0x00	; 0
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	0e 5f       	subi	r16, 0xFE	; 254
    14ca:	1f 4f       	sbci	r17, 0xFF	; 255
    14cc:	a4 01       	movw	r20, r8
    14ce:	b4 d0       	rcall	.+360    	; 0x1638 <__ultoa_invert>
    14d0:	a8 2e       	mov	r10, r24
    14d2:	a8 18       	sub	r10, r8
    14d4:	fb 2d       	mov	r31, r11
    14d6:	ff 77       	andi	r31, 0x7F	; 127
    14d8:	bf 2e       	mov	r11, r31
    14da:	b6 fe       	sbrs	r11, 6
    14dc:	0b c0       	rjmp	.+22     	; 0x14f4 <vfprintf+0x2c4>
    14de:	2b 2d       	mov	r18, r11
    14e0:	2e 7f       	andi	r18, 0xFE	; 254
    14e2:	a5 14       	cp	r10, r5
    14e4:	50 f4       	brcc	.+20     	; 0x14fa <vfprintf+0x2ca>
    14e6:	b4 fe       	sbrs	r11, 4
    14e8:	0a c0       	rjmp	.+20     	; 0x14fe <vfprintf+0x2ce>
    14ea:	b2 fc       	sbrc	r11, 2
    14ec:	08 c0       	rjmp	.+16     	; 0x14fe <vfprintf+0x2ce>
    14ee:	2b 2d       	mov	r18, r11
    14f0:	2e 7e       	andi	r18, 0xEE	; 238
    14f2:	05 c0       	rjmp	.+10     	; 0x14fe <vfprintf+0x2ce>
    14f4:	7a 2c       	mov	r7, r10
    14f6:	2b 2d       	mov	r18, r11
    14f8:	03 c0       	rjmp	.+6      	; 0x1500 <vfprintf+0x2d0>
    14fa:	7a 2c       	mov	r7, r10
    14fc:	01 c0       	rjmp	.+2      	; 0x1500 <vfprintf+0x2d0>
    14fe:	75 2c       	mov	r7, r5
    1500:	24 ff       	sbrs	r18, 4
    1502:	0d c0       	rjmp	.+26     	; 0x151e <vfprintf+0x2ee>
    1504:	fe 01       	movw	r30, r28
    1506:	ea 0d       	add	r30, r10
    1508:	f1 1d       	adc	r31, r1
    150a:	80 81       	ld	r24, Z
    150c:	80 33       	cpi	r24, 0x30	; 48
    150e:	11 f4       	brne	.+4      	; 0x1514 <vfprintf+0x2e4>
    1510:	29 7e       	andi	r18, 0xE9	; 233
    1512:	09 c0       	rjmp	.+18     	; 0x1526 <vfprintf+0x2f6>
    1514:	22 ff       	sbrs	r18, 2
    1516:	06 c0       	rjmp	.+12     	; 0x1524 <vfprintf+0x2f4>
    1518:	73 94       	inc	r7
    151a:	73 94       	inc	r7
    151c:	04 c0       	rjmp	.+8      	; 0x1526 <vfprintf+0x2f6>
    151e:	82 2f       	mov	r24, r18
    1520:	86 78       	andi	r24, 0x86	; 134
    1522:	09 f0       	breq	.+2      	; 0x1526 <vfprintf+0x2f6>
    1524:	73 94       	inc	r7
    1526:	23 fd       	sbrc	r18, 3
    1528:	12 c0       	rjmp	.+36     	; 0x154e <vfprintf+0x31e>
    152a:	20 ff       	sbrs	r18, 0
    152c:	06 c0       	rjmp	.+12     	; 0x153a <vfprintf+0x30a>
    152e:	5a 2c       	mov	r5, r10
    1530:	73 14       	cp	r7, r3
    1532:	18 f4       	brcc	.+6      	; 0x153a <vfprintf+0x30a>
    1534:	53 0c       	add	r5, r3
    1536:	57 18       	sub	r5, r7
    1538:	73 2c       	mov	r7, r3
    153a:	73 14       	cp	r7, r3
    153c:	60 f4       	brcc	.+24     	; 0x1556 <vfprintf+0x326>
    153e:	b7 01       	movw	r22, r14
    1540:	80 e2       	ldi	r24, 0x20	; 32
    1542:	90 e0       	ldi	r25, 0x00	; 0
    1544:	2c 87       	std	Y+12, r18	; 0x0c
    1546:	00 de       	rcall	.-1024   	; 0x1148 <fputc>
    1548:	73 94       	inc	r7
    154a:	2c 85       	ldd	r18, Y+12	; 0x0c
    154c:	f6 cf       	rjmp	.-20     	; 0x153a <vfprintf+0x30a>
    154e:	73 14       	cp	r7, r3
    1550:	10 f4       	brcc	.+4      	; 0x1556 <vfprintf+0x326>
    1552:	37 18       	sub	r3, r7
    1554:	01 c0       	rjmp	.+2      	; 0x1558 <vfprintf+0x328>
    1556:	31 2c       	mov	r3, r1
    1558:	24 ff       	sbrs	r18, 4
    155a:	11 c0       	rjmp	.+34     	; 0x157e <vfprintf+0x34e>
    155c:	b7 01       	movw	r22, r14
    155e:	80 e3       	ldi	r24, 0x30	; 48
    1560:	90 e0       	ldi	r25, 0x00	; 0
    1562:	2c 87       	std	Y+12, r18	; 0x0c
    1564:	f1 dd       	rcall	.-1054   	; 0x1148 <fputc>
    1566:	2c 85       	ldd	r18, Y+12	; 0x0c
    1568:	22 ff       	sbrs	r18, 2
    156a:	16 c0       	rjmp	.+44     	; 0x1598 <vfprintf+0x368>
    156c:	21 ff       	sbrs	r18, 1
    156e:	03 c0       	rjmp	.+6      	; 0x1576 <vfprintf+0x346>
    1570:	88 e5       	ldi	r24, 0x58	; 88
    1572:	90 e0       	ldi	r25, 0x00	; 0
    1574:	02 c0       	rjmp	.+4      	; 0x157a <vfprintf+0x34a>
    1576:	88 e7       	ldi	r24, 0x78	; 120
    1578:	90 e0       	ldi	r25, 0x00	; 0
    157a:	b7 01       	movw	r22, r14
    157c:	0c c0       	rjmp	.+24     	; 0x1596 <vfprintf+0x366>
    157e:	82 2f       	mov	r24, r18
    1580:	86 78       	andi	r24, 0x86	; 134
    1582:	51 f0       	breq	.+20     	; 0x1598 <vfprintf+0x368>
    1584:	21 fd       	sbrc	r18, 1
    1586:	02 c0       	rjmp	.+4      	; 0x158c <vfprintf+0x35c>
    1588:	80 e2       	ldi	r24, 0x20	; 32
    158a:	01 c0       	rjmp	.+2      	; 0x158e <vfprintf+0x35e>
    158c:	8b e2       	ldi	r24, 0x2B	; 43
    158e:	27 fd       	sbrc	r18, 7
    1590:	8d e2       	ldi	r24, 0x2D	; 45
    1592:	b7 01       	movw	r22, r14
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	d8 dd       	rcall	.-1104   	; 0x1148 <fputc>
    1598:	a5 14       	cp	r10, r5
    159a:	30 f4       	brcc	.+12     	; 0x15a8 <vfprintf+0x378>
    159c:	b7 01       	movw	r22, r14
    159e:	80 e3       	ldi	r24, 0x30	; 48
    15a0:	90 e0       	ldi	r25, 0x00	; 0
    15a2:	d2 dd       	rcall	.-1116   	; 0x1148 <fputc>
    15a4:	5a 94       	dec	r5
    15a6:	f8 cf       	rjmp	.-16     	; 0x1598 <vfprintf+0x368>
    15a8:	aa 94       	dec	r10
    15aa:	f4 01       	movw	r30, r8
    15ac:	ea 0d       	add	r30, r10
    15ae:	f1 1d       	adc	r31, r1
    15b0:	80 81       	ld	r24, Z
    15b2:	b7 01       	movw	r22, r14
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	c8 dd       	rcall	.-1136   	; 0x1148 <fputc>
    15b8:	a1 10       	cpse	r10, r1
    15ba:	f6 cf       	rjmp	.-20     	; 0x15a8 <vfprintf+0x378>
    15bc:	33 20       	and	r3, r3
    15be:	09 f4       	brne	.+2      	; 0x15c2 <vfprintf+0x392>
    15c0:	5d ce       	rjmp	.-838    	; 0x127c <vfprintf+0x4c>
    15c2:	b7 01       	movw	r22, r14
    15c4:	80 e2       	ldi	r24, 0x20	; 32
    15c6:	90 e0       	ldi	r25, 0x00	; 0
    15c8:	bf dd       	rcall	.-1154   	; 0x1148 <fputc>
    15ca:	3a 94       	dec	r3
    15cc:	f7 cf       	rjmp	.-18     	; 0x15bc <vfprintf+0x38c>
    15ce:	f7 01       	movw	r30, r14
    15d0:	86 81       	ldd	r24, Z+6	; 0x06
    15d2:	97 81       	ldd	r25, Z+7	; 0x07
    15d4:	02 c0       	rjmp	.+4      	; 0x15da <vfprintf+0x3aa>
    15d6:	8f ef       	ldi	r24, 0xFF	; 255
    15d8:	9f ef       	ldi	r25, 0xFF	; 255
    15da:	2c 96       	adiw	r28, 0x0c	; 12
    15dc:	0f b6       	in	r0, 0x3f	; 63
    15de:	f8 94       	cli
    15e0:	de bf       	out	0x3e, r29	; 62
    15e2:	0f be       	out	0x3f, r0	; 63
    15e4:	cd bf       	out	0x3d, r28	; 61
    15e6:	df 91       	pop	r29
    15e8:	cf 91       	pop	r28
    15ea:	1f 91       	pop	r17
    15ec:	0f 91       	pop	r16
    15ee:	ff 90       	pop	r15
    15f0:	ef 90       	pop	r14
    15f2:	df 90       	pop	r13
    15f4:	cf 90       	pop	r12
    15f6:	bf 90       	pop	r11
    15f8:	af 90       	pop	r10
    15fa:	9f 90       	pop	r9
    15fc:	8f 90       	pop	r8
    15fe:	7f 90       	pop	r7
    1600:	6f 90       	pop	r6
    1602:	5f 90       	pop	r5
    1604:	4f 90       	pop	r4
    1606:	3f 90       	pop	r3
    1608:	2f 90       	pop	r2
    160a:	08 95       	ret

0000160c <strnlen_P>:
    160c:	fc 01       	movw	r30, r24
    160e:	05 90       	lpm	r0, Z+
    1610:	61 50       	subi	r22, 0x01	; 1
    1612:	70 40       	sbci	r23, 0x00	; 0
    1614:	01 10       	cpse	r0, r1
    1616:	d8 f7       	brcc	.-10     	; 0x160e <strnlen_P+0x2>
    1618:	80 95       	com	r24
    161a:	90 95       	com	r25
    161c:	8e 0f       	add	r24, r30
    161e:	9f 1f       	adc	r25, r31
    1620:	08 95       	ret

00001622 <strnlen>:
    1622:	fc 01       	movw	r30, r24
    1624:	61 50       	subi	r22, 0x01	; 1
    1626:	70 40       	sbci	r23, 0x00	; 0
    1628:	01 90       	ld	r0, Z+
    162a:	01 10       	cpse	r0, r1
    162c:	d8 f7       	brcc	.-10     	; 0x1624 <strnlen+0x2>
    162e:	80 95       	com	r24
    1630:	90 95       	com	r25
    1632:	8e 0f       	add	r24, r30
    1634:	9f 1f       	adc	r25, r31
    1636:	08 95       	ret

00001638 <__ultoa_invert>:
    1638:	fa 01       	movw	r30, r20
    163a:	aa 27       	eor	r26, r26
    163c:	28 30       	cpi	r18, 0x08	; 8
    163e:	51 f1       	breq	.+84     	; 0x1694 <__ultoa_invert+0x5c>
    1640:	20 31       	cpi	r18, 0x10	; 16
    1642:	81 f1       	breq	.+96     	; 0x16a4 <__ultoa_invert+0x6c>
    1644:	e8 94       	clt
    1646:	6f 93       	push	r22
    1648:	6e 7f       	andi	r22, 0xFE	; 254
    164a:	6e 5f       	subi	r22, 0xFE	; 254
    164c:	7f 4f       	sbci	r23, 0xFF	; 255
    164e:	8f 4f       	sbci	r24, 0xFF	; 255
    1650:	9f 4f       	sbci	r25, 0xFF	; 255
    1652:	af 4f       	sbci	r26, 0xFF	; 255
    1654:	b1 e0       	ldi	r27, 0x01	; 1
    1656:	3e d0       	rcall	.+124    	; 0x16d4 <__ultoa_invert+0x9c>
    1658:	b4 e0       	ldi	r27, 0x04	; 4
    165a:	3c d0       	rcall	.+120    	; 0x16d4 <__ultoa_invert+0x9c>
    165c:	67 0f       	add	r22, r23
    165e:	78 1f       	adc	r23, r24
    1660:	89 1f       	adc	r24, r25
    1662:	9a 1f       	adc	r25, r26
    1664:	a1 1d       	adc	r26, r1
    1666:	68 0f       	add	r22, r24
    1668:	79 1f       	adc	r23, r25
    166a:	8a 1f       	adc	r24, r26
    166c:	91 1d       	adc	r25, r1
    166e:	a1 1d       	adc	r26, r1
    1670:	6a 0f       	add	r22, r26
    1672:	71 1d       	adc	r23, r1
    1674:	81 1d       	adc	r24, r1
    1676:	91 1d       	adc	r25, r1
    1678:	a1 1d       	adc	r26, r1
    167a:	20 d0       	rcall	.+64     	; 0x16bc <__ultoa_invert+0x84>
    167c:	09 f4       	brne	.+2      	; 0x1680 <__ultoa_invert+0x48>
    167e:	68 94       	set
    1680:	3f 91       	pop	r19
    1682:	2a e0       	ldi	r18, 0x0A	; 10
    1684:	26 9f       	mul	r18, r22
    1686:	11 24       	eor	r1, r1
    1688:	30 19       	sub	r19, r0
    168a:	30 5d       	subi	r19, 0xD0	; 208
    168c:	31 93       	st	Z+, r19
    168e:	de f6       	brtc	.-74     	; 0x1646 <__ultoa_invert+0xe>
    1690:	cf 01       	movw	r24, r30
    1692:	08 95       	ret
    1694:	46 2f       	mov	r20, r22
    1696:	47 70       	andi	r20, 0x07	; 7
    1698:	40 5d       	subi	r20, 0xD0	; 208
    169a:	41 93       	st	Z+, r20
    169c:	b3 e0       	ldi	r27, 0x03	; 3
    169e:	0f d0       	rcall	.+30     	; 0x16be <__ultoa_invert+0x86>
    16a0:	c9 f7       	brne	.-14     	; 0x1694 <__ultoa_invert+0x5c>
    16a2:	f6 cf       	rjmp	.-20     	; 0x1690 <__ultoa_invert+0x58>
    16a4:	46 2f       	mov	r20, r22
    16a6:	4f 70       	andi	r20, 0x0F	; 15
    16a8:	40 5d       	subi	r20, 0xD0	; 208
    16aa:	4a 33       	cpi	r20, 0x3A	; 58
    16ac:	18 f0       	brcs	.+6      	; 0x16b4 <__ultoa_invert+0x7c>
    16ae:	49 5d       	subi	r20, 0xD9	; 217
    16b0:	31 fd       	sbrc	r19, 1
    16b2:	40 52       	subi	r20, 0x20	; 32
    16b4:	41 93       	st	Z+, r20
    16b6:	02 d0       	rcall	.+4      	; 0x16bc <__ultoa_invert+0x84>
    16b8:	a9 f7       	brne	.-22     	; 0x16a4 <__ultoa_invert+0x6c>
    16ba:	ea cf       	rjmp	.-44     	; 0x1690 <__ultoa_invert+0x58>
    16bc:	b4 e0       	ldi	r27, 0x04	; 4
    16be:	a6 95       	lsr	r26
    16c0:	97 95       	ror	r25
    16c2:	87 95       	ror	r24
    16c4:	77 95       	ror	r23
    16c6:	67 95       	ror	r22
    16c8:	ba 95       	dec	r27
    16ca:	c9 f7       	brne	.-14     	; 0x16be <__ultoa_invert+0x86>
    16cc:	00 97       	sbiw	r24, 0x00	; 0
    16ce:	61 05       	cpc	r22, r1
    16d0:	71 05       	cpc	r23, r1
    16d2:	08 95       	ret
    16d4:	9b 01       	movw	r18, r22
    16d6:	ac 01       	movw	r20, r24
    16d8:	0a 2e       	mov	r0, r26
    16da:	06 94       	lsr	r0
    16dc:	57 95       	ror	r21
    16de:	47 95       	ror	r20
    16e0:	37 95       	ror	r19
    16e2:	27 95       	ror	r18
    16e4:	ba 95       	dec	r27
    16e6:	c9 f7       	brne	.-14     	; 0x16da <__ultoa_invert+0xa2>
    16e8:	62 0f       	add	r22, r18
    16ea:	73 1f       	adc	r23, r19
    16ec:	84 1f       	adc	r24, r20
    16ee:	95 1f       	adc	r25, r21
    16f0:	a0 1d       	adc	r26, r0
    16f2:	08 95       	ret

000016f4 <_exit>:
    16f4:	f8 94       	cli

000016f6 <__stop_program>:
    16f6:	ff cf       	rjmp	.-2      	; 0x16f6 <__stop_program>
