

================================================================
== Vivado HLS Report for 'ReadHit'
================================================================
* Date:           Wed Apr 17 12:02:45 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LRUCache
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.160|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tag_7_V_read_3 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_7_V_read)" [LRUCache/src/cache.cpp:198]   --->   Operation 4 'read' 'tag_7_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tag_6_V_read_3 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_6_V_read)" [LRUCache/src/cache.cpp:198]   --->   Operation 5 'read' 'tag_6_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tag_5_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_5_V_read)" [LRUCache/src/cache.cpp:198]   --->   Operation 6 'read' 'tag_5_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tag_4_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_4_V_read)" [LRUCache/src/cache.cpp:198]   --->   Operation 7 'read' 'tag_4_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tag_3_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_3_V_read)" [LRUCache/src/cache.cpp:198]   --->   Operation 8 'read' 'tag_3_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tag_2_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_2_V_read)" [LRUCache/src/cache.cpp:198]   --->   Operation 9 'read' 'tag_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tag_1_V_read_4 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_1_V_read)" [LRUCache/src/cache.cpp:198]   --->   Operation 10 'read' 'tag_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tag_0_V_read53 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tag_0_V_read)" [LRUCache/src/cache.cpp:198]   --->   Operation 11 'read' 'tag_0_V_read53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%valid_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %valid_V)" [LRUCache/src/cache.cpp:198]   --->   Operation 12 'read' 'valid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_addr_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i_addr_V)" [LRUCache/src/cache.cpp:198]   --->   Operation 13 'read' 'i_addr_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indexReg_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %i_addr_V_read, i32 7, i32 0)" [LRUCache/src/cache.cpp:205]   --->   Operation 14 'partselect' 'indexReg_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tagReg_V = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %i_addr_V_read, i32 31, i32 8)" [LRUCache/src/cache.cpp:206]   --->   Operation 15 'partselect' 'tagReg_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = zext i8 %indexReg_V to i64" [LRUCache/src/cache.cpp:209]   --->   Operation 16 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mruArray_V_5_addr = getelementptr [256 x i8]* %mruArray_V_6, i64 0, i64 %tmp" [LRUCache/src/cache.cpp:209]   --->   Operation 17 'getelementptr' 'mruArray_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i8 %valid_V_read to i1" [LRUCache/src/cache.cpp:215]   --->   Operation 18 'trunc' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.28ns)   --->   "%tmp_2 = icmp eq i24 %tagReg_V, %tag_0_V_read53" [LRUCache/src/cache.cpp:215]   --->   Operation 19 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.47ns)   --->   "%or_cond_47 = and i1 %tmp_54, %tmp_2" [LRUCache/src/cache.cpp:215]   --->   Operation 20 'and' 'or_cond_47' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 1)" [LRUCache/src/cache.cpp:215]   --->   Operation 21 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.28ns)   --->   "%tmp_26_1 = icmp eq i24 %tagReg_V, %tag_1_V_read_4" [LRUCache/src/cache.cpp:215]   --->   Operation 22 'icmp' 'tmp_26_1' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.47ns)   --->   "%or_cond8 = and i1 %tmp_55, %tmp_26_1" [LRUCache/src/cache.cpp:215]   --->   Operation 23 'and' 'or_cond8' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 2)" [LRUCache/src/cache.cpp:215]   --->   Operation 24 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.28ns)   --->   "%tmp_26_2 = icmp eq i24 %tagReg_V, %tag_2_V_read_4" [LRUCache/src/cache.cpp:215]   --->   Operation 25 'icmp' 'tmp_26_2' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.47ns)   --->   "%or_cond9 = and i1 %tmp_56, %tmp_26_2" [LRUCache/src/cache.cpp:215]   --->   Operation 26 'and' 'or_cond9' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 3)" [LRUCache/src/cache.cpp:215]   --->   Operation 27 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.28ns)   --->   "%tmp_26_3 = icmp eq i24 %tagReg_V, %tag_3_V_read_4" [LRUCache/src/cache.cpp:215]   --->   Operation 28 'icmp' 'tmp_26_3' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.47ns)   --->   "%or_cond6 = and i1 %tmp_57, %tmp_26_3" [LRUCache/src/cache.cpp:215]   --->   Operation 29 'and' 'or_cond6' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 4)" [LRUCache/src/cache.cpp:215]   --->   Operation 30 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.28ns)   --->   "%tmp_26_4 = icmp eq i24 %tagReg_V, %tag_4_V_read_4" [LRUCache/src/cache.cpp:215]   --->   Operation 31 'icmp' 'tmp_26_4' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.47ns)   --->   "%or_cond7 = and i1 %tmp_58, %tmp_26_4" [LRUCache/src/cache.cpp:215]   --->   Operation 32 'and' 'or_cond7' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 5)" [LRUCache/src/cache.cpp:215]   --->   Operation 33 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.28ns)   --->   "%tmp_26_5 = icmp eq i24 %tagReg_V, %tag_5_V_read_4" [LRUCache/src/cache.cpp:215]   --->   Operation 34 'icmp' 'tmp_26_5' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.47ns)   --->   "%or_cond1_48 = and i1 %tmp_59, %tmp_26_5" [LRUCache/src/cache.cpp:215]   --->   Operation 35 'and' 'or_cond1_48' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 6)" [LRUCache/src/cache.cpp:215]   --->   Operation 36 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.28ns)   --->   "%tmp_26_6 = icmp eq i24 %tagReg_V, %tag_6_V_read_3" [LRUCache/src/cache.cpp:215]   --->   Operation 37 'icmp' 'tmp_26_6' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node newSel54_cast)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %valid_V_read, i32 7)" [LRUCache/src/cache.cpp:215]   --->   Operation 38 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.28ns)   --->   "%tmp_26_7 = icmp eq i24 %tagReg_V, %tag_7_V_read_3" [LRUCache/src/cache.cpp:215]   --->   Operation 39 'icmp' 'tmp_26_7' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node newSel54_cast)   --->   "%or_cond3_49 = and i1 %tmp_61, %tmp_26_7" [LRUCache/src/cache.cpp:215]   --->   Operation 40 'and' 'or_cond3_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.47ns)   --->   "%sel_tmp1 = xor i1 %or_cond_47, true" [LRUCache/src/cache.cpp:215]   --->   Operation 41 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%sel_tmp2 = and i1 %or_cond8, %sel_tmp1" [LRUCache/src/cache.cpp:215]   --->   Operation 42 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.47ns)   --->   "%sel_tmp6_demorgan = or i1 %or_cond_47, %or_cond8" [LRUCache/src/cache.cpp:215]   --->   Operation 43 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [LRUCache/src/cache.cpp:215]   --->   Operation 44 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.47ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %or_cond9, %sel_tmp6" [LRUCache/src/cache.cpp:215]   --->   Operation 45 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.47ns)   --->   "%sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %or_cond9" [LRUCache/src/cache.cpp:215]   --->   Operation 46 'or' 'sel_tmp13_demorgan' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.47ns)   --->   "%sel_tmp22_demorgan = or i1 %sel_tmp13_demorgan, %or_cond6" [LRUCache/src/cache.cpp:215]   --->   Operation 47 'or' 'sel_tmp22_demorgan' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%sel_tmp = xor i1 %sel_tmp22_demorgan, true" [LRUCache/src/cache.cpp:215]   --->   Operation 48 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.47ns) (out node of the LUT)   --->   "%sel_tmp15 = and i1 %or_cond7, %sel_tmp" [LRUCache/src/cache.cpp:215]   --->   Operation 49 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.47ns)   --->   "%sel_tmp33_demorgan = or i1 %sel_tmp22_demorgan, %or_cond7" [LRUCache/src/cache.cpp:215]   --->   Operation 50 'or' 'sel_tmp33_demorgan' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp46_demorgan = or i1 %sel_tmp33_demorgan, %or_cond1_48" [LRUCache/src/cache.cpp:215]   --->   Operation 51 'or' 'sel_tmp46_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp18 = xor i1 %sel_tmp46_demorgan, true" [LRUCache/src/cache.cpp:215]   --->   Operation 52 'xor' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%tmp1 = and i1 %tmp_26_6, %sel_tmp18" [LRUCache/src/cache.cpp:215]   --->   Operation 53 'and' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.47ns) (out node of the LUT)   --->   "%sel_tmp19 = and i1 %tmp1, %tmp_60" [LRUCache/src/cache.cpp:215]   --->   Operation 54 'and' 'sel_tmp19' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%newSel52_cast_cast = select i1 %sel_tmp7, i3 2, i3 1" [LRUCache/src/cache.cpp:215]   --->   Operation 55 'select' 'newSel52_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%or_cond2 = or i1 %sel_tmp7, %sel_tmp2" [LRUCache/src/cache.cpp:215]   --->   Operation 56 'or' 'or_cond2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node newSel54_cast)   --->   "%newSel2 = and i1 %or_cond3_49, %sel_tmp1" [LRUCache/src/cache.cpp:215]   --->   Operation 57 'and' 'newSel2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.48ns) (out node of the LUT)   --->   "%newSel54_cast = select i1 %newSel2, i3 -1, i3 0" [LRUCache/src/cache.cpp:215]   --->   Operation 58 'select' 'newSel54_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.51ns) (out node of the LUT)   --->   "%newSel4 = select i1 %or_cond2, i3 %newSel52_cast_cast, i3 %newSel54_cast" [LRUCache/src/cache.cpp:215]   --->   Operation 59 'select' 'newSel4' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dataArray_0_V_addr = getelementptr [256 x i512]* %dataArray_0_V, i64 0, i64 %tmp" [LRUCache/src/cache.cpp:222]   --->   Operation 60 'getelementptr' 'dataArray_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (2.26ns)   --->   "%dataArray_0_V_load = load i512* %dataArray_0_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 61 'load' 'dataArray_0_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%dataArray_1_V_addr = getelementptr [256 x i512]* %dataArray_1_V, i64 0, i64 %tmp" [LRUCache/src/cache.cpp:222]   --->   Operation 62 'getelementptr' 'dataArray_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (2.26ns)   --->   "%dataArray_1_V_load = load i512* %dataArray_1_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 63 'load' 'dataArray_1_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%dataArray_2_V_addr = getelementptr [256 x i512]* %dataArray_2_V, i64 0, i64 %tmp" [LRUCache/src/cache.cpp:222]   --->   Operation 64 'getelementptr' 'dataArray_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.26ns)   --->   "%dataArray_2_V_load = load i512* %dataArray_2_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 65 'load' 'dataArray_2_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%dataArray_3_V_addr = getelementptr [256 x i512]* %dataArray_3_V, i64 0, i64 %tmp" [LRUCache/src/cache.cpp:222]   --->   Operation 66 'getelementptr' 'dataArray_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (2.26ns)   --->   "%dataArray_3_V_load = load i512* %dataArray_3_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 67 'load' 'dataArray_3_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%dataArray_4_V_addr = getelementptr [256 x i512]* %dataArray_4_V, i64 0, i64 %tmp" [LRUCache/src/cache.cpp:222]   --->   Operation 68 'getelementptr' 'dataArray_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (2.26ns)   --->   "%dataArray_4_V_load = load i512* %dataArray_4_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 69 'load' 'dataArray_4_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%dataArray_5_V_addr = getelementptr [256 x i512]* %dataArray_5_V, i64 0, i64 %tmp" [LRUCache/src/cache.cpp:222]   --->   Operation 70 'getelementptr' 'dataArray_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (2.26ns)   --->   "%dataArray_5_V_load = load i512* %dataArray_5_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 71 'load' 'dataArray_5_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%dataArray_6_V_addr = getelementptr [256 x i512]* %dataArray_6_V, i64 0, i64 %tmp" [LRUCache/src/cache.cpp:222]   --->   Operation 72 'getelementptr' 'dataArray_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (2.26ns)   --->   "%dataArray_6_V_load = load i512* %dataArray_6_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 73 'load' 'dataArray_6_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%dataArray_7_V_addr = getelementptr [256 x i512]* %dataArray_7_V, i64 0, i64 %tmp" [LRUCache/src/cache.cpp:222]   --->   Operation 74 'getelementptr' 'dataArray_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (2.26ns)   --->   "%dataArray_7_V_load = load i512* %dataArray_7_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 75 'load' 'dataArray_7_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 3.08>
ST_2 : Operation 76 [2/2] (2.26ns)   --->   "%tempMru_V = load i8* %mruArray_V_5_addr, align 1" [LRUCache/src/cache.cpp:209]   --->   Operation 76 'load' 'tempMru_V' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%sel_tmp13 = xor i1 %sel_tmp13_demorgan, true" [LRUCache/src/cache.cpp:215]   --->   Operation 77 'xor' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%sel_tmp14 = and i1 %or_cond6, %sel_tmp13" [LRUCache/src/cache.cpp:215]   --->   Operation 78 'and' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp16 = xor i1 %sel_tmp33_demorgan, true" [LRUCache/src/cache.cpp:215]   --->   Operation 79 'xor' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp17 = and i1 %or_cond1_48, %sel_tmp16" [LRUCache/src/cache.cpp:215]   --->   Operation 80 'and' 'sel_tmp17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel = select i1 %sel_tmp19, i3 -2, i3 -3" [LRUCache/src/cache.cpp:215]   --->   Operation 81 'select' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.47ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp19, %sel_tmp17" [LRUCache/src/cache.cpp:215]   --->   Operation 82 'or' 'or_cond' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel1 = select i1 %sel_tmp15, i3 -4, i3 3" [LRUCache/src/cache.cpp:215]   --->   Operation 83 'select' 'newSel1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%or_cond1 = or i1 %sel_tmp15, %sel_tmp14" [LRUCache/src/cache.cpp:215]   --->   Operation 84 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel3 = select i1 %or_cond, i3 %newSel, i3 %newSel1" [LRUCache/src/cache.cpp:215]   --->   Operation 85 'select' 'newSel3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.47ns) (out node of the LUT)   --->   "%or_cond3 = or i1 %or_cond, %or_cond1" [LRUCache/src/cache.cpp:215]   --->   Operation 86 'or' 'or_cond3' <Predicate = true> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.51ns) (out node of the LUT)   --->   "%newSel5 = select i1 %or_cond3, i3 %newSel3, i3 %newSel4" [LRUCache/src/cache.cpp:215]   --->   Operation 87 'select' 'newSel5' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/2] (2.26ns)   --->   "%dataArray_0_V_load = load i512* %dataArray_0_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 88 'load' 'dataArray_0_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 89 [1/2] (2.26ns)   --->   "%dataArray_1_V_load = load i512* %dataArray_1_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 89 'load' 'dataArray_1_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 90 [1/2] (2.26ns)   --->   "%dataArray_2_V_load = load i512* %dataArray_2_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 90 'load' 'dataArray_2_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 91 [1/2] (2.26ns)   --->   "%dataArray_3_V_load = load i512* %dataArray_3_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 91 'load' 'dataArray_3_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 92 [1/2] (2.26ns)   --->   "%dataArray_4_V_load = load i512* %dataArray_4_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 92 'load' 'dataArray_4_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 93 [1/2] (2.26ns)   --->   "%dataArray_5_V_load = load i512* %dataArray_5_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 93 'load' 'dataArray_5_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 94 [1/2] (2.26ns)   --->   "%dataArray_6_V_load = load i512* %dataArray_6_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 94 'load' 'dataArray_6_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 95 [1/2] (2.26ns)   --->   "%dataArray_7_V_load = load i512* %dataArray_7_V_addr, align 8" [LRUCache/src/cache.cpp:222]   --->   Operation 95 'load' 'dataArray_7_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_2 : Operation 96 [2/2] (0.81ns)   --->   "%res_V = call i512 @_ssdm_op_Mux.ap_auto.8i512.i3(i512 %dataArray_0_V_load, i512 %dataArray_1_V_load, i512 %dataArray_2_V_load, i512 %dataArray_3_V_load, i512 %dataArray_4_V_load, i512 %dataArray_5_V_load, i512 %dataArray_6_V_load, i512 %dataArray_7_V_load, i3 %newSel5)" [LRUCache/src/cache.cpp:222]   --->   Operation 96 'mux' 'res_V' <Predicate = true> <Delay = 0.81> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 1> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 97 [1/2] (2.26ns)   --->   "%tempMru_V = load i8* %mruArray_V_5_addr, align 1" [LRUCache/src/cache.cpp:209]   --->   Operation 97 'load' 'tempMru_V' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 98 [1/2] (0.81ns)   --->   "%res_V = call i512 @_ssdm_op_Mux.ap_auto.8i512.i3(i512 %dataArray_0_V_load, i512 %dataArray_1_V_load, i512 %dataArray_2_V_load, i512 %dataArray_3_V_load, i512 %dataArray_4_V_load, i512 %dataArray_5_V_load, i512 %dataArray_6_V_load, i512 %dataArray_7_V_load, i3 %newSel5)" [LRUCache/src/cache.cpp:222]   --->   Operation 98 'mux' 'res_V' <Predicate = true> <Delay = 0.81> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 1> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.94ns)   --->   "%tmp_s = icmp eq i8 %tempMru_V, -1" [LRUCache/src/cache.cpp:225]   --->   Operation 99 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader.0, label %.loopexit._crit_edge" [LRUCache/src/cache.cpp:225]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.94ns)   --->   "%val_assign = icmp eq i8 %indexReg_V, 0" [LRUCache/src/cache.cpp:228]   --->   Operation 101 'icmp' 'val_assign' <Predicate = (tmp_s)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.94ns)   --->   "%val_assign_1 = icmp eq i8 %indexReg_V, 1" [LRUCache/src/cache.cpp:228]   --->   Operation 102 'icmp' 'val_assign_1' <Predicate = (tmp_s)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.94ns)   --->   "%val_assign_2 = icmp eq i8 %indexReg_V, 2" [LRUCache/src/cache.cpp:228]   --->   Operation 103 'icmp' 'val_assign_2' <Predicate = (tmp_s)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.94ns)   --->   "%val_assign_3 = icmp eq i8 %indexReg_V, 3" [LRUCache/src/cache.cpp:228]   --->   Operation 104 'icmp' 'val_assign_3' <Predicate = (tmp_s)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.94ns)   --->   "%val_assign_4 = icmp eq i8 %indexReg_V, 4" [LRUCache/src/cache.cpp:228]   --->   Operation 105 'icmp' 'val_assign_4' <Predicate = (tmp_s)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.94ns)   --->   "%val_assign_5 = icmp eq i8 %indexReg_V, 5" [LRUCache/src/cache.cpp:228]   --->   Operation 106 'icmp' 'val_assign_5' <Predicate = (tmp_s)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.94ns)   --->   "%val_assign_6 = icmp eq i8 %indexReg_V, 6" [LRUCache/src/cache.cpp:228]   --->   Operation 107 'icmp' 'val_assign_6' <Predicate = (tmp_s)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.94ns)   --->   "%val_assign_7 = icmp eq i8 %indexReg_V, 7" [LRUCache/src/cache.cpp:228]   --->   Operation 108 'icmp' 'val_assign_7' <Predicate = (tmp_s)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_23_7 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1(i1 %val_assign_7, i1 %val_assign_6, i1 %val_assign_5, i1 %val_assign_4, i1 %val_assign_3, i1 %val_assign_2, i1 %val_assign_1, i1 %val_assign)" [LRUCache/src/cache.cpp:228]   --->   Operation 109 'bitconcatenate' 'p_Result_23_7' <Predicate = (tmp_s)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (2.26ns)   --->   "store i8 %p_Result_23_7, i8* %mruArray_V_5_addr, align 1" [LRUCache/src/cache.cpp:230]   --->   Operation 110 'store' <Predicate = (tmp_s)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [LRUCache/src/cache.cpp:231]   --->   Operation 111 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "ret i512 %res_V" [LRUCache/src/cache.cpp:233]   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.16ns
The critical path consists of the following:
	wire read on port 'tag_1_V_read' (LRUCache/src/cache.cpp:198) [26]  (0 ns)
	'icmp' operation ('tmp_26_1', LRUCache/src/cache.cpp:215) [39]  (1.29 ns)
	'and' operation ('or_cond8', LRUCache/src/cache.cpp:215) [40]  (0.479 ns)
	'or' operation ('sel_tmp6_demorgan', LRUCache/src/cache.cpp:215) [60]  (0.479 ns)
	'or' operation ('sel_tmp13_demorgan', LRUCache/src/cache.cpp:215) [63]  (0.479 ns)
	'or' operation ('sel_tmp22_demorgan', LRUCache/src/cache.cpp:215) [66]  (0.479 ns)
	'or' operation ('sel_tmp33_demorgan', LRUCache/src/cache.cpp:215) [69]  (0.479 ns)
	'or' operation ('sel_tmp46_demorgan', LRUCache/src/cache.cpp:215) [72]  (0 ns)
	'xor' operation ('sel_tmp18', LRUCache/src/cache.cpp:215) [73]  (0 ns)
	'and' operation ('tmp1', LRUCache/src/cache.cpp:215) [74]  (0 ns)
	'and' operation ('sel_tmp19', LRUCache/src/cache.cpp:215) [75]  (0.479 ns)

 <State 2>: 3.08ns
The critical path consists of the following:
	'load' operation ('dataArray_0_V_load', LRUCache/src/cache.cpp:222) on array 'dataArray_0_V' [89]  (2.27 ns)
	'mux' operation ('res.V', LRUCache/src/cache.cpp:222) [104]  (0.819 ns)

 <State 3>: 3.21ns
The critical path consists of the following:
	'load' operation ('tempMru.V', LRUCache/src/cache.cpp:209) on array 'mruArray_V_6' [34]  (2.27 ns)
	'icmp' operation ('tmp_s', LRUCache/src/cache.cpp:225) [105]  (0.947 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
