timestamp 1648496519
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29 5
use sky130_fd_pr__nfet_01v8_NDWVGB sky130_fd_pr__nfet_01v8_NDWVGB_0 1 0 175 0 1 173
use pfet_w075_2f pfet_w075_2f_0 1 0 62 0 1 570
use 5umcell_template 5umcell_template_0 1 0 4 0 1 -16
node "m1_299_677#" 1 125.4 299 677 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10000 580 0 0 0 0 0 0 0 0 0 0
node "m1_200_106#" 2 329.007 200 106 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31196 1506 0 0 0 0 0 0 0 0 0 0
node "m1_112_6#" 1 117.734 112 6 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8930 546 0 0 0 0 0 0 0 0 0 0
node "m1_107_674#" 1 125.4 107 674 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10000 580 0 0 0 0 0 0 0 0 0 0
node "a_160_274#" 586 246.267 160 274 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10950 790 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_299_677#" "m1_200_106#" 112.909
cap "m1_107_674#" "m1_200_106#" 119.717
cap "m1_107_674#" "m1_299_677#" 73.125
cap "m1_200_106#" "m1_112_6#" 121.5
cap "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n125_n75#" "sky130_fd_pr__nfet_01v8_NDWVGB_0/a_15_n75#" -180.454
cap "sky130_fd_pr__nfet_01v8_NDWVGB_0/a_n73_n75#" "sky130_fd_pr__nfet_01v8_NDWVGB_0/a_15_n75#" -57.7523
merge "5umcell_template_0/a_n4_20#" "sky130_fd_pr__nfet_01v8_NDWVGB_0/a_n73_n75#" -103.828 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6954 -518 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_NDWVGB_0/a_n73_n75#" "m1_112_6#"
merge "m1_112_6#" "pfet_w075_2f_0/VSUBS"
merge "pfet_w075_2f_0/VSUBS" "sky130_fd_pr__nfet_01v8_NDWVGB_0/VSUBS"
merge "sky130_fd_pr__nfet_01v8_NDWVGB_0/VSUBS" "VSUBS"
merge "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n63_n106#" "sky130_fd_pr__nfet_01v8_NDWVGB_0/a_n15_n101#" -33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_NDWVGB_0/a_n15_n101#" "a_160_274#"
merge "5umcell_template_0/w_0_500#" "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_63_n75#" -552 0 0 0 0 -112700 -1344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14560 -1048 0 0 0 0 0 0 0 0 0 0
merge "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_63_n75#" "m1_299_677#"
merge "m1_299_677#" "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/w_n161_n175#"
merge "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/w_n161_n175#" "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n125_n75#"
merge "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n125_n75#" "m1_107_674#"
merge "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n33_n75#" "sky130_fd_pr__nfet_01v8_NDWVGB_0/a_15_n75#" -153.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12344 -746 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_01v8_NDWVGB_0/a_15_n75#" "m1_200_106#"
