Release 14.3 - par P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Mon Feb 20 15:27:11 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   RESET_IBUF
   d_IBUF


