#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001be2eee90f0 .scope module, "fir_tb" "fir_tb" 2 23;
 .timescale -9 -12;
P_000001be2eee9370 .param/l "Data_Num" 0 2 27, +C4<00000000000000000000001001011000>;
P_000001be2eee93a8 .param/l "Tape_Num" 0 2 26, +C4<00000000000000000000000000001011>;
P_000001be2eee93e0 .param/l "pADDR_WIDTH" 0 2 24, +C4<00000000000000000000000000001100>;
P_000001be2eee9418 .param/l "pDATA_WIDTH" 0 2 25, +C4<00000000000000000000000000100000>;
v000001be2f314a70_0 .var/i "Din", 31 0;
v000001be2f3156f0 .array/s "Din_list", 599 0, 31 0;
v000001be2f3158d0_0 .var "araddr", 11 0;
v000001be2f314570_0 .net "arready", 0 0, v000001be2ef2ca20_0;  1 drivers
v000001be2f3151f0_0 .var "arvalid", 0 0;
v000001be2f3146b0_0 .var "awaddr", 11 0;
v000001be2f3147f0_0 .net "awready", 0 0, v000001be2ef2d560_0;  1 drivers
v000001be2f3155b0_0 .var "awvalid", 0 0;
v000001be2f3142f0_0 .var "axis_clk", 0 0;
v000001be2f315830_0 .var "axis_rst_n", 0 0;
v000001be2f315b50 .array/s "coef", 10 0, 31 0;
v000001be2f315290_0 .net "data_A", 11 0, L_000001be2f371230;  1 drivers
v000001be2f314f70_0 .net "data_Di", 31 0, L_000001be2eefcab0;  1 drivers
v000001be2f3149d0_0 .net "data_Do", 31 0, L_000001be2f3744c0;  1 drivers
v000001be2f315010_0 .net "data_EN", 0 0, L_000001be2eefc5e0;  1 drivers
v000001be2f314e30_0 .net "data_WE", 3 0, L_000001be2eefc340;  1 drivers
v000001be2f314cf0_0 .var "data_length", 31 0;
v000001be2f3150b0_0 .var "error", 0 0;
v000001be2f314610_0 .var "error_coef", 0 0;
v000001be2f314390_0 .var/i "golden", 31 0;
v000001be2f314250_0 .var/i "golden_data", 31 0;
v000001be2f315970 .array/s "golden_list", 599 0, 31 0;
v000001be2f314070_0 .var/i "i", 31 0;
v000001be2f315f10_0 .var/i "input_data", 31 0;
v000001be2f3153d0_0 .var/i "k", 31 0;
v000001be2f314110_0 .var/i "m", 31 0;
v000001be2f315d30_0 .net/s "rdata", 31 0, L_000001be2f3747d0;  1 drivers
v000001be2f315470_0 .var "rready", 0 0;
v000001be2f3144d0_0 .net "rvalid", 0 0, L_000001be2f374140;  1 drivers
v000001be2f314d90_0 .net/s "sm_tdata", 31 0, L_000001be2eefc960;  1 drivers
v000001be2f314430_0 .net "sm_tlast", 0 0, L_000001be2eefcd50;  1 drivers
v000001be2f315a10_0 .var "sm_tready", 0 0;
v000001be2f315e70_0 .net "sm_tvalid", 0 0, L_000001be2eefc500;  1 drivers
v000001be2f314890_0 .var/s "ss_tdata", 31 0;
v000001be2f315c90_0 .var "ss_tlast", 0 0;
v000001be2f314ed0_0 .net "ss_tready", 0 0, L_000001be2eefc6c0;  1 drivers
v000001be2f315dd0_0 .var "ss_tvalid", 0 0;
v000001be2f3141b0_0 .var "status_error", 0 0;
v000001be2f315150_0 .net "tap_A", 11 0, L_000001be2f3701f0;  1 drivers
v000001be2f315bf0_0 .net "tap_Di", 31 0, L_000001be2eedefa0;  1 drivers
v000001be2f314b10_0 .net "tap_Do", 31 0, L_000001be2f374220;  1 drivers
v000001be2f315ab0_0 .net "tap_EN", 0 0, L_000001be2f374610;  1 drivers
v000001be2f314bb0_0 .net "tap_WE", 3 0, L_000001be2f370fb0;  1 drivers
v000001be2f315330_0 .var/i "timeout", 31 0;
v000001be2f314c50_0 .var/s "wdata", 31 0;
v000001be2f315510_0 .net "wready", 0 0, v000001be2f3124c0_0;  1 drivers
v000001be2f315650_0 .var "wvalid", 0 0;
S_000001be2ee742c0 .scope task, "config_read_check" "config_read_check" 2 275, 2 275 0, S_000001be2eee90f0;
 .timescale -9 -12;
v000001be2ef0bdd0_0 .var "addr", 11 0;
v000001be2ef0c5f0_0 .var/s "exp_data", 31 0;
v000001be2ef0b5b0_0 .var "mask", 31 0;
E_000001be2ef03910 .event posedge, v000001be2ef0bb50_0;
TD_fir_tb.config_read_check ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f3151f0_0, 0;
    %wait E_000001be2ef03910;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f3151f0_0, 0;
    %load/vec4 v000001be2ef0bdd0_0;
    %assign/vec4 v000001be2f3158d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f315470_0, 0;
    %wait E_000001be2ef03910;
T_0.0 ;
    %load/vec4 v000001be2f3144d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_000001be2ef03910;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000001be2f315d30_0;
    %load/vec4 v000001be2ef0b5b0_0;
    %and;
    %load/vec4 v000001be2ef0c5f0_0;
    %load/vec4 v000001be2ef0b5b0_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 289 "$display", "ERROR: exp = %d, rdata = %d", v000001be2ef0c5f0_0, v000001be2f315d30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f314610_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 293 "$display", "OK: exp = %d, rdata = %d", v000001be2ef0c5f0_0, v000001be2f315d30_0 {0 0 0};
T_0.3 ;
    %end;
S_000001be2ee74450 .scope task, "config_write" "config_write" 2 258, 2 258 0, S_000001be2eee90f0;
 .timescale -9 -12;
v000001be2ef0b790_0 .var "addr", 11 0;
v000001be2ef0cb90_0 .var "data", 31 0;
TD_fir_tb.config_write ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f3155b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f315650_0, 0;
    %wait E_000001be2ef03910;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f3155b0_0, 0;
    %load/vec4 v000001be2ef0b790_0;
    %assign/vec4 v000001be2f3146b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f315650_0, 0;
    %load/vec4 v000001be2ef0cb90_0;
    %assign/vec4 v000001be2f314c50_0, 0;
    %wait E_000001be2ef03910;
T_1.4 ;
    %load/vec4 v000001be2f315510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %wait E_000001be2ef03910;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000001be2eea6600 .scope module, "data_RAM" "bram11" 2 120, 3 3 0, S_000001be2eee90f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "WE";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 32 "Di";
    .port_info 4 /OUTPUT 32 "Do";
    .port_info 5 /INPUT 12 "A";
L_000001be2f3744c0 .functor AND 32, L_000001be2f370470, L_000001be2f370290, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001be2f374290 .functor BUFZ 12, L_000001be2f371230, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v000001be2ef0bd30_0 .net "A", 11 0, L_000001be2f371230;  alias, 1 drivers
v000001be2ef0bb50_0 .net "CLK", 0 0, v000001be2f3142f0_0;  1 drivers
v000001be2ef0cd70_0 .net "Di", 31 0, L_000001be2eefcab0;  alias, 1 drivers
v000001be2ef0b470_0 .net "Do", 31 0, L_000001be2f3744c0;  alias, 1 drivers
v000001be2ef0b010_0 .net "EN", 0 0, L_000001be2eefc5e0;  alias, 1 drivers
v000001be2ef0b150 .array "RAM", 0 11, 31 0;
v000001be2ef0b650_0 .net "WA", 11 0, L_000001be2f374290;  1 drivers
v000001be2ef0c370_0 .net "WE", 3 0, L_000001be2eefc340;  alias, 1 drivers
v000001be2ef0b330_0 .net *"_ivl_0", 31 0, L_000001be2f370470;  1 drivers
v000001be2ef0bbf0_0 .net *"_ivl_2", 31 0, L_000001be2f370290;  1 drivers
v000001be2ef0b3d0_0 .net *"_ivl_4", 11 0, L_000001be2f371cd0;  1 drivers
v000001be2ef0b6f0_0 .net *"_ivl_6", 9 0, L_000001be2f3712d0;  1 drivers
L_000001be2f318120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001be2ef0af70_0 .net *"_ivl_8", 1 0, L_000001be2f318120;  1 drivers
v000001be2ef0cc30_0 .var "r_A", 11 0;
LS_000001be2f370470_0_0 .concat [ 1 1 1 1], L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0;
LS_000001be2f370470_0_4 .concat [ 1 1 1 1], L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0;
LS_000001be2f370470_0_8 .concat [ 1 1 1 1], L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0;
LS_000001be2f370470_0_12 .concat [ 1 1 1 1], L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0;
LS_000001be2f370470_0_16 .concat [ 1 1 1 1], L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0;
LS_000001be2f370470_0_20 .concat [ 1 1 1 1], L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0;
LS_000001be2f370470_0_24 .concat [ 1 1 1 1], L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0;
LS_000001be2f370470_0_28 .concat [ 1 1 1 1], L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0, L_000001be2eefc5e0;
LS_000001be2f370470_1_0 .concat [ 4 4 4 4], LS_000001be2f370470_0_0, LS_000001be2f370470_0_4, LS_000001be2f370470_0_8, LS_000001be2f370470_0_12;
LS_000001be2f370470_1_4 .concat [ 4 4 4 4], LS_000001be2f370470_0_16, LS_000001be2f370470_0_20, LS_000001be2f370470_0_24, LS_000001be2f370470_0_28;
L_000001be2f370470 .concat [ 16 16 0 0], LS_000001be2f370470_1_0, LS_000001be2f370470_1_4;
L_000001be2f370290 .array/port v000001be2ef0b150, L_000001be2f371cd0;
L_000001be2f3712d0 .part v000001be2ef0cc30_0, 2, 10;
L_000001be2f371cd0 .concat [ 10 2 0 0], L_000001be2f3712d0, L_000001be2f318120;
S_000001be2eea6790 .scope module, "fir_DUT" "fir" 2 68, 4 68 0, S_000001be2eee90f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "awready";
    .port_info 1 /OUTPUT 1 "wready";
    .port_info 2 /INPUT 1 "awvalid";
    .port_info 3 /INPUT 12 "awaddr";
    .port_info 4 /INPUT 1 "wvalid";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 1 "arready";
    .port_info 7 /INPUT 1 "rready";
    .port_info 8 /INPUT 1 "arvalid";
    .port_info 9 /INPUT 12 "araddr";
    .port_info 10 /OUTPUT 1 "rvalid";
    .port_info 11 /OUTPUT 32 "rdata";
    .port_info 12 /INPUT 1 "ss_tvalid";
    .port_info 13 /INPUT 32 "ss_tdata";
    .port_info 14 /INPUT 1 "ss_tlast";
    .port_info 15 /OUTPUT 1 "ss_tready";
    .port_info 16 /INPUT 1 "sm_tready";
    .port_info 17 /OUTPUT 1 "sm_tvalid";
    .port_info 18 /OUTPUT 32 "sm_tdata";
    .port_info 19 /OUTPUT 1 "sm_tlast";
    .port_info 20 /OUTPUT 4 "tap_WE";
    .port_info 21 /OUTPUT 1 "tap_EN";
    .port_info 22 /OUTPUT 32 "tap_Di";
    .port_info 23 /OUTPUT 12 "tap_A";
    .port_info 24 /INPUT 32 "tap_Do";
    .port_info 25 /OUTPUT 4 "data_WE";
    .port_info 26 /OUTPUT 1 "data_EN";
    .port_info 27 /OUTPUT 32 "data_Di";
    .port_info 28 /OUTPUT 12 "data_A";
    .port_info 29 /INPUT 32 "data_Do";
    .port_info 30 /INPUT 1 "axis_clk";
    .port_info 31 /INPUT 1 "axis_rst_n";
P_000001be2eea6920 .param/l "Tape_Num" 0 4 71, +C4<00000000000000000000000000001011>;
P_000001be2eea6958 .param/l "ap_done" 0 4 117, +C4<00000000000000000000000000000010>;
P_000001be2eea6990 .param/l "ap_idle" 0 4 115, +C4<00000000000000000000000000000000>;
P_000001be2eea69c8 .param/l "ap_start" 0 4 116, +C4<00000000000000000000000000000001>;
P_000001be2eea6a00 .param/l "pADDR_WIDTH" 0 4 69, +C4<00000000000000000000000000001100>;
P_000001be2eea6a38 .param/l "pDATA_WIDTH" 0 4 70, +C4<00000000000000000000000000100000>;
L_000001be2eefc6c0 .functor BUFZ 1, v000001be2f312100_0, C4<0>, C4<0>, C4<0>;
L_000001be2eefc340 .functor BUFZ 4, v000001be2ef2c520_0, C4<0000>, C4<0000>, C4<0000>;
L_000001be2eefcab0 .functor BUFZ 32, v000001be2ef2d600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be2eefc570 .functor BUFZ 4, v000001be2f312b00_0, C4<0000>, C4<0000>, C4<0000>;
L_000001be2eefc3b0 .functor BUFZ 1, v000001be2f312600_0, C4<0>, C4<0>, C4<0>;
L_000001be2eefc8f0 .functor BUFZ 1, v000001be2f313320_0, C4<0>, C4<0>, C4<0>;
L_000001be2eefc5e0 .functor OR 1, v000001be2ef2d6a0_0, v000001be2ef2cfc0_0, C4<0>, C4<0>;
L_000001be2eefc500 .functor BUFZ 1, v000001be2f313820_0, C4<0>, C4<0>, C4<0>;
L_000001be2eefc960 .functor BUFZ 32, v000001be2ef2c980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be2eefcd50 .functor BUFZ 1, v000001be2f312740_0, C4<0>, C4<0>, C4<0>;
L_000001be2eefcc00 .functor NOT 1, v000001be2f312c40_0, C4<0>, C4<0>, C4<0>;
L_000001be2eefbfc0 .functor BUFZ 32, L_000001be2f374220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be2eefc030 .functor BUFZ 32, L_000001be2f3744c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be2eede600 .functor AND 1, v000001be2ef2d560_0, v000001be2f3124c0_0, C4<1>, C4<1>;
L_000001be2eedefa0 .functor BUFZ 32, v000001be2f3126a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be2f374140 .functor BUFZ 1, v000001be2ef2c840_0, C4<0>, C4<0>, C4<0>;
L_000001be2f3747d0 .functor BUFZ 32, v000001be2ef2de20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001be2f374840 .functor AND 1, v000001be2ef2d560_0, v000001be2f3124c0_0, C4<1>, C4<1>;
L_000001be2f374610 .functor OR 1, L_000001be2f370830, v000001be2f3136e0_0, C4<0>, C4<0>;
L_000001be2f3741b0 .functor AND 1, v000001be2ef2d560_0, v000001be2f3124c0_0, C4<1>, C4<1>;
L_000001be2f3740d0 .functor AND 1, v000001be2f3151f0_0, v000001be2ef2ca20_0, C4<1>, C4<1>;
L_000001be2f3743e0 .functor OR 1, L_000001be2f370510, v000001be2f312a60_0, C4<0>, C4<0>;
L_000001be2f318048 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001be2ef0c4b0_0 .net/2u *"_ivl_20", 11 0, L_000001be2f318048;  1 drivers
v000001be2ef0ccd0_0 .net *"_ivl_22", 11 0, L_000001be2f3700b0;  1 drivers
v000001be2ef0c190_0 .net *"_ivl_52", 0 0, L_000001be2eede600;  1 drivers
v000001be2ef0c230_0 .net *"_ivl_68", 0 0, L_000001be2f374840;  1 drivers
v000001be2ef0c7d0_0 .net *"_ivl_70", 0 0, L_000001be2f370830;  1 drivers
v000001be2eef1f30_0 .net *"_ivl_74", 0 0, L_000001be2f3741b0;  1 drivers
v000001be2eef24d0_0 .net *"_ivl_76", 0 0, L_000001be2f370f10;  1 drivers
v000001be2eef2250_0 .net *"_ivl_78", 0 0, L_000001be2f3740d0;  1 drivers
v000001be2eef2570_0 .net *"_ivl_80", 0 0, L_000001be2f370510;  1 drivers
v000001be2eef2070_0 .net *"_ivl_82", 0 0, L_000001be2f3743e0;  1 drivers
L_000001be2f318090 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001be2eef22f0_0 .net/2u *"_ivl_84", 11 0, L_000001be2f318090;  1 drivers
v000001be2eef2750_0 .net *"_ivl_86", 11 0, L_000001be2f371050;  1 drivers
v000001be2eef29d0_0 .var "ap_start_sig", 0 0;
v000001be2ef2cac0_0 .net "araddr", 11 0, v000001be2f3158d0_0;  1 drivers
v000001be2ef2c7a0_0 .net "arready", 0 0, v000001be2ef2ca20_0;  alias, 1 drivers
v000001be2ef2ca20_0 .var "arready_r", 0 0;
v000001be2ef2cca0_0 .net "arvalid", 0 0, v000001be2f3151f0_0;  1 drivers
v000001be2ef2e000_0 .net "awaddr", 11 0, v000001be2f3146b0_0;  1 drivers
v000001be2ef2d2e0_0 .net "awready", 0 0, v000001be2ef2d560_0;  alias, 1 drivers
v000001be2ef2d560_0 .var "awready_r", 0 0;
v000001be2ef2db00_0 .net "awvalid", 0 0, v000001be2f3155b0_0;  1 drivers
v000001be2ef2e0a0_0 .net "axis_clk", 0 0, v000001be2f3142f0_0;  alias, 1 drivers
v000001be2ef2e1e0_0 .net "axis_rst_n", 0 0, v000001be2f315830_0;  1 drivers
v000001be2ef2d9c0_0 .net "ctrl_count", 3 0, L_000001be2eedf400;  1 drivers
v000001be2ef2c480_0 .net "ctrl_data_addr", 11 0, L_000001be2eede9f0;  1 drivers
v000001be2ef2e140_0 .net "ctrl_tap_addr", 11 0, L_000001be2eedead0;  1 drivers
v000001be2ef2e280_0 .net "ctrl_tap_ready", 0 0, v000001be2ef2cb60_0;  1 drivers
v000001be2ef2cb60_0 .var "ctrl_tap_ready_r", 0 0;
v000001be2ef2d880_0 .net "ctrl_tap_valid", 0 0, v000001be2ef0c9b0_0;  1 drivers
v000001be2ef2cd40_0 .net "data_A", 11 0, L_000001be2f371230;  alias, 1 drivers
v000001be2ef2da60_0 .net "data_Di", 31 0, L_000001be2eefcab0;  alias, 1 drivers
v000001be2ef2d600_0 .var "data_Di_r", 31 0;
v000001be2ef2cde0_0 .net "data_Do", 31 0, L_000001be2f3744c0;  alias, 1 drivers
v000001be2ef2cf20_0 .net "data_EN", 0 0, L_000001be2eefc5e0;  alias, 1 drivers
v000001be2ef2cfc0_0 .var "data_EN_r_d", 0 0;
v000001be2ef2d420_0 .var "data_EN_sr_r", 0 0;
v000001be2ef2d6a0_0 .var "data_EN_sw_r", 0 0;
v000001be2ef2c3e0_0 .net "data_RA", 11 0, v000001be2ef2dc40_0;  1 drivers
v000001be2ef2dc40_0 .var "data_RA_r", 11 0;
v000001be2ef2d100_0 .net "data_WA", 11 0, v000001be2ef2cc00_0;  1 drivers
v000001be2ef2cc00_0 .var "data_WA_r", 11 0;
v000001be2ef2d380_0 .net "data_WE", 3 0, L_000001be2eefc340;  alias, 1 drivers
v000001be2ef2c520_0 .var "data_WE_r", 3 0;
v000001be2ef2dce0_0 .var "data_length", 31 0;
v000001be2ef2d740_0 .net "ffen", 0 0, v000001be2ef0b830_0;  1 drivers
v000001be2ef2c700_0 .var "ffen_d", 0 0;
v000001be2ef2c5c0_0 .net "muxsel", 0 0, L_000001be2eedea60;  1 drivers
v000001be2ef2d4c0_0 .net "new_cof_data", 31 0, L_000001be2eefbfc0;  1 drivers
v000001be2ef2d920_0 .net "new_ram_data", 31 0, L_000001be2eefc030;  1 drivers
v000001be2ef2dba0_0 .net "o_cof_data", 31 0, L_000001be2f371f50;  1 drivers
v000001be2ef2c8e0_0 .net "o_ram_data", 31 0, L_000001be2f370a10;  1 drivers
v000001be2ef2ce80_0 .net "old_cof_data", 31 0, v000001be2ef2c660_0;  1 drivers
v000001be2ef2c660_0 .var "old_cof_data_r", 31 0;
v000001be2ef2df60_0 .net "old_ram_data", 31 0, v000001be2ef2dec0_0;  1 drivers
v000001be2ef2dec0_0 .var "old_ram_data_r", 31 0;
v000001be2ef2dd80_0 .net "rdata", 31 0, L_000001be2f3747d0;  alias, 1 drivers
v000001be2ef2de20_0 .var "rdata_r", 31 0;
v000001be2ef2d7e0_0 .net "rready", 0 0, v000001be2f315470_0;  1 drivers
v000001be2ef2d060_0 .net "rvalid", 0 0, L_000001be2f374140;  alias, 1 drivers
v000001be2ef2c840_0 .var "rvalid_r", 0 0;
v000001be2ef2d1a0_0 .net "sm_tdata", 31 0, L_000001be2eefc960;  alias, 1 drivers
v000001be2ef2c980_0 .var "sm_tdata_r", 31 0;
v000001be2ef2d240_0 .net "sm_tlast", 0 0, L_000001be2eefcd50;  alias, 1 drivers
v000001be2f312740_0 .var "sm_tlast_r", 0 0;
v000001be2f313a00_0 .net "sm_tready", 0 0, v000001be2f315a10_0;  1 drivers
v000001be2f313e60_0 .net "sm_tvalid", 0 0, L_000001be2eefc500;  alias, 1 drivers
v000001be2f313820_0 .var "sm_tvalid_r", 0 0;
v000001be2f313aa0_0 .net "ss_count", 3 0, L_000001be2eefc570;  1 drivers
v000001be2f312b00_0 .var "ss_count_r", 3 0;
v000001be2f3127e0_0 .net "ss_finish", 0 0, L_000001be2eefc8f0;  1 drivers
v000001be2f313320_0 .var "ss_finish_r", 0 0;
v000001be2f312380_0 .net "ss_read_valid", 0 0, v000001be2f312c40_0;  1 drivers
v000001be2f312c40_0 .var "ss_read_valid_r", 0 0;
v000001be2f312ba0_0 .net "ss_tdata", 31 0, v000001be2f314890_0;  1 drivers
v000001be2f3138c0_0 .net "ss_tlast", 0 0, v000001be2f315c90_0;  1 drivers
v000001be2f313d20_0 .net "ss_tready", 0 0, L_000001be2eefc6c0;  alias, 1 drivers
v000001be2f312100_0 .var "ss_tready_r", 0 0;
v000001be2f312060_0 .net "ss_tvalid", 0 0, v000001be2f315dd0_0;  1 drivers
v000001be2f312240_0 .net "ss_write_valid", 0 0, L_000001be2eefcc00;  1 drivers
v000001be2f312560_0 .var "state", 1 0;
v000001be2f313dc0_0 .net "stream_prepared", 0 0, L_000001be2eefc3b0;  1 drivers
v000001be2f312600_0 .var "stream_prepared_r", 0 0;
v000001be2f312880_0 .net "tap_A", 11 0, L_000001be2f3701f0;  alias, 1 drivers
v000001be2f313f00_0 .net "tap_Di", 31 0, L_000001be2eedefa0;  alias, 1 drivers
v000001be2f3126a0_0 .var "tap_Di_r", 31 0;
v000001be2f3133c0_0 .net "tap_Do", 31 0, L_000001be2f374220;  alias, 1 drivers
v000001be2f3122e0_0 .net "tap_EN", 0 0, L_000001be2f374610;  alias, 1 drivers
v000001be2f3136e0_0 .var "tap_EN_r_d", 0 0;
v000001be2f312a60_0 .var "tap_EN_sr_r", 0 0;
v000001be2f312920_0 .net "tap_RA", 11 0, L_000001be2f371af0;  1 drivers
v000001be2f313960_0 .var "tap_RA_lr_r", 11 0;
v000001be2f3121a0_0 .var "tap_RA_sr_r", 11 0;
v000001be2f312ce0_0 .net "tap_WA", 11 0, v000001be2f313460_0;  1 drivers
v000001be2f313460_0 .var "tap_WA_r", 11 0;
v000001be2f312420_0 .net "tap_WE", 3 0, L_000001be2f370fb0;  alias, 1 drivers
v000001be2f313b40_0 .net "wdata", 31 0, v000001be2f314c50_0;  1 drivers
v000001be2f312d80_0 .net "wready", 0 0, v000001be2f3124c0_0;  alias, 1 drivers
v000001be2f3124c0_0 .var "wready_r", 0 0;
v000001be2f313be0_0 .net "wvalid", 0 0, v000001be2f315650_0;  1 drivers
E_000001be2ef02f90/0 .event anyedge, v000001be2f312560_0, v000001be2ef2cac0_0, v000001be2ef2d060_0, v000001be2eef29d0_0;
E_000001be2ef02f90/1 .event anyedge, v000001be2f3133c0_0, v000001be2ef2e000_0, v000001be2ef2dce0_0;
E_000001be2ef02f90 .event/or E_000001be2ef02f90/0, E_000001be2ef02f90/1;
L_000001be2f3700b0 .functor MUXZ 12, L_000001be2f318048, v000001be2ef2dc40_0, v000001be2ef2d420_0, C4<>;
L_000001be2f371230 .functor MUXZ 12, L_000001be2f3700b0, v000001be2ef2cc00_0, v000001be2ef2d6a0_0, C4<>;
L_000001be2f370a10 .functor MUXZ 32, L_000001be2eefc030, v000001be2ef2dec0_0, L_000001be2eedea60, C4<>;
L_000001be2f371f50 .functor MUXZ 32, L_000001be2eefbfc0, v000001be2ef2c660_0, L_000001be2eedea60, C4<>;
L_000001be2f370fb0 .concat [ 1 1 1 1], L_000001be2eede600, L_000001be2eede600, L_000001be2eede600, L_000001be2eede600;
L_000001be2f371af0 .functor MUXZ 12, v000001be2f313960_0, v000001be2f3121a0_0, v000001be2f312a60_0, C4<>;
L_000001be2f370830 .concat [ 1 0 0 0], L_000001be2f374840;
L_000001be2f370f10 .concat [ 1 0 0 0], L_000001be2f3741b0;
L_000001be2f370510 .concat [ 1 0 0 0], L_000001be2f3740d0;
L_000001be2f371050 .functor MUXZ 12, L_000001be2f318090, L_000001be2f371af0, L_000001be2f3743e0, C4<>;
L_000001be2f3701f0 .functor MUXZ 12, L_000001be2f371050, v000001be2f313460_0, L_000001be2f370f10, C4<>;
S_000001be2ee99e40 .scope module, "ctrl_tap" "ctrl" 4 404, 4 3 0, S_000001be2eea6790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_ready";
    .port_info 3 /OUTPUT 1 "o_valid";
    .port_info 4 /OUTPUT 12 "o_data_addr";
    .port_info 5 /OUTPUT 12 "o_tap_addr";
    .port_info 6 /OUTPUT 1 "muxsel";
    .port_info 7 /OUTPUT 1 "ffen";
    .port_info 8 /OUTPUT 4 "count";
P_000001be2ef06890 .param/l "ADDR_W" 0 4 5, +C4<00000000000000000000000000001100>;
L_000001be2eede9f0 .functor BUFZ 12, v000001be2ef0bc90_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_000001be2eedead0 .functor BUFZ 12, v000001be2ef0be70_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_000001be2eedea60 .functor NOT 1, v000001be2ef0b830_0, C4<0>, C4<0>, C4<0>;
L_000001be2eedede0 .functor AND 1, v000001be2ef2cb60_0, v000001be2ef0c9b0_0, C4<1>, C4<1>;
L_000001be2eedf400 .functor BUFZ 4, v000001be2ef0aed0_0, C4<0000>, C4<0000>, C4<0000>;
v000001be2ef0c690_0 .net "count", 3 0, L_000001be2eedf400;  alias, 1 drivers
v000001be2ef0aed0_0 .var "count_r", 3 0;
v000001be2ef0c870_0 .net "en", 0 0, L_000001be2eedede0;  1 drivers
v000001be2ef0c410_0 .net "ffen", 0 0, v000001be2ef0b830_0;  alias, 1 drivers
v000001be2ef0b830_0 .var "ffen_r", 0 0;
v000001be2ef0c0f0_0 .net "i_clk", 0 0, v000001be2f3142f0_0;  alias, 1 drivers
v000001be2ef0b8d0_0 .net "i_ready", 0 0, v000001be2ef2cb60_0;  alias, 1 drivers
v000001be2ef0c910_0 .net "i_rst_n", 0 0, v000001be2f315830_0;  alias, 1 drivers
v000001be2ef0c730_0 .net "muxsel", 0 0, L_000001be2eedea60;  alias, 1 drivers
v000001be2ef0b970_0 .net "o_data_addr", 11 0, L_000001be2eede9f0;  alias, 1 drivers
v000001be2ef0bc90_0 .var "o_data_addr_r", 11 0;
v000001be2ef0b290_0 .net "o_tap_addr", 11 0, L_000001be2eedead0;  alias, 1 drivers
v000001be2ef0be70_0 .var "o_tap_addr_r", 11 0;
v000001be2ef0bf10_0 .net "o_valid", 0 0, v000001be2ef0c9b0_0;  alias, 1 drivers
v000001be2ef0c9b0_0 .var "o_valid_r", 0 0;
v000001be2ef0c050_0 .var "tap_last_addr_r", 11 0;
S_000001be2eedf660 .scope task, "sm" "sm" 2 313, 2 313 0, S_000001be2eee90f0;
 .timescale -9 -12;
v000001be2f312e20_0 .var/s "in2", 31 0;
v000001be2f312ec0_0 .var "pcnt", 31 0;
E_000001be2ef06090 .event anyedge, v000001be2f313e60_0;
TD_fir_tb.sm ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f315a10_0, 0;
    %wait E_000001be2ef03910;
T_2.6 ;
    %load/vec4 v000001be2f315e70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.7, 6;
    %wait E_000001be2ef06090;
    %jmp T_2.6;
T_2.7 ;
T_2.8 ;
    %load/vec4 v000001be2f315e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %wait E_000001be2ef03910;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v000001be2f314d90_0;
    %load/vec4 v000001be2f312e20_0;
    %cmp/ne;
    %jmp/0xz  T_2.10, 4;
    %vpi_call 2 323 "$display", "[ERROR] [Pattern %d] Golden answer: %d, Your answer: %d", v000001be2f312ec0_0, v000001be2f312e20_0, v000001be2f314d90_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f3150b0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 327 "$display", "[PASS] [Pattern %d] Golden answer: %d, Your answer: %d", v000001be2f312ec0_0, v000001be2f312e20_0, v000001be2f314d90_0 {0 0 0};
T_2.11 ;
    %wait E_000001be2ef03910;
    %end;
S_000001be2eedf7f0 .scope task, "ss" "ss" 2 300, 2 300 0, S_000001be2eee90f0;
 .timescale -9 -12;
v000001be2f3130a0_0 .var/s "in1", 31 0;
TD_fir_tb.ss ;
    %wait E_000001be2ef03910;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f315dd0_0, 0;
    %load/vec4 v000001be2f3130a0_0;
    %assign/vec4 v000001be2f314890_0, 0;
    %wait E_000001be2ef03910;
T_3.12 ;
    %load/vec4 v000001be2f314ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.13, 8;
    %wait E_000001be2ef03910;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000001be2ef1d920 .scope module, "tap_RAM" "bram11" 2 110, 3 3 0, S_000001be2eee90f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "WE";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 32 "Di";
    .port_info 4 /OUTPUT 32 "Do";
    .port_info 5 /INPUT 12 "A";
L_000001be2f374220 .functor AND 32, L_000001be2f370650, L_000001be2f3710f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001be2f374df0 .functor BUFZ 12, L_000001be2f3701f0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v000001be2f3131e0_0 .net "A", 11 0, L_000001be2f3701f0;  alias, 1 drivers
v000001be2f313140_0 .net "CLK", 0 0, v000001be2f3142f0_0;  alias, 1 drivers
v000001be2f312f60_0 .net "Di", 31 0, L_000001be2eedefa0;  alias, 1 drivers
v000001be2f313000_0 .net "Do", 31 0, L_000001be2f374220;  alias, 1 drivers
v000001be2f313500_0 .net "EN", 0 0, L_000001be2f374610;  alias, 1 drivers
v000001be2f3129c0 .array "RAM", 0 11, 31 0;
v000001be2f313c80_0 .net "WA", 11 0, L_000001be2f374df0;  1 drivers
v000001be2f313280_0 .net "WE", 3 0, L_000001be2f370fb0;  alias, 1 drivers
v000001be2f3135a0_0 .net *"_ivl_0", 31 0, L_000001be2f370650;  1 drivers
v000001be2f313640_0 .net *"_ivl_2", 31 0, L_000001be2f3710f0;  1 drivers
v000001be2f313780_0 .net *"_ivl_4", 11 0, L_000001be2f3703d0;  1 drivers
v000001be2f314930_0 .net *"_ivl_6", 9 0, L_000001be2f370d30;  1 drivers
L_000001be2f3180d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001be2f314750_0 .net *"_ivl_8", 1 0, L_000001be2f3180d8;  1 drivers
v000001be2f315790_0 .var "r_A", 11 0;
LS_000001be2f370650_0_0 .concat [ 1 1 1 1], L_000001be2f374610, L_000001be2f374610, L_000001be2f374610, L_000001be2f374610;
LS_000001be2f370650_0_4 .concat [ 1 1 1 1], L_000001be2f374610, L_000001be2f374610, L_000001be2f374610, L_000001be2f374610;
LS_000001be2f370650_0_8 .concat [ 1 1 1 1], L_000001be2f374610, L_000001be2f374610, L_000001be2f374610, L_000001be2f374610;
LS_000001be2f370650_0_12 .concat [ 1 1 1 1], L_000001be2f374610, L_000001be2f374610, L_000001be2f374610, L_000001be2f374610;
LS_000001be2f370650_0_16 .concat [ 1 1 1 1], L_000001be2f374610, L_000001be2f374610, L_000001be2f374610, L_000001be2f374610;
LS_000001be2f370650_0_20 .concat [ 1 1 1 1], L_000001be2f374610, L_000001be2f374610, L_000001be2f374610, L_000001be2f374610;
LS_000001be2f370650_0_24 .concat [ 1 1 1 1], L_000001be2f374610, L_000001be2f374610, L_000001be2f374610, L_000001be2f374610;
LS_000001be2f370650_0_28 .concat [ 1 1 1 1], L_000001be2f374610, L_000001be2f374610, L_000001be2f374610, L_000001be2f374610;
LS_000001be2f370650_1_0 .concat [ 4 4 4 4], LS_000001be2f370650_0_0, LS_000001be2f370650_0_4, LS_000001be2f370650_0_8, LS_000001be2f370650_0_12;
LS_000001be2f370650_1_4 .concat [ 4 4 4 4], LS_000001be2f370650_0_16, LS_000001be2f370650_0_20, LS_000001be2f370650_0_24, LS_000001be2f370650_0_28;
L_000001be2f370650 .concat [ 16 16 0 0], LS_000001be2f370650_1_0, LS_000001be2f370650_1_4;
L_000001be2f3710f0 .array/port v000001be2f3129c0, L_000001be2f3703d0;
L_000001be2f370d30 .part v000001be2f315790_0, 2, 10;
L_000001be2f3703d0 .concat [ 10 2 0 0], L_000001be2f370d30, L_000001be2f3180d8;
    .scope S_000001be2ee99e40;
T_4 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef0c910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001be2ef0bc90_0, 0;
    %pushi/vec4 40, 0, 12;
    %assign/vec4 v000001be2ef0be70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef0b830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef0c9b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001be2ef0aed0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001be2ef0c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001be2ef0c690_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %pad/s 1;
    %assign/vec4 v000001be2ef0c9b0_0, 0;
    %load/vec4 v000001be2ef0c690_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %load/vec4 v000001be2ef0bc90_0;
    %addi 4, 0, 12;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %assign/vec4 v000001be2ef0bc90_0, 0;
    %load/vec4 v000001be2ef0c690_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.8, 8;
    %load/vec4 v000001be2ef0c050_0;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %load/vec4 v000001be2ef0b290_0;
    %cmpi/e 40, 0, 12;
    %flag_mov 9, 4;
    %jmp/0 T_4.10, 9;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_4.11, 9;
T_4.10 ; End of true expr.
    %load/vec4 v000001be2ef0b290_0;
    %addi 4, 0, 12;
    %jmp/0 T_4.11, 9;
 ; End of false expr.
    %blend;
T_4.11;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v000001be2ef0be70_0, 0;
    %load/vec4 v000001be2ef0c690_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.14, 4;
    %load/vec4 v000001be2ef0b290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 40, 0, 12;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000001be2ef0c690_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_4.15, 9;
    %load/vec4 v000001be2ef0b290_0;
    %subi 4, 0, 12;
    %jmp/1 T_4.16, 9;
T_4.15 ; End of true expr.
    %load/vec4 v000001be2ef0c050_0;
    %jmp/0 T_4.16, 9;
 ; End of false expr.
    %blend;
T_4.16;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %assign/vec4 v000001be2ef0c050_0, 0;
    %load/vec4 v000001be2ef0c690_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %load/vec4 v000001be2ef0c690_0;
    %addi 1, 0, 4;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %assign/vec4 v000001be2ef0aed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2ef0b830_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2ef0c9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef0b830_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001be2eea6790;
T_5 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef2e1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001be2f312560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001be2f312560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001be2f312560_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001be2f313dc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v000001be2eef29d0_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001be2f312560_0, 0;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f312740_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001be2f3127e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v000001be2ef2d240_0;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001be2f312560_0, 0;
T_5.10 ;
    %load/vec4 v000001be2f3127e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.15, 9;
    %load/vec4 v000001be2ef2d880_0;
    %nor/r;
    %and;
T_5.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f312740_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f312740_0, 0;
T_5.14 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f312740_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001be2eea6790;
T_6 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef2e1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f312100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f313320_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001be2ef2cc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001be2f312b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f312600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f312c40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001be2f313d20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v000001be2f312060_0;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001be2f312560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001be2f313aa0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.10, 5;
    %load/vec4 v000001be2f313dc0_0;
    %nor/r;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001be2ef2c520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2ef2d6a0_0, 0;
    %load/vec4 v000001be2f313aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %load/vec4 v000001be2ef2cc00_0;
    %addi 4, 0, 12;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %assign/vec4 v000001be2ef2cc00_0, 0;
    %load/vec4 v000001be2f312b00_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001be2f312b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001be2ef2d600_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f312600_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001be2f312b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2d6a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001be2ef2c520_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000001be2f312240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f312100_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000001be2ef2c520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2ef2d6a0_0, 0;
    %load/vec4 v000001be2f313aa0_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.15, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_6.16, 8;
T_6.15 ; End of true expr.
    %load/vec4 v000001be2ef2cc00_0;
    %addi 4, 0, 12;
    %jmp/0 T_6.16, 8;
 ; End of false expr.
    %blend;
T_6.16;
    %assign/vec4 v000001be2ef2cc00_0, 0;
    %load/vec4 v000001be2f313aa0_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.17, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_6.18, 8;
T_6.17 ; End of true expr.
    %load/vec4 v000001be2f312b00_0;
    %addi 1, 0, 4;
    %jmp/0 T_6.18, 8;
 ; End of false expr.
    %blend;
T_6.18;
    %assign/vec4 v000001be2f312b00_0, 0;
    %load/vec4 v000001be2f312ba0_0;
    %assign/vec4 v000001be2ef2d600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f312c40_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v000001be2f313e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f312c40_0, 0;
    %jmp T_6.20;
T_6.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001be2ef2c520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f312100_0, 0;
T_6.20 ;
T_6.14 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001be2ef2c520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f312100_0, 0;
    %load/vec4 v000001be2f3138c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f313320_0, 0;
T_6.21 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001be2eea6790;
T_7 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef2d420_0;
    %assign/vec4 v000001be2ef2cfc0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001be2eea6790;
T_8 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef2e1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f313820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2cb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2d420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f312a60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001be2f313a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v000001be2f313e60_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001be2f312560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.5 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000001be2f312380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.10, 9;
    %load/vec4 v000001be2ef2d880_0;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f313820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2ef2d420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f312a60_0, 0;
    %load/vec4 v000001be2ef2c480_0;
    %assign/vec4 v000001be2ef2dc40_0, 0;
    %load/vec4 v000001be2ef2e140_0;
    %assign/vec4 v000001be2f3121a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2ef2cb60_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000001be2f312380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.13, 9;
    %load/vec4 v000001be2ef2d880_0;
    %nor/r;
    %and;
T_8.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f313820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2cb60_0, 0;
T_8.11 ;
T_8.9 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f313820_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001be2eea6790;
T_9 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef2d740_0;
    %assign/vec4 v000001be2ef2c700_0, 0;
    %load/vec4 v000001be2ef2e1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001be2ef2c980_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001be2f313e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001be2ef2c980_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001be2ef2c700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v000001be2ef2c980_0;
    %load/vec4 v000001be2ef2c8e0_0;
    %load/vec4 v000001be2ef2dba0_0;
    %mul;
    %add;
    %assign/vec4 v000001be2ef2c980_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001be2eea6790;
T_10 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef2d740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001be2ef2d920_0;
    %assign/vec4 v000001be2ef2dec0_0, 0;
    %load/vec4 v000001be2ef2d4c0_0;
    %assign/vec4 v000001be2ef2c660_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001be2eea6790;
T_11 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef2e1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2d560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f3124c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2eef29d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001be2ef2d2e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v000001be2ef2db00_0;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001be2ef2e000_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_11.7, 5;
    %load/vec4 v000001be2ef2e000_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_11.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2ef2d560_0, 0;
    %load/vec4 v000001be2ef2e000_0;
    %subi 32, 0, 12;
    %assign/vec4 v000001be2f313460_0, 0;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2d560_0, 0;
T_11.6 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2d560_0, 0;
T_11.3 ;
    %load/vec4 v000001be2f312d80_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.10, 9;
    %load/vec4 v000001be2f313be0_0;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2f3124c0_0, 0;
    %load/vec4 v000001be2ef2e000_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_11.13, 5;
    %load/vec4 v000001be2ef2e000_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v000001be2f313b40_0;
    %assign/vec4 v000001be2f3126a0_0, 0;
    %jmp T_11.12;
T_11.11 ;
    %load/vec4 v000001be2ef2e000_0;
    %cmpi/e 16, 0, 12;
    %jmp/0xz  T_11.14, 4;
    %load/vec4 v000001be2f313b40_0;
    %assign/vec4 v000001be2ef2dce0_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v000001be2ef2e000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.18, 4;
    %load/vec4 v000001be2f313b40_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2eef29d0_0, 0;
T_11.16 ;
T_11.15 ;
T_11.12 ;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f3124c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2eef29d0_0, 0;
T_11.9 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001be2eea6790;
T_12 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef2cca0_0;
    %load/vec4 v000001be2ef2c7a0_0;
    %and;
    %load/vec4 v000001be2f312a60_0;
    %or;
    %assign/vec4 v000001be2f3136e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001be2eea6790;
T_13 ;
    %wait E_000001be2ef02f90;
    %load/vec4 v000001be2f312560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be2ef2de20_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v000001be2ef2cac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.7, 4;
    %load/vec4 v000001be2ef2d060_0;
    %and;
T_13.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001be2ef2de20_0, 0, 32;
    %jmp T_13.6;
T_13.5 ;
    %load/vec4 v000001be2ef2cac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.11, 4;
    %load/vec4 v000001be2ef2d060_0;
    %and;
T_13.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.10, 9;
    %load/vec4 v000001be2eef29d0_0;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001be2ef2de20_0, 0, 32;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v000001be2f3133c0_0;
    %store/vec4 v000001be2ef2de20_0, 0, 32;
T_13.9 ;
T_13.6 ;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v000001be2ef2cac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.14, 4;
    %load/vec4 v000001be2ef2d060_0;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be2ef2de20_0, 0, 32;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v000001be2ef2e000_0;
    %cmpi/e 16, 0, 12;
    %flag_get/vec4 4;
    %jmp/0 T_13.17, 4;
    %load/vec4 v000001be2ef2d060_0;
    %and;
T_13.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v000001be2ef2dce0_0;
    %store/vec4 v000001be2ef2de20_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v000001be2f3133c0_0;
    %store/vec4 v000001be2ef2de20_0, 0, 32;
T_13.16 ;
T_13.13 ;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v000001be2ef2cac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.20, 4;
    %load/vec4 v000001be2ef2d060_0;
    %and;
T_13.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001be2ef2de20_0, 0, 32;
    %jmp T_13.19;
T_13.18 ;
    %load/vec4 v000001be2f3133c0_0;
    %store/vec4 v000001be2ef2de20_0, 0, 32;
T_13.19 ;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001be2eea6790;
T_14 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef2e1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2c840_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001be2ef2c7a0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.5, 10;
    %load/vec4 v000001be2ef2cca0_0;
    %and;
T_14.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v000001be2ef2d060_0;
    %nor/r;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001be2ef2cac0_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_14.8, 5;
    %load/vec4 v000001be2ef2cac0_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_14.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2ef2ca20_0, 0;
    %load/vec4 v000001be2ef2cac0_0;
    %subi 32, 0, 12;
    %assign/vec4 v000001be2f313960_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v000001be2ef2cac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2ef2ca20_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v000001be2ef2e000_0;
    %cmpi/e 16, 0, 12;
    %jmp/0xz  T_14.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2ef2ca20_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2ca20_0, 0;
T_14.12 ;
T_14.10 ;
T_14.7 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001be2ef2c7a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.16, 10;
    %load/vec4 v000001be2ef2cca0_0;
    %and;
T_14.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.15, 9;
    %load/vec4 v000001be2ef2d060_0;
    %nor/r;
    %and;
T_14.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2ca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001be2ef2c840_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2ef2c840_0, 0;
T_14.14 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001be2ef1d920;
T_15 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2f3131e0_0;
    %assign/vec4 v000001be2f315790_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000001be2ef1d920;
T_16 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2f313500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001be2f313280_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001be2f312f60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001be2f313c80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001be2f3129c0, 0, 4;
T_16.2 ;
    %load/vec4 v000001be2f313280_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v000001be2f312f60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001be2f313c80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001be2f3129c0, 4, 5;
T_16.4 ;
    %load/vec4 v000001be2f313280_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v000001be2f312f60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001be2f313c80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001be2f3129c0, 4, 5;
T_16.6 ;
    %load/vec4 v000001be2f313280_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v000001be2f312f60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001be2f313c80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001be2f3129c0, 4, 5;
T_16.8 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001be2eea6600;
T_17 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef0bd30_0;
    %assign/vec4 v000001be2ef0cc30_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001be2eea6600;
T_18 ;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2ef0b010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001be2ef0c370_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001be2ef0cd70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001be2ef0b650_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001be2ef0b150, 0, 4;
T_18.2 ;
    %load/vec4 v000001be2ef0c370_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v000001be2ef0cd70_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001be2ef0b650_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001be2ef0b150, 4, 5;
T_18.4 ;
    %load/vec4 v000001be2ef0c370_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v000001be2ef0cd70_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001be2ef0b650_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001be2ef0b150, 4, 5;
T_18.6 ;
    %load/vec4 v000001be2ef0c370_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v000001be2ef0cd70_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001be2ef0b650_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001be2ef0b150, 4, 5;
T_18.8 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001be2eee90f0;
T_19 ;
    %pushi/vec4 1000000, 0, 32;
    %store/vec4 v000001be2f315330_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_000001be2eee90f0;
T_20 ;
    %vpi_call 2 133 "$dumpfile", "fir.vcd" {0 0 0};
    %vpi_call 2 134 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001be2eee90f0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be2f3142f0_0, 0, 1;
T_21.0 ;
    %delay 5000, 0;
    %load/vec4 v000001be2f3142f0_0;
    %inv;
    %store/vec4 v000001be2f3142f0_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_000001be2eee90f0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be2f315830_0, 0, 1;
    %wait E_000001be2ef03910;
    %wait E_000001be2ef03910;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001be2f315830_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001be2eee90f0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be2f314cf0_0, 0, 32;
    %vpi_func 2 156 "$fopen" 32, "./fir/samples_triangular_wave.dat", "r" {0 0 0};
    %store/vec4 v000001be2f314a70_0, 0, 32;
    %vpi_func 2 157 "$fopen" 32, "./fir/out_gold.dat", "r" {0 0 0};
    %store/vec4 v000001be2f314390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be2f314110_0, 0, 32;
T_23.0 ;
    %load/vec4 v000001be2f314110_0;
    %cmpi/s 600, 0, 32;
    %jmp/0xz T_23.1, 5;
    %vpi_func 2 159 "$fscanf" 32, v000001be2f314a70_0, "%d", &A<v000001be2f3156f0, v000001be2f314110_0 > {0 0 0};
    %store/vec4 v000001be2f315f10_0, 0, 32;
    %vpi_func 2 160 "$fscanf" 32, v000001be2f314390_0, "%d", &A<v000001be2f315970, v000001be2f314110_0 > {0 0 0};
    %store/vec4 v000001be2f314250_0, 0, 32;
    %load/vec4 v000001be2f314cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001be2f314cf0_0, 0, 32;
    %load/vec4 v000001be2f314110_0;
    %addi 1, 0, 32;
    %store/vec4 v000001be2f314110_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .thread T_23;
    .scope S_000001be2eee90f0;
T_24 ;
    %vpi_call 2 168 "$display", "------------Start simulation-----------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be2f315dd0_0, 0, 1;
    %vpi_call 2 170 "$display", "----Start the data input(AXI-Stream)----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be2f314070_0, 0, 32;
T_24.0 ;
    %load/vec4 v000001be2f314070_0;
    %load/vec4 v000001be2f314cf0_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be2f315c90_0, 0, 1;
    %ix/getv/s 4, v000001be2f314070_0;
    %load/vec4a v000001be2f3156f0, 4;
    %store/vec4 v000001be2f3130a0_0, 0, 32;
    %fork TD_fir_tb.ss, S_000001be2eedf7f0;
    %join;
    %load/vec4 v000001be2f314070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001be2f314070_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001be2ef0bdd0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be2ef0c5f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001be2ef0b5b0_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000001be2ee742c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f3151f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001be2f315c90_0, 0, 1;
    %ix/load 4, 599, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001be2f3156f0, 4;
    %store/vec4 v000001be2f3130a0_0, 0, 32;
    %fork TD_fir_tb.ss, S_000001be2eedf7f0;
    %join;
    %vpi_call 2 179 "$display", "------End the data input(AXI-Stream)------" {0 0 0};
    %end;
    .thread T_24;
    .scope S_000001be2eee90f0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be2f3150b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be2f3141b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001be2f315a10_0, 0, 1;
T_25.0 ;
    %load/vec4 v000001be2f315e70_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_25.1, 6;
    %wait E_000001be2ef06090;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be2f3153d0_0, 0, 32;
T_25.2 ;
    %load/vec4 v000001be2f3153d0_0;
    %load/vec4 v000001be2f314cf0_0;
    %cmp/u;
    %jmp/0xz T_25.3, 5;
    %ix/getv/s 4, v000001be2f3153d0_0;
    %load/vec4a v000001be2f315970, 4;
    %store/vec4 v000001be2f312e20_0, 0, 32;
    %load/vec4 v000001be2f3153d0_0;
    %store/vec4 v000001be2f312ec0_0, 0, 32;
    %fork TD_fir_tb.sm, S_000001be2eedf660;
    %join;
    %load/vec4 v000001be2f3153d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001be2f3153d0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001be2ef0bdd0_0, 0, 12;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001be2ef0c5f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001be2ef0b5b0_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000001be2ee742c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f3151f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001be2ef0bdd0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001be2ef0c5f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001be2ef0b5b0_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000001be2ee742c0;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f3151f0_0, 0;
    %load/vec4 v000001be2f3150b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001be2f314610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %vpi_call 2 198 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call 2 199 "$display", "-----------Congratulations! Pass-------------" {0 0 0};
    %jmp T_25.5;
T_25.4 ;
    %vpi_call 2 202 "$display", "--------Simulation Failed---------" {0 0 0};
T_25.5 ;
    %vpi_call 2 204 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_000001be2eee90f0;
T_26 ;
T_26.0 ;
    %load/vec4 v000001be2f315330_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.1, 5;
    %wait E_000001be2ef03910;
    %load/vec4 v000001be2f315330_0;
    %subi 1, 0, 32;
    %store/vec4 v000001be2f315330_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %vpi_call 2 214 "$display", $time, "Simualtion Hang ...." {0 0 0};
    %vpi_call 2 215 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_000001be2eee90f0;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001be2f315b50, 4, 0;
    %pushi/vec4 4294967286, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001be2f315b50, 4, 0;
    %pushi/vec4 4294967287, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001be2f315b50, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001be2f315b50, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001be2f315b50, 4, 0;
    %pushi/vec4 63, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001be2f315b50, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001be2f315b50, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001be2f315b50, 4, 0;
    %pushi/vec4 4294967287, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001be2f315b50, 4, 0;
    %pushi/vec4 4294967286, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001be2f315b50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001be2f315b50, 4, 0;
    %end;
    .thread T_27;
    .scope S_000001be2eee90f0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001be2f314610_0, 0, 1;
    %vpi_call 2 237 "$display", "----Start the coefficient input(AXI-lite)----" {0 0 0};
    %pushi/vec4 16, 0, 12;
    %store/vec4 v000001be2ef0b790_0, 0, 12;
    %load/vec4 v000001be2f314cf0_0;
    %store/vec4 v000001be2ef0cb90_0, 0, 32;
    %fork TD_fir_tb.config_write, S_000001be2ee74450;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be2f3153d0_0, 0, 32;
T_28.0 ;
    %load/vec4 v000001be2f3153d0_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001be2f3153d0_0;
    %muli 4, 0, 32;
    %add;
    %pad/u 12;
    %store/vec4 v000001be2ef0b790_0, 0, 12;
    %ix/getv/s 4, v000001be2f3153d0_0;
    %load/vec4a v000001be2f315b50, 4;
    %store/vec4 v000001be2ef0cb90_0, 0, 32;
    %fork TD_fir_tb.config_write, S_000001be2ee74450;
    %join;
    %load/vec4 v000001be2f3153d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001be2f3153d0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f3155b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f315650_0, 0;
    %vpi_call 2 245 "$display", " Check Coefficient ..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001be2f3153d0_0, 0, 32;
T_28.2 ;
    %load/vec4 v000001be2f3153d0_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001be2f3153d0_0;
    %muli 4, 0, 32;
    %add;
    %pad/u 12;
    %store/vec4 v000001be2ef0bdd0_0, 0, 12;
    %ix/getv/s 4, v000001be2f3153d0_0;
    %load/vec4a v000001be2f315b50, 4;
    %store/vec4 v000001be2ef0c5f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001be2ef0b5b0_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000001be2ee742c0;
    %join;
    %load/vec4 v000001be2f3153d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001be2f3153d0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f3151f0_0, 0;
    %vpi_call 2 250 "$display", " Tape programming done ..." {0 0 0};
    %vpi_call 2 251 "$display", " Start FIR" {0 0 0};
    %wait E_000001be2ef03910;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001be2ef0b790_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001be2ef0cb90_0, 0, 32;
    %fork TD_fir_tb.config_write, S_000001be2ee74450;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f3155b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001be2f315650_0, 0;
    %vpi_call 2 255 "$display", "----End the coefficient input(AXI-lite)----" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\fir\tb\fir_tb.v";
    ".\bram\bram11.v";
    ".\fir\rtl\fir.v";
