<stg><name>compress</name>


<trans_list>

<trans id="210" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="5" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="22" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
.preheader74.preheader:0  %v_V = alloca [16 x i32], align 4

]]></Node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.preheader:1  br label %.preheader74

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader74:0  %i_0 = phi i4 [ %i, %0 ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader74:1  %icmp_ln20 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader74:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader74:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader74:4  br i1 %icmp_ln20, label %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %0

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln21 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %h_V_addr = getelementptr [8 x i32]* %h_V, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="h_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="3">
<![CDATA[
:2  %h_V_load = load i32* %h_V_addr, align 4

]]></Node>
<StgValue><ssdm name="h_V_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %IV_V_addr = getelementptr [8 x i32]* @IV_V, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="IV_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="3">
<![CDATA[
:8  %IV_V_load = load i32* %IV_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IV_V_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:0  %v_V_addr = getelementptr [16 x i32]* %v_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="v_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %v_V_load = load i32* %v_V_addr, align 16

]]></Node>
<StgValue><ssdm name="v_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="3">
<![CDATA[
:2  %h_V_load = load i32* %h_V_addr, align 4

]]></Node>
<StgValue><ssdm name="h_V_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v_V_addr_1 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="v_V_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store i32 %h_V_load, i32* %v_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %xor_ln22 = xor i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="xor_ln22"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="4">
<![CDATA[
:6  %zext_ln22 = zext i4 %xor_ln22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="3">
<![CDATA[
:8  %IV_V_load = load i32* %IV_V_addr, align 4

]]></Node>
<StgValue><ssdm name="IV_V_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %v_V_addr_2 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="v_V_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store i32 %IV_V_load, i32* %v_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader74

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:1  %v_V_load = load i32* %v_V_addr, align 16

]]></Node>
<StgValue><ssdm name="v_V_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:2  %xor_ln719 = xor i32 %v_V_load, 64

]]></Node>
<StgValue><ssdm name="xor_ln719"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:3  store i32 %xor_ln719, i32* %v_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i1_0 = phi i4 [ 0, %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln28 = icmp eq i4 %i1_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln28, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln29 = zext i4 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %SIGMA_V_0_addr = getelementptr [10 x i4]* @SIGMA_V_0, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_0_addr"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4">
<![CDATA[
:2  %SIGMA_V_0_load = load i4* %SIGMA_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_0_load"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %SIGMA_V_1_addr = getelementptr [10 x i4]* @SIGMA_V_1, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_1_addr"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4">
<![CDATA[
:7  %SIGMA_V_1_load = load i4* %SIGMA_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_1_load"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %SIGMA_V_2_addr = getelementptr [10 x i4]* @SIGMA_V_2, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_2_addr"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4">
<![CDATA[
:13  %SIGMA_V_2_load = load i4* %SIGMA_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_2_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %SIGMA_V_3_addr = getelementptr [10 x i4]* @SIGMA_V_3, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_3_addr"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4">
<![CDATA[
:18  %SIGMA_V_3_load = load i4* %SIGMA_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_3_load"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %SIGMA_V_4_addr = getelementptr [10 x i4]* @SIGMA_V_4, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_4_addr"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4">
<![CDATA[
:24  %SIGMA_V_4_load = load i4* %SIGMA_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_4_load"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %SIGMA_V_5_addr = getelementptr [10 x i4]* @SIGMA_V_5, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_5_addr"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4">
<![CDATA[
:29  %SIGMA_V_5_load = load i4* %SIGMA_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_5_load"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %SIGMA_V_6_addr = getelementptr [10 x i4]* @SIGMA_V_6, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_6_addr"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4">
<![CDATA[
:35  %SIGMA_V_6_load = load i4* %SIGMA_V_6_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_6_load"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %SIGMA_V_7_addr = getelementptr [10 x i4]* @SIGMA_V_7, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_7_addr"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4">
<![CDATA[
:40  %SIGMA_V_7_load = load i4* %SIGMA_V_7_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_7_load"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %SIGMA_V_8_addr = getelementptr [10 x i4]* @SIGMA_V_8, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_8_addr"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4">
<![CDATA[
:46  %SIGMA_V_8_load = load i4* %SIGMA_V_8_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_8_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %SIGMA_V_9_addr = getelementptr [10 x i4]* @SIGMA_V_9, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_9_addr"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4">
<![CDATA[
:51  %SIGMA_V_9_load = load i4* %SIGMA_V_9_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_9_load"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %SIGMA_V_10_addr = getelementptr [10 x i4]* @SIGMA_V_10, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_10_addr"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4">
<![CDATA[
:57  %SIGMA_V_10_load = load i4* %SIGMA_V_10_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_10_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %SIGMA_V_11_addr = getelementptr [10 x i4]* @SIGMA_V_11, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_11_addr"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4">
<![CDATA[
:62  %SIGMA_V_11_load = load i4* %SIGMA_V_11_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_11_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %SIGMA_V_12_addr = getelementptr [10 x i4]* @SIGMA_V_12, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_12_addr"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4">
<![CDATA[
:68  %SIGMA_V_12_load = load i4* %SIGMA_V_12_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_12_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %SIGMA_V_13_addr = getelementptr [10 x i4]* @SIGMA_V_13, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_13_addr"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4">
<![CDATA[
:73  %SIGMA_V_13_load = load i4* %SIGMA_V_13_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_13_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %SIGMA_V_14_addr = getelementptr [10 x i4]* @SIGMA_V_14, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_14_addr"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4">
<![CDATA[
:79  %SIGMA_V_14_load = load i4* %SIGMA_V_14_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_14_load"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %SIGMA_V_15_addr = getelementptr [10 x i4]* @SIGMA_V_15, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="SIGMA_V_15_addr"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4">
<![CDATA[
:84  %SIGMA_V_15_load = load i4* %SIGMA_V_15_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_15_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4">
<![CDATA[
:2  %SIGMA_V_0_load = load i4* %SIGMA_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_0_load"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln544 = zext i4 %SIGMA_V_0_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %m_V_addr = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="m_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
:5  %m_V_load = load i32* %m_V_addr, align 4

]]></Node>
<StgValue><ssdm name="m_V_load"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4">
<![CDATA[
:7  %SIGMA_V_1_load = load i4* %SIGMA_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_1_load"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="4">
<![CDATA[
:8  %zext_ln544_1 = zext i4 %SIGMA_V_1_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %m_V_addr_1 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="m_V_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
:10  %m_V_load_1 = load i32* %m_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4">
<![CDATA[
:13  %SIGMA_V_2_load = load i4* %SIGMA_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_2_load"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4">
<![CDATA[
:18  %SIGMA_V_3_load = load i4* %SIGMA_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_3_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4">
<![CDATA[
:24  %SIGMA_V_4_load = load i4* %SIGMA_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_4_load"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4">
<![CDATA[
:29  %SIGMA_V_5_load = load i4* %SIGMA_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_5_load"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4">
<![CDATA[
:35  %SIGMA_V_6_load = load i4* %SIGMA_V_6_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_6_load"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4">
<![CDATA[
:40  %SIGMA_V_7_load = load i4* %SIGMA_V_7_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_7_load"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4">
<![CDATA[
:46  %SIGMA_V_8_load = load i4* %SIGMA_V_8_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_8_load"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4">
<![CDATA[
:51  %SIGMA_V_9_load = load i4* %SIGMA_V_9_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_9_load"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4">
<![CDATA[
:57  %SIGMA_V_10_load = load i4* %SIGMA_V_10_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_10_load"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="4">
<![CDATA[
:62  %SIGMA_V_11_load = load i4* %SIGMA_V_11_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_11_load"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4">
<![CDATA[
:68  %SIGMA_V_12_load = load i4* %SIGMA_V_12_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_12_load"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4">
<![CDATA[
:73  %SIGMA_V_13_load = load i4* %SIGMA_V_13_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_13_load"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4">
<![CDATA[
:79  %SIGMA_V_14_load = load i4* %SIGMA_V_14_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_14_load"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4">
<![CDATA[
:84  %SIGMA_V_15_load = load i4* %SIGMA_V_15_addr, align 1

]]></Node>
<StgValue><ssdm name="SIGMA_V_15_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="113" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
:5  %m_V_load = load i32* %m_V_addr, align 4

]]></Node>
<StgValue><ssdm name="m_V_load"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
:10  %m_V_load_1 = load i32* %m_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_1"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32">
<![CDATA[
:11  call fastcc void @G([16 x i32]* %v_V, i4 0, i4 4, i5 8, i5 12, i32 %m_V_load, i32 %m_V_load_1)

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="116" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32">
<![CDATA[
:11  call fastcc void @G([16 x i32]* %v_V, i4 0, i4 4, i5 8, i5 12, i32 %m_V_load, i32 %m_V_load_1)

]]></Node>
<StgValue><ssdm name="call_ln29"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="4">
<![CDATA[
:14  %zext_ln544_2 = zext i4 %SIGMA_V_2_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %m_V_addr_2 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="m_V_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
:16  %m_V_load_2 = load i32* %m_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_2"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="4">
<![CDATA[
:19  %zext_ln544_3 = zext i4 %SIGMA_V_3_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_3"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %m_V_addr_3 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="m_V_addr_3"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
:21  %m_V_load_3 = load i32* %m_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
:16  %m_V_load_2 = load i32* %m_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_2"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
:21  %m_V_load_3 = load i32* %m_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_3"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:22  call fastcc void @G([16 x i32]* %v_V, i4 1, i4 5, i5 9, i5 13, i32 %m_V_load_2, i32 %m_V_load_3)

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="126" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:22  call fastcc void @G([16 x i32]* %v_V, i4 1, i4 5, i5 9, i5 13, i32 %m_V_load_2, i32 %m_V_load_3)

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="4">
<![CDATA[
:25  %zext_ln544_4 = zext i4 %SIGMA_V_4_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_4"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %m_V_addr_4 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_4

]]></Node>
<StgValue><ssdm name="m_V_addr_4"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
:27  %m_V_load_4 = load i32* %m_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_4"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="4">
<![CDATA[
:30  %zext_ln544_5 = zext i4 %SIGMA_V_5_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_5"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %m_V_addr_5 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="m_V_addr_5"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="4">
<![CDATA[
:32  %m_V_load_5 = load i32* %m_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="133" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
:27  %m_V_load_4 = load i32* %m_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_4"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="4">
<![CDATA[
:32  %m_V_load_5 = load i32* %m_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_5"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:33  call fastcc void @G([16 x i32]* %v_V, i4 2, i4 6, i5 10, i5 14, i32 %m_V_load_4, i32 %m_V_load_5)

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="136" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:33  call fastcc void @G([16 x i32]* %v_V, i4 2, i4 6, i5 10, i5 14, i32 %m_V_load_4, i32 %m_V_load_5)

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="4">
<![CDATA[
:36  %zext_ln544_6 = zext i4 %SIGMA_V_6_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_6"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %m_V_addr_6 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="m_V_addr_6"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
:38  %m_V_load_6 = load i32* %m_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_6"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="4">
<![CDATA[
:41  %zext_ln544_7 = zext i4 %SIGMA_V_7_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_7"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %m_V_addr_7 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="m_V_addr_7"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
:43  %m_V_load_7 = load i32* %m_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
:38  %m_V_load_6 = load i32* %m_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_6"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="4">
<![CDATA[
:43  %m_V_load_7 = load i32* %m_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_7"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:44  call fastcc void @G([16 x i32]* %v_V, i4 3, i4 7, i5 11, i5 15, i32 %m_V_load_6, i32 %m_V_load_7)

]]></Node>
<StgValue><ssdm name="call_ln32"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="146" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:44  call fastcc void @G([16 x i32]* %v_V, i4 3, i4 7, i5 11, i5 15, i32 %m_V_load_6, i32 %m_V_load_7)

]]></Node>
<StgValue><ssdm name="call_ln32"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="4">
<![CDATA[
:47  %zext_ln544_8 = zext i4 %SIGMA_V_8_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_8"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %m_V_addr_8 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_8

]]></Node>
<StgValue><ssdm name="m_V_addr_8"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
:49  %m_V_load_8 = load i32* %m_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_8"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="4">
<![CDATA[
:52  %zext_ln544_9 = zext i4 %SIGMA_V_9_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_9"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %m_V_addr_9 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_9

]]></Node>
<StgValue><ssdm name="m_V_addr_9"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
:54  %m_V_load_9 = load i32* %m_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="153" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
:49  %m_V_load_8 = load i32* %m_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_8"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
:54  %m_V_load_9 = load i32* %m_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_9"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:55  call fastcc void @G([16 x i32]* %v_V, i4 0, i4 5, i5 10, i5 15, i32 %m_V_load_8, i32 %m_V_load_9)

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="156" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:55  call fastcc void @G([16 x i32]* %v_V, i4 0, i4 5, i5 10, i5 15, i32 %m_V_load_8, i32 %m_V_load_9)

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="4">
<![CDATA[
:58  %zext_ln544_10 = zext i4 %SIGMA_V_10_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_10"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %m_V_addr_10 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_10

]]></Node>
<StgValue><ssdm name="m_V_addr_10"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
:60  %m_V_load_10 = load i32* %m_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_10"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="4">
<![CDATA[
:63  %zext_ln544_11 = zext i4 %SIGMA_V_11_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_11"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %m_V_addr_11 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_11

]]></Node>
<StgValue><ssdm name="m_V_addr_11"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
:65  %m_V_load_11 = load i32* %m_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="163" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="4">
<![CDATA[
:60  %m_V_load_10 = load i32* %m_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_10"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="4">
<![CDATA[
:65  %m_V_load_11 = load i32* %m_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_11"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:66  call fastcc void @G([16 x i32]* %v_V, i4 1, i4 6, i5 11, i5 12, i32 %m_V_load_10, i32 %m_V_load_11)

]]></Node>
<StgValue><ssdm name="call_ln34"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="166" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:66  call fastcc void @G([16 x i32]* %v_V, i4 1, i4 6, i5 11, i5 12, i32 %m_V_load_10, i32 %m_V_load_11)

]]></Node>
<StgValue><ssdm name="call_ln34"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4">
<![CDATA[
:69  %zext_ln544_12 = zext i4 %SIGMA_V_12_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_12"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %m_V_addr_12 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_12

]]></Node>
<StgValue><ssdm name="m_V_addr_12"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
:71  %m_V_load_12 = load i32* %m_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_12"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="4">
<![CDATA[
:74  %zext_ln544_13 = zext i4 %SIGMA_V_13_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_13"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %m_V_addr_13 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_13

]]></Node>
<StgValue><ssdm name="m_V_addr_13"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="4">
<![CDATA[
:76  %m_V_load_13 = load i32* %m_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_13"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="173" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="4">
<![CDATA[
:71  %m_V_load_12 = load i32* %m_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_12"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="4">
<![CDATA[
:76  %m_V_load_13 = load i32* %m_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_13"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:77  call fastcc void @G([16 x i32]* %v_V, i4 2, i4 7, i5 8, i5 13, i32 %m_V_load_12, i32 %m_V_load_13)

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="176" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:77  call fastcc void @G([16 x i32]* %v_V, i4 2, i4 7, i5 8, i5 13, i32 %m_V_load_12, i32 %m_V_load_13)

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="4">
<![CDATA[
:80  %zext_ln544_14 = zext i4 %SIGMA_V_14_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_14"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %m_V_addr_14 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_14

]]></Node>
<StgValue><ssdm name="m_V_addr_14"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
:82  %m_V_load_14 = load i32* %m_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_14"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="4">
<![CDATA[
:85  %zext_ln544_15 = zext i4 %SIGMA_V_15_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_15"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %m_V_addr_15 = getelementptr [16 x i32]* %m_V, i64 0, i64 %zext_ln544_15

]]></Node>
<StgValue><ssdm name="m_V_addr_15"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="4">
<![CDATA[
:87  %m_V_load_15 = load i32* %m_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="183" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="4">
<![CDATA[
:82  %m_V_load_14 = load i32* %m_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_14"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="4">
<![CDATA[
:87  %m_V_load_15 = load i32* %m_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_15"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:88  call fastcc void @G([16 x i32]* %v_V, i4 3, i4 4, i5 9, i5 14, i32 %m_V_load_14, i32 %m_V_load_15)

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="186" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="5" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:88  call fastcc void @G([16 x i32]* %v_V, i4 3, i4 4, i5 9, i5 14, i32 %m_V_load_14, i32 %m_V_load_15)

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:89  br label %1

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i2_0 = phi i4 [ %i_2, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln39 = icmp eq i4 %i2_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_2 = add i4 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln39, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln40 = zext i4 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %xor_ln40 = xor i4 %i2_0, -8

]]></Node>
<StgValue><ssdm name="xor_ln40"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="4">
<![CDATA[
:2  %zext_ln40_1 = zext i4 %xor_ln40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v_V_addr_3 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="v_V_addr_3"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="4">
<![CDATA[
:4  %lhs_V = load i32* %v_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v_V_addr_4 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="v_V_addr_4"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4">
<![CDATA[
:6  %rhs_V = load i32* %v_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %h_V_addr_1 = getelementptr [8 x i32]* %h_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="h_V_addr_1"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="3">
<![CDATA[
:8  %h_V_load_1 = load i32* %h_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_V_load_1"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="203" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="4">
<![CDATA[
:4  %lhs_V = load i32* %v_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4">
<![CDATA[
:6  %rhs_V = load i32* %v_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="3">
<![CDATA[
:8  %h_V_load_1 = load i32* %h_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_V_load_1"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %xor_ln719_2 = xor i32 %lhs_V, %h_V_load_1

]]></Node>
<StgValue><ssdm name="xor_ln719_2"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %xor_ln719_1 = xor i32 %xor_ln719_2, %rhs_V

]]></Node>
<StgValue><ssdm name="xor_ln719_1"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="32">
<![CDATA[
:11  store i32 %xor_ln719_1, i32* %h_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
