entity RSregister is
port (D: in bit_vector(3 downto 0); CLR, CLK, Ld, RS, Lin: in bit; Q: out bit_vector(3 downto 0));
end RSregister;
architecture arch of RSregister is
begin
process (CLK)
begin
if CLK'event and CLK = '1' then
if CLR = '1' then Q <= "0000";
elsif Ld = '1' then Q <= D;
elsif RS = '1' then Q <= Lin & Q(3 downto 1);
end if;
end if;
end process;

end arch;