file,name,complexity
c:/src/pylint-intervention/data/in_the_wild\versions/vhdl-style-guide/2970b0a182e4832c73b54633c99bbec63b560532/before/vsg_slash_vhdlFile_slash_classify_slash_interface_signal_declaration.py,tokenize,12
c:/src/pylint-intervention/data/in_the_wild\versions/vhdl-style-guide/2970b0a182e4832c73b54633c99bbec63b560532/before/vsg_slash_vhdlFile_slash_classify_slash_interface_signal_declaration.py,classify_identifier,5
c:/src/pylint-intervention/data/in_the_wild\versions/vhdl-style-guide/2970b0a182e4832c73b54633c99bbec63b560532/before/vsg_slash_vhdlFile_slash_classify_slash_interface_signal_declaration.py,classify_subtype_indication,5
c:/src/pylint-intervention/data/in_the_wild\versions/vhdl-style-guide/2970b0a182e4832c73b54633c99bbec63b560532/before/vsg_slash_vhdlFile_slash_classify_slash_interface_signal_declaration.py,classify_static_expression,3
c:/src/pylint-intervention/data/in_the_wild\versions/vhdl-style-guide/2970b0a182e4832c73b54633c99bbec63b560532/before/vsg_slash_vhdlFile_slash_classify_slash_interface_signal_declaration.py,classify_keyword,2
c:/src/pylint-intervention/data/in_the_wild\versions/vhdl-style-guide/2970b0a182e4832c73b54633c99bbec63b560532/before/vsg_slash_vhdlFile_slash_classify_slash_interface_signal_declaration.py,classify_comma,2
c:/src/pylint-intervention/data/in_the_wild\versions/vhdl-style-guide/2970b0a182e4832c73b54633c99bbec63b560532/before/vsg_slash_vhdlFile_slash_classify_slash_interface_signal_declaration.py,classify_colon,2
c:/src/pylint-intervention/data/in_the_wild\versions/vhdl-style-guide/2970b0a182e4832c73b54633c99bbec63b560532/before/vsg_slash_vhdlFile_slash_classify_slash_interface_signal_declaration.py,classify_mode_keyword,2
c:/src/pylint-intervention/data/in_the_wild\versions/vhdl-style-guide/2970b0a182e4832c73b54633c99bbec63b560532/before/vsg_slash_vhdlFile_slash_classify_slash_interface_signal_declaration.py,classify_bus_keyword,2
c:/src/pylint-intervention/data/in_the_wild\versions/vhdl-style-guide/2970b0a182e4832c73b54633c99bbec63b560532/before/vsg_slash_vhdlFile_slash_classify_slash_interface_signal_declaration.py,classify_assignment_operator,2
c:/src/pylint-intervention/data/in_the_wild\versions/vhdl-style-guide/2970b0a182e4832c73b54633c99bbec63b560532/before/vsg_slash_vhdlFile_slash_classify_slash_interface_signal_declaration.py,clear_flags,1
