
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf2_readInputs25'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:911.1-920.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:926.1-935.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf2_readInputs25
Automatically selected td_fused_top_tdf2_readInputs25 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_readInputs25

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf2_readInputs25
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 64 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:926$390'.
Found and cleaned up 64 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:911$389'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:355$24'.
Cleaned up 129 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:634$230 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:626$226 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:618$220 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:610$216 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:602$210 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:594$206 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:586$204 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:578$196 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:570$190 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:562$178 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:554$174 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:546$172 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:538$166 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:530$162 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:423$94 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:415$80 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:407$66 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:399$52 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:391$40 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:379$31 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:369$28 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:355$24 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:345$21 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:335$18 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:323$9 in module td_fused_top_tdf2_readInputs25.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:311$5 in module td_fused_top_tdf2_readInputs25.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:303$3 in module td_fused_top_tdf2_readInputs25.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 283 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:0$395'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:0$395'.
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:993$394'.
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:926$390'.
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:911$389'.
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:697$277'.
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:634$230'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:626$226'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:618$220'.
     1/1: $1\ifmap_vec_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:610$216'.
     1/1: $1\ifmap_vec_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:602$210'.
     1/1: $1\ifmap_vec_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:594$206'.
     1/1: $1\ifmap_vec_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:586$204'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:578$196'.
     1/1: $1\ap_phi_mux_jj_phi_fu_201_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:570$190'.
     1/1: $1\ap_phi_mux_ii_phi_fu_224_p4[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:562$178'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:554$174'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:546$172'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:538$166'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:530$162'.
     1/1: $1\ap_condition_pp0_exit_iter2_state4[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:524$154'.
     1/1: $0\tmp2_reg_1147[2:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:518$146'.
     1/1: $0\select_ln20_21_reg_1102[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:512$138'.
     1/1: $0\select_ln19_30_reg_1152[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:504$132'.
     1/3: $0\or_ln23_25_reg_1172[0:0]
     2/3: $0\or_ln23_23_reg_1165[0:0]
     3/3: $0\p_cast14_i_mid1_reg_1159[6:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:493$130'.
     1/6: $0\p_mid137_reg_1065[13:0]
     2/6: $0\or_ln23_21_reg_1060[0:0]
     3/6: $0\p_cast_reg_1054[6:0]
     4/6: $0\sext_ln22_reg_1048[17:0]
     5/6: $0\trunc_ln22_reg_1042[13:0]
     6/6: $0\p_cast_i_reg_1036[17:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:484$124'.
     1/4: $0\lshr_ln32_8_reg_1215[63:0]
     2/4: $0\sub_ln32_18_reg_1210[6:1]
     3/4: $0\lshr_ln32_reg_1205[63:0]
     4/4: $0\sub_ln32_15_reg_1200[6:1]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
     1/13: $0\select_ln20_22_reg_1184_pp0_iter4_reg[0:0]
     2/13: $0\select_ln20_22_reg_1184_pp0_iter3_reg[0:0]
     3/13: $0\add_ln33_reg_1179_pp0_iter4_reg[5:0]
     4/13: $0\add_ln33_reg_1179_pp0_iter3_reg[5:0]
     5/13: $0\lshr_ln4_reg_1119_pp0_iter4_reg[2:0]
     6/13: $0\lshr_ln4_reg_1119_pp0_iter3_reg[2:0]
     7/13: $0\lshr_ln4_reg_1119_pp0_iter2_reg[2:0]
     8/13: $0\trunc_ln32_reg_1113_pp0_iter3_reg[1:0]
     9/13: $0\trunc_ln32_reg_1113_pp0_iter2_reg[1:0]
    10/13: $0\lshr_ln_reg_1108_pp0_iter2_reg[1:0]
    11/13: $0\icmp_ln19_reg_1075_pp0_iter4_reg[0:0]
    12/13: $0\icmp_ln19_reg_1075_pp0_iter3_reg[0:0]
    13/13: $0\icmp_ln19_reg_1075_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:458$118'.
     1/3: $0\add_ln32_reg_1190[15:0]
     2/3: $0\select_ln20_22_reg_1184[0:0]
     3/3: $0\add_ln33_reg_1179[5:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
     1/11: $0\is_padding_reg_1140[0:0]
     2/11: $0\p_cast14_i_reg_1134[6:0]
     3/11: $0\lshr_ln4_reg_1119_pp0_iter1_reg[2:0]
     4/11: $0\trunc_ln32_reg_1113_pp0_iter1_reg[1:0]
     5/11: $0\lshr_ln_reg_1108_pp0_iter1_reg[1:0]
     6/11: $0\select_ln20_21_reg_1102_pp0_iter1_reg[1:0]
     7/11: $0\add_ln20_reg_1096_pp0_iter1_reg[1:0]
     8/11: $0\or_ln19_reg_1089_pp0_iter1_reg[0:0]
     9/11: $0\icmp_ln20_reg_1079_pp0_iter1_reg[0:0]
    10/11: $0\icmp_ln19_reg_1075_pp0_iter1_reg[0:0]
    11/11: $0\icmp_ln19_reg_1075[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:431$108'.
     1/6: $0\lshr_ln4_reg_1119[2:0]
     2/6: $0\trunc_ln32_reg_1113[1:0]
     3/6: $0\lshr_ln_reg_1108[1:0]
     4/6: $0\add_ln20_reg_1096[1:0]
     5/6: $0\or_ln19_reg_1089[0:0]
     6/6: $0\icmp_ln20_reg_1079[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:423$94'.
     1/1: $0\kk_reg_209[4:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:415$80'.
     1/1: $0\jj_reg_197[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:407$66'.
     1/1: $0\indvar_flatten_reg_186[5:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:399$52'.
     1/1: $0\indvar_flatten47_reg_175[6:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:391$40'.
     1/1: $0\ii_reg_220[1:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:379$31'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:369$28'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:355$24'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:345$21'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:335$18'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:323$9'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:311$5'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:303$3'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\tmp_68_fu_896_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:926$390'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_tvar_int_1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:926$390'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\tmp_66_fu_795_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:911$389'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_tvar_int_0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:911$389'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_block_state1' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:697$277'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_NS_fsm' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:634$230'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\in_data_ce0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:626$226'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_1_we0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:618$220'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_1_ce0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:610$216'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_0_we0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:602$210'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ifmap_vec_0_ce0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:594$206'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_ready' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:586$204'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_jj_phi_fu_201_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:578$196'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_phi_mux_ii_phi_fu_224_p4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:570$190'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_idle_pp0' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:562$178'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_idle' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:554$174'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_done' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:546$172'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:538$166'.
No latch inferred for signal `\td_fused_top_tdf2_readInputs25.\ap_condition_pp0_exit_iter2_state4' from process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:530$162'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf2_readInputs25.\sub_ln32_15_reg_1200 [0]' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:993$394'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\sub_ln32_18_reg_1210 [0]' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:993$394'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\tmp2_reg_1147' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:524$154'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_21_reg_1102' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:518$146'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln19_30_reg_1152' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:512$138'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast14_i_mid1_reg_1159' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:504$132'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\or_ln23_23_reg_1165' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:504$132'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\or_ln23_25_reg_1172' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:504$132'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast_i_reg_1036' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:493$130'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\trunc_ln22_reg_1042' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:493$130'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\sext_ln22_reg_1048' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:493$130'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast_reg_1054' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:493$130'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\or_ln23_21_reg_1060' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:493$130'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_mid137_reg_1065' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:493$130'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\sub_ln32_15_reg_1200 [6:1]' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:484$124'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\lshr_ln32_reg_1205' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:484$124'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\sub_ln32_18_reg_1210 [6:1]' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:484$124'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\lshr_ln32_8_reg_1215' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:484$124'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln19_reg_1075_pp0_iter2_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln19_reg_1075_pp0_iter3_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln19_reg_1075_pp0_iter4_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\lshr_ln_reg_1108_pp0_iter2_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\trunc_ln32_reg_1113_pp0_iter2_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\trunc_ln32_reg_1113_pp0_iter3_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\lshr_ln4_reg_1119_pp0_iter2_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\lshr_ln4_reg_1119_pp0_iter3_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\lshr_ln4_reg_1119_pp0_iter4_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln33_reg_1179_pp0_iter3_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln33_reg_1179_pp0_iter4_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_22_reg_1184_pp0_iter3_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_22_reg_1184_pp0_iter4_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln33_reg_1179' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:458$118'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_22_reg_1184' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:458$118'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln32_reg_1190' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:458$118'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln19_reg_1075' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln19_reg_1075_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln20_reg_1079_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\or_ln19_reg_1089_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln20_reg_1096_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\select_ln20_21_reg_1102_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\lshr_ln_reg_1108_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\trunc_ln32_reg_1113_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\lshr_ln4_reg_1119_pp0_iter1_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\p_cast14_i_reg_1134' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\is_padding_reg_1140' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\icmp_ln20_reg_1079' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:431$108'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\or_ln19_reg_1089' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:431$108'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\add_ln20_reg_1096' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:431$108'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\lshr_ln_reg_1108' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:431$108'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\trunc_ln32_reg_1113' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:431$108'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\lshr_ln4_reg_1119' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:431$108'.
  created $dff cell `$procdff$688' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\kk_reg_209' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:423$94'.
  created $dff cell `$procdff$689' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\jj_reg_197' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:415$80'.
  created $dff cell `$procdff$690' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\indvar_flatten_reg_186' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:407$66'.
  created $dff cell `$procdff$691' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\indvar_flatten47_reg_175' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:399$52'.
  created $dff cell `$procdff$692' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ii_reg_220' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:391$40'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:379$31'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:369$28'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:355$24'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:345$21'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:335$18'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:323$9'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_done_reg' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:311$5'.
  created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `\td_fused_top_tdf2_readInputs25.\ap_CS_fsm' using process `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:303$3'.
  created $dff cell `$procdff$701' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:0$395'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:993$394'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:926$390'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:911$389'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:697$277'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:634$230'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:634$230'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:626$226'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:626$226'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:618$220'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:618$220'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:610$216'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:610$216'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:602$210'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:602$210'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:594$206'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:594$206'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:586$204'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:586$204'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:578$196'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:578$196'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:570$190'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:570$190'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:562$178'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:562$178'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:554$174'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:554$174'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:546$172'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:546$172'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:538$166'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:538$166'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:530$162'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:530$162'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:524$154'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:524$154'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:518$146'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:518$146'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:512$138'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:512$138'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:504$132'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:504$132'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:493$130'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:493$130'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:484$124'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:484$124'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:466$122'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:458$118'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:458$118'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:442$114'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:431$108'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:431$108'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:423$94'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:423$94'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:415$80'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:415$80'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:407$66'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:407$66'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:399$52'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:399$52'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:391$40'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:391$40'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:379$31'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:379$31'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:369$28'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:369$28'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:355$24'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:355$24'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:345$21'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:345$21'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:335$18'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:335$18'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:323$9'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:323$9'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:311$5'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:311$5'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:303$3'.
Removing empty process `td_fused_top_tdf2_readInputs25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:303$3'.
Cleaned up 56 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_readInputs25.
<suppressed ~244 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_readInputs25.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
<suppressed ~204 debug messages>
Removed a total of 68 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf2_readInputs25..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$402.
    dead port 2/2 on $mux $procmux$419.
    dead port 2/2 on $mux $procmux$411.
    dead port 1/2 on $mux $procmux$588.
    dead port 2/2 on $mux $procmux$588.
    dead port 2/2 on $mux $procmux$404.
Removed 6 multiplexer ports.
<suppressed ~83 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf2_readInputs25.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$701 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$700 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$627_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$699 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$619_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$710 ($sdff) from module td_fused_top_tdf2_readInputs25 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$698 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$614_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$697 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$609_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$694 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$591_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding EN signal on $procdff$693 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$586_Y, Q = \ii_reg_220).
Adding EN signal on $procdff$692 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$581_Y, Q = \indvar_flatten47_reg_175).
Adding EN signal on $procdff$691 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$576_Y, Q = \indvar_flatten_reg_186).
Adding EN signal on $procdff$690 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$571_Y, Q = \jj_reg_197).
Adding EN signal on $procdff$689 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$566_Y, Q = \kk_reg_209).
Adding EN signal on $procdff$687 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:845$366_Y [1:0], Q = \trunc_ln32_reg_1113).
Adding EN signal on $procdff$686 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:845$366_Y [3:2], Q = \lshr_ln_reg_1108).
Adding EN signal on $procdff$685 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:667$268_Y, Q = \add_ln20_reg_1096).
Adding EN signal on $procdff$684 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:783$318_Y, Q = \or_ln19_reg_1089).
Adding EN signal on $procdff$683 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:737$298_Y, Q = \icmp_ln20_reg_1079).
Adding EN signal on $procdff$682 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:771$313_Y, Q = \is_padding_reg_1140).
Adding EN signal on $procdff$681 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:797$325_Y, Q = \p_cast14_i_reg_1134).
Adding EN signal on $procdff$680 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \lshr_ln4_reg_1119, Q = \lshr_ln4_reg_1119_pp0_iter1_reg).
Adding EN signal on $procdff$679 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \trunc_ln32_reg_1113, Q = \trunc_ln32_reg_1113_pp0_iter1_reg).
Adding EN signal on $procdff$678 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \lshr_ln_reg_1108, Q = \lshr_ln_reg_1108_pp0_iter1_reg).
Adding EN signal on $procdff$677 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \select_ln20_21_reg_1102, Q = \select_ln20_21_reg_1102_pp0_iter1_reg).
Adding EN signal on $procdff$676 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \add_ln20_reg_1096, Q = \add_ln20_reg_1096_pp0_iter1_reg).
Adding EN signal on $procdff$675 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \or_ln19_reg_1089, Q = \or_ln19_reg_1089_pp0_iter1_reg).
Adding EN signal on $procdff$674 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \icmp_ln20_reg_1079, Q = \icmp_ln20_reg_1079_pp0_iter1_reg).
Adding EN signal on $procdff$673 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \icmp_ln19_reg_1075, Q = \icmp_ln19_reg_1075_pp0_iter1_reg).
Adding EN signal on $procdff$672 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:735$296_Y, Q = \icmp_ln19_reg_1075).
Adding EN signal on $procdff$671 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:677$273_Y, Q = \add_ln32_reg_1190).
Adding EN signal on $procdff$670 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:837$358_Y, Q = \select_ln20_22_reg_1184).
Adding EN signal on $procdff$669 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:679$274_Y, Q = \add_ln33_reg_1179).
Adding EN signal on $procdff$655 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $shr$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:777$315_Y, Q = \lshr_ln32_8_reg_1215).
Adding EN signal on $procdff$654 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:877$384_Y [6:1], Q = \sub_ln32_18_reg_1210 [6:1]).
Adding EN signal on $procdff$688 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:845$366_Y [3:1], Q = \lshr_ln4_reg_1119).
Adding SRST signal on $procdff$696 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$604_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$695 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $procmux$596_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$653 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $shr$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:781$317_Y, Q = \lshr_ln32_reg_1205).
Adding EN signal on $procdff$652 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:871$381_Y [6:1], Q = \sub_ln32_15_reg_1200 [6:1]).
Adding EN signal on $procdff$651 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:809$331_Y, Q = \p_mid137_reg_1065).
Adding EN signal on $procdff$650 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:785$319_Y, Q = \or_ln23_21_reg_1060).
Adding EN signal on $procdff$649 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:801$327_Y, Q = \p_cast_reg_1054).
Adding EN signal on $procdff$648 ($dff) from module td_fused_top_tdf2_readInputs25 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:673$271_Y }, Q = \sext_ln22_reg_1048).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$761 ($dffe) from module td_fused_top_tdf2_readInputs25.
Adding EN signal on $procdff$647 ($dff) from module td_fused_top_tdf2_readInputs25 (D = \j_17 [13:0], Q = \trunc_ln22_reg_1042).
Adding EN signal on $procdff$646 ($dff) from module td_fused_top_tdf2_readInputs25 (D = { 1'0 $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:721$288_Y }, Q = \p_cast_i_reg_1036).
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$764 ($dffe) from module td_fused_top_tdf2_readInputs25.
Adding EN signal on $procdff$645 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:791$322_Y, Q = \or_ln23_25_reg_1172).
Adding EN signal on $procdff$644 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:787$320_Y, Q = \or_ln23_23_reg_1165).
Adding EN signal on $procdff$643 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:799$326_Y, Q = \p_cast14_i_mid1_reg_1159).
Adding EN signal on $procdff$642 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:821$342_Y, Q = \select_ln19_30_reg_1152).
Adding EN signal on $procdff$641 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:835$356_Y, Q = \select_ln20_21_reg_1102).
Adding EN signal on $procdff$640 ($dff) from module td_fused_top_tdf2_readInputs25 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v:889$387_Y, Q = \tmp2_reg_1147).
Setting constant 0-bit at position 0 on $procdff$638 ($dff) from module td_fused_top_tdf2_readInputs25.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf2_readInputs25..
Removed 57 unused cells and 733 unused wires.
<suppressed ~61 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_readInputs25.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf2_readInputs25..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf2_readInputs25.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf2_readInputs25..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_readInputs25.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf2_readInputs25..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf2_readInputs25.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf2_readInputs25'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf2_readInputs25..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf2_readInputs25.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf2_readInputs25 ===

   Number of wires:                300
   Number of wire bits:           2685
   Number of public wires:         237
   Number of public wire bits:    2583
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                222
     $add                          219
     $and                          146
     $dff                           32
     $dffe                         305
     $eq                            22
     $gt                           101
     $mux                          398
     $not                           15
     $or                            23
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                           9
     $sdffe                          1
     $shr                          256
     $sub                           62
     $xor                           14

End of script. Logfile hash: 7b70d541fd, CPU: user 0.24s system 0.00s, MEM: 18.71 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 2x read_verilog (0 sec), 23% 5x opt_expr (0 sec), ...
