
H7-LQFP100-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ae20  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  0801b0c0  0801b0c0  0002b0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801b558  0801b558  0002b558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801b560  0801b560  0002b560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801b564  0801b564  0002b564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000013c  24000000  0801b568  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000683c  24000140  0801b6a4  00030140  2**5
                  ALLOC
  8 ._user_heap_stack 00000604  2400697c  0801b6a4  0003697c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0003013c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00041167  00000000  00000000  0003016a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00007d76  00000000  00000000  000712d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002bc0  00000000  00000000  00079048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002878  00000000  00000000  0007bc08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00046855  00000000  00000000  0007e480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0004335f  00000000  00000000  000c4cd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00196b75  00000000  00000000  00108034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0029eba9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000bd08  00000000  00000000  0029ebfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000140 	.word	0x24000140
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801b0a8 	.word	0x0801b0a8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000144 	.word	0x24000144
 80002dc:	0801b0a8 	.word	0x0801b0a8

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b08a      	sub	sp, #40	; 0x28
 80005e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005ea:	f107 031c 	add.w	r3, r7, #28
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
 80005f2:	605a      	str	r2, [r3, #4]
 80005f4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005f6:	463b      	mov	r3, r7
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]
 8000602:	611a      	str	r2, [r3, #16]
 8000604:	615a      	str	r2, [r3, #20]
 8000606:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000608:	4b7a      	ldr	r3, [pc, #488]	; (80007f4 <MX_ADC1_Init+0x210>)
 800060a:	4a7b      	ldr	r2, [pc, #492]	; (80007f8 <MX_ADC1_Init+0x214>)
 800060c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800060e:	4b79      	ldr	r3, [pc, #484]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000610:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000614:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000616:	4b77      	ldr	r3, [pc, #476]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000618:	2208      	movs	r2, #8
 800061a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800061c:	4b75      	ldr	r3, [pc, #468]	; (80007f4 <MX_ADC1_Init+0x210>)
 800061e:	2201      	movs	r2, #1
 8000620:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000622:	4b74      	ldr	r3, [pc, #464]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000624:	2204      	movs	r2, #4
 8000626:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000628:	4b72      	ldr	r3, [pc, #456]	; (80007f4 <MX_ADC1_Init+0x210>)
 800062a:	2200      	movs	r2, #0
 800062c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800062e:	4b71      	ldr	r3, [pc, #452]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000630:	2201      	movs	r2, #1
 8000632:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 11;
 8000634:	4b6f      	ldr	r3, [pc, #444]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000636:	220b      	movs	r2, #11
 8000638:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800063a:	4b6e      	ldr	r3, [pc, #440]	; (80007f4 <MX_ADC1_Init+0x210>)
 800063c:	2200      	movs	r2, #0
 800063e:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000640:	4b6c      	ldr	r3, [pc, #432]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000642:	2200      	movs	r2, #0
 8000644:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000646:	4b6b      	ldr	r3, [pc, #428]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000648:	2200      	movs	r2, #0
 800064a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800064c:	4b69      	ldr	r3, [pc, #420]	; (80007f4 <MX_ADC1_Init+0x210>)
 800064e:	2203      	movs	r2, #3
 8000650:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000652:	4b68      	ldr	r3, [pc, #416]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000654:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000658:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800065a:	4b66      	ldr	r3, [pc, #408]	; (80007f4 <MX_ADC1_Init+0x210>)
 800065c:	2200      	movs	r2, #0
 800065e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000660:	4b64      	ldr	r3, [pc, #400]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000662:	2200      	movs	r2, #0
 8000664:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000668:	4862      	ldr	r0, [pc, #392]	; (80007f4 <MX_ADC1_Init+0x210>)
 800066a:	f005 fe81 	bl	8006370 <HAL_ADC_Init>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000674:	f003 fa24 	bl	8003ac0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000678:	2300      	movs	r3, #0
 800067a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800067c:	f107 031c 	add.w	r3, r7, #28
 8000680:	4619      	mov	r1, r3
 8000682:	485c      	ldr	r0, [pc, #368]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000684:	f006 ff9c 	bl	80075c0 <HAL_ADCEx_MultiModeConfigChannel>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800068e:	f003 fa17 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000692:	4b5a      	ldr	r3, [pc, #360]	; (80007fc <MX_ADC1_Init+0x218>)
 8000694:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000696:	2306      	movs	r3, #6
 8000698:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 800069a:	2307      	movs	r3, #7
 800069c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800069e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80006a2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006a4:	2304      	movs	r3, #4
 80006a6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80006ac:	2300      	movs	r3, #0
 80006ae:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b0:	463b      	mov	r3, r7
 80006b2:	4619      	mov	r1, r3
 80006b4:	484f      	ldr	r0, [pc, #316]	; (80007f4 <MX_ADC1_Init+0x210>)
 80006b6:	f006 f8df 	bl	8006878 <HAL_ADC_ConfigChannel>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80006c0:	f003 f9fe 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80006c4:	4b4e      	ldr	r3, [pc, #312]	; (8000800 <MX_ADC1_Init+0x21c>)
 80006c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006c8:	230c      	movs	r3, #12
 80006ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006cc:	463b      	mov	r3, r7
 80006ce:	4619      	mov	r1, r3
 80006d0:	4848      	ldr	r0, [pc, #288]	; (80007f4 <MX_ADC1_Init+0x210>)
 80006d2:	f006 f8d1 	bl	8006878 <HAL_ADC_ConfigChannel>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 80006dc:	f003 f9f0 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80006e0:	4b48      	ldr	r3, [pc, #288]	; (8000804 <MX_ADC1_Init+0x220>)
 80006e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80006e4:	2312      	movs	r3, #18
 80006e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006e8:	463b      	mov	r3, r7
 80006ea:	4619      	mov	r1, r3
 80006ec:	4841      	ldr	r0, [pc, #260]	; (80007f4 <MX_ADC1_Init+0x210>)
 80006ee:	f006 f8c3 	bl	8006878 <HAL_ADC_ConfigChannel>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 80006f8:	f003 f9e2 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80006fc:	4b42      	ldr	r3, [pc, #264]	; (8000808 <MX_ADC1_Init+0x224>)
 80006fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000700:	2318      	movs	r3, #24
 8000702:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000704:	463b      	mov	r3, r7
 8000706:	4619      	mov	r1, r3
 8000708:	483a      	ldr	r0, [pc, #232]	; (80007f4 <MX_ADC1_Init+0x210>)
 800070a:	f006 f8b5 	bl	8006878 <HAL_ADC_ConfigChannel>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8000714:	f003 f9d4 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000718:	4b3c      	ldr	r3, [pc, #240]	; (800080c <MX_ADC1_Init+0x228>)
 800071a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800071c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000720:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000722:	463b      	mov	r3, r7
 8000724:	4619      	mov	r1, r3
 8000726:	4833      	ldr	r0, [pc, #204]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000728:	f006 f8a6 	bl	8006878 <HAL_ADC_ConfigChannel>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8000732:	f003 f9c5 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000736:	4b36      	ldr	r3, [pc, #216]	; (8000810 <MX_ADC1_Init+0x22c>)
 8000738:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800073a:	f44f 7383 	mov.w	r3, #262	; 0x106
 800073e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000740:	463b      	mov	r3, r7
 8000742:	4619      	mov	r1, r3
 8000744:	482b      	ldr	r0, [pc, #172]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000746:	f006 f897 	bl	8006878 <HAL_ADC_ConfigChannel>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8000750:	f003 f9b6 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000754:	4b2f      	ldr	r3, [pc, #188]	; (8000814 <MX_ADC1_Init+0x230>)
 8000756:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000758:	f44f 7386 	mov.w	r3, #268	; 0x10c
 800075c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800075e:	463b      	mov	r3, r7
 8000760:	4619      	mov	r1, r3
 8000762:	4824      	ldr	r0, [pc, #144]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000764:	f006 f888 	bl	8006878 <HAL_ADC_ConfigChannel>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 800076e:	f003 f9a7 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000772:	4b29      	ldr	r3, [pc, #164]	; (8000818 <MX_ADC1_Init+0x234>)
 8000774:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000776:	f44f 7389 	mov.w	r3, #274	; 0x112
 800077a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800077c:	463b      	mov	r3, r7
 800077e:	4619      	mov	r1, r3
 8000780:	481c      	ldr	r0, [pc, #112]	; (80007f4 <MX_ADC1_Init+0x210>)
 8000782:	f006 f879 	bl	8006878 <HAL_ADC_ConfigChannel>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_ADC1_Init+0x1ac>
  {
    Error_Handler();
 800078c:	f003 f998 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000790:	4b22      	ldr	r3, [pc, #136]	; (800081c <MX_ADC1_Init+0x238>)
 8000792:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8000794:	f44f 738c 	mov.w	r3, #280	; 0x118
 8000798:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800079a:	463b      	mov	r3, r7
 800079c:	4619      	mov	r1, r3
 800079e:	4815      	ldr	r0, [pc, #84]	; (80007f4 <MX_ADC1_Init+0x210>)
 80007a0:	f006 f86a 	bl	8006878 <HAL_ADC_ConfigChannel>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_ADC1_Init+0x1ca>
  {
    Error_Handler();
 80007aa:	f003 f989 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80007ae:	4b1c      	ldr	r3, [pc, #112]	; (8000820 <MX_ADC1_Init+0x23c>)
 80007b0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 80007b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007b8:	463b      	mov	r3, r7
 80007ba:	4619      	mov	r1, r3
 80007bc:	480d      	ldr	r0, [pc, #52]	; (80007f4 <MX_ADC1_Init+0x210>)
 80007be:	f006 f85b 	bl	8006878 <HAL_ADC_ConfigChannel>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_ADC1_Init+0x1e8>
  {
    Error_Handler();
 80007c8:	f003 f97a 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80007cc:	4b15      	ldr	r3, [pc, #84]	; (8000824 <MX_ADC1_Init+0x240>)
 80007ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 80007d0:	f240 2306 	movw	r3, #518	; 0x206
 80007d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007d6:	463b      	mov	r3, r7
 80007d8:	4619      	mov	r1, r3
 80007da:	4806      	ldr	r0, [pc, #24]	; (80007f4 <MX_ADC1_Init+0x210>)
 80007dc:	f006 f84c 	bl	8006878 <HAL_ADC_ConfigChannel>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_ADC1_Init+0x206>
  {
    Error_Handler();
 80007e6:	f003 f96b 	bl	8003ac0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007ea:	bf00      	nop
 80007ec:	3728      	adds	r7, #40	; 0x28
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	2400015c 	.word	0x2400015c
 80007f8:	40022000 	.word	0x40022000
 80007fc:	0c900008 	.word	0x0c900008
 8000800:	10c00010 	.word	0x10c00010
 8000804:	14f00020 	.word	0x14f00020
 8000808:	1d500080 	.word	0x1d500080
 800080c:	21800100 	.word	0x21800100
 8000810:	25b00200 	.word	0x25b00200
 8000814:	2a000400 	.word	0x2a000400
 8000818:	2e300800 	.word	0x2e300800
 800081c:	3ac04000 	.word	0x3ac04000
 8000820:	3ef08000 	.word	0x3ef08000
 8000824:	47520000 	.word	0x47520000

08000828 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b088      	sub	sp, #32
 800082c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
 800083a:	611a      	str	r2, [r3, #16]
 800083c:	615a      	str	r2, [r3, #20]
 800083e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000840:	4b3d      	ldr	r3, [pc, #244]	; (8000938 <MX_ADC3_Init+0x110>)
 8000842:	4a3e      	ldr	r2, [pc, #248]	; (800093c <MX_ADC3_Init+0x114>)
 8000844:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000846:	4b3c      	ldr	r3, [pc, #240]	; (8000938 <MX_ADC3_Init+0x110>)
 8000848:	2208      	movs	r2, #8
 800084a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800084c:	4b3a      	ldr	r3, [pc, #232]	; (8000938 <MX_ADC3_Init+0x110>)
 800084e:	2201      	movs	r2, #1
 8000850:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000852:	4b39      	ldr	r3, [pc, #228]	; (8000938 <MX_ADC3_Init+0x110>)
 8000854:	2204      	movs	r2, #4
 8000856:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000858:	4b37      	ldr	r3, [pc, #220]	; (8000938 <MX_ADC3_Init+0x110>)
 800085a:	2200      	movs	r2, #0
 800085c:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800085e:	4b36      	ldr	r3, [pc, #216]	; (8000938 <MX_ADC3_Init+0x110>)
 8000860:	2201      	movs	r2, #1
 8000862:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 4;
 8000864:	4b34      	ldr	r3, [pc, #208]	; (8000938 <MX_ADC3_Init+0x110>)
 8000866:	2204      	movs	r2, #4
 8000868:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800086a:	4b33      	ldr	r3, [pc, #204]	; (8000938 <MX_ADC3_Init+0x110>)
 800086c:	2200      	movs	r2, #0
 800086e:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000870:	4b31      	ldr	r3, [pc, #196]	; (8000938 <MX_ADC3_Init+0x110>)
 8000872:	2200      	movs	r2, #0
 8000874:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000876:	4b30      	ldr	r3, [pc, #192]	; (8000938 <MX_ADC3_Init+0x110>)
 8000878:	2200      	movs	r2, #0
 800087a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800087c:	4b2e      	ldr	r3, [pc, #184]	; (8000938 <MX_ADC3_Init+0x110>)
 800087e:	2203      	movs	r2, #3
 8000880:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000882:	4b2d      	ldr	r3, [pc, #180]	; (8000938 <MX_ADC3_Init+0x110>)
 8000884:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000888:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800088a:	4b2b      	ldr	r3, [pc, #172]	; (8000938 <MX_ADC3_Init+0x110>)
 800088c:	2200      	movs	r2, #0
 800088e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000890:	4b29      	ldr	r3, [pc, #164]	; (8000938 <MX_ADC3_Init+0x110>)
 8000892:	2200      	movs	r2, #0
 8000894:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000898:	4827      	ldr	r0, [pc, #156]	; (8000938 <MX_ADC3_Init+0x110>)
 800089a:	f005 fd69 	bl	8006370 <HAL_ADC_Init>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_ADC3_Init+0x80>
  {
    Error_Handler();
 80008a4:	f003 f90c 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80008a8:	4b25      	ldr	r3, [pc, #148]	; (8000940 <MX_ADC3_Init+0x118>)
 80008aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008ac:	2306      	movs	r3, #6
 80008ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 80008b0:	2307      	movs	r3, #7
 80008b2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008b4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80008b8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ba:	2304      	movs	r3, #4
 80008bc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80008be:	2300      	movs	r3, #0
 80008c0:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80008c2:	2300      	movs	r3, #0
 80008c4:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	4619      	mov	r1, r3
 80008ca:	481b      	ldr	r0, [pc, #108]	; (8000938 <MX_ADC3_Init+0x110>)
 80008cc:	f005 ffd4 	bl	8006878 <HAL_ADC_ConfigChannel>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 80008d6:	f003 f8f3 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80008da:	4b1a      	ldr	r3, [pc, #104]	; (8000944 <MX_ADC3_Init+0x11c>)
 80008dc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80008de:	230c      	movs	r3, #12
 80008e0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	4619      	mov	r1, r3
 80008e6:	4814      	ldr	r0, [pc, #80]	; (8000938 <MX_ADC3_Init+0x110>)
 80008e8:	f005 ffc6 	bl	8006878 <HAL_ADC_ConfigChannel>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_ADC3_Init+0xce>
  {
    Error_Handler();
 80008f2:	f003 f8e5 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008f6:	2301      	movs	r3, #1
 80008f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80008fa:	2312      	movs	r3, #18
 80008fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80008fe:	1d3b      	adds	r3, r7, #4
 8000900:	4619      	mov	r1, r3
 8000902:	480d      	ldr	r0, [pc, #52]	; (8000938 <MX_ADC3_Init+0x110>)
 8000904:	f005 ffb8 	bl	8006878 <HAL_ADC_ConfigChannel>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 800090e:	f003 f8d7 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000912:	4b0d      	ldr	r3, [pc, #52]	; (8000948 <MX_ADC3_Init+0x120>)
 8000914:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000916:	2318      	movs	r3, #24
 8000918:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	4619      	mov	r1, r3
 800091e:	4806      	ldr	r0, [pc, #24]	; (8000938 <MX_ADC3_Init+0x110>)
 8000920:	f005 ffaa 	bl	8006878 <HAL_ADC_ConfigChannel>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_ADC3_Init+0x106>
  {
    Error_Handler();
 800092a:	f003 f8c9 	bl	8003ac0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800092e:	bf00      	nop
 8000930:	3720      	adds	r7, #32
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	240001c0 	.word	0x240001c0
 800093c:	58026000 	.word	0x58026000
 8000940:	cb840000 	.word	0xcb840000
 8000944:	cfb80000 	.word	0xcfb80000
 8000948:	04300002 	.word	0x04300002

0800094c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08e      	sub	sp, #56	; 0x38
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000954:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	605a      	str	r2, [r3, #4]
 800095e:	609a      	str	r2, [r3, #8]
 8000960:	60da      	str	r2, [r3, #12]
 8000962:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a7b      	ldr	r2, [pc, #492]	; (8000b58 <HAL_ADC_MspInit+0x20c>)
 800096a:	4293      	cmp	r3, r2
 800096c:	f040 8091 	bne.w	8000a92 <HAL_ADC_MspInit+0x146>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000970:	4b7a      	ldr	r3, [pc, #488]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000972:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000976:	4a79      	ldr	r2, [pc, #484]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000978:	f043 0320 	orr.w	r3, r3, #32
 800097c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000980:	4b76      	ldr	r3, [pc, #472]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000982:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000986:	f003 0320 	and.w	r3, r3, #32
 800098a:	623b      	str	r3, [r7, #32]
 800098c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800098e:	4b73      	ldr	r3, [pc, #460]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000990:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000994:	4a71      	ldr	r2, [pc, #452]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000996:	f043 0304 	orr.w	r3, r3, #4
 800099a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800099e:	4b6f      	ldr	r3, [pc, #444]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a4:	f003 0304 	and.w	r3, r3, #4
 80009a8:	61fb      	str	r3, [r7, #28]
 80009aa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ac:	4b6b      	ldr	r3, [pc, #428]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b2:	4a6a      	ldr	r2, [pc, #424]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009b4:	f043 0301 	orr.w	r3, r3, #1
 80009b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009bc:	4b67      	ldr	r3, [pc, #412]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	61bb      	str	r3, [r7, #24]
 80009c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ca:	4b64      	ldr	r3, [pc, #400]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d0:	4a62      	ldr	r2, [pc, #392]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009d2:	f043 0302 	orr.w	r3, r3, #2
 80009d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009da:	4b60      	ldr	r3, [pc, #384]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 80009dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009e0:	f003 0302 	and.w	r3, r3, #2
 80009e4:	617b      	str	r3, [r7, #20]
 80009e6:	697b      	ldr	r3, [r7, #20]
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80009e8:	2333      	movs	r3, #51	; 0x33
 80009ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009ec:	2303      	movs	r3, #3
 80009ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f8:	4619      	mov	r1, r3
 80009fa:	4859      	ldr	r0, [pc, #356]	; (8000b60 <HAL_ADC_MspInit+0x214>)
 80009fc:	f00a fcd4 	bl	800b3a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 8000a00:	23ce      	movs	r3, #206	; 0xce
 8000a02:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a04:	2303      	movs	r3, #3
 8000a06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a10:	4619      	mov	r1, r3
 8000a12:	4854      	ldr	r0, [pc, #336]	; (8000b64 <HAL_ADC_MspInit+0x218>)
 8000a14:	f00a fcc8 	bl	800b3a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a1c:	2303      	movs	r3, #3
 8000a1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a28:	4619      	mov	r1, r3
 8000a2a:	484f      	ldr	r0, [pc, #316]	; (8000b68 <HAL_ADC_MspInit+0x21c>)
 8000a2c:	f00a fcbc 	bl	800b3a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8000a30:	4b4e      	ldr	r3, [pc, #312]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a32:	4a4f      	ldr	r2, [pc, #316]	; (8000b70 <HAL_ADC_MspInit+0x224>)
 8000a34:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000a36:	4b4d      	ldr	r3, [pc, #308]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a38:	2209      	movs	r2, #9
 8000a3a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a3c:	4b4b      	ldr	r3, [pc, #300]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a42:	4b4a      	ldr	r3, [pc, #296]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a48:	4b48      	ldr	r3, [pc, #288]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a4e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a50:	4b46      	ldr	r3, [pc, #280]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a52:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a56:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a58:	4b44      	ldr	r3, [pc, #272]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a5e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a60:	4b42      	ldr	r3, [pc, #264]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a66:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000a68:	4b40      	ldr	r3, [pc, #256]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a6e:	4b3f      	ldr	r3, [pc, #252]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a74:	483d      	ldr	r0, [pc, #244]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a76:	f007 fb67 	bl	8008148 <HAL_DMA_Init>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <HAL_ADC_MspInit+0x138>
    {
      Error_Handler();
 8000a80:	f003 f81e 	bl	8003ac0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	4a39      	ldr	r2, [pc, #228]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a88:	64da      	str	r2, [r3, #76]	; 0x4c
 8000a8a:	4a38      	ldr	r2, [pc, #224]	; (8000b6c <HAL_ADC_MspInit+0x220>)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000a90:	e05e      	b.n	8000b50 <HAL_ADC_MspInit+0x204>
  else if(adcHandle->Instance==ADC3)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	4a37      	ldr	r2, [pc, #220]	; (8000b74 <HAL_ADC_MspInit+0x228>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d159      	bne.n	8000b50 <HAL_ADC_MspInit+0x204>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000a9c:	4b2f      	ldr	r3, [pc, #188]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000a9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa2:	4a2e      	ldr	r2, [pc, #184]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000aa4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000aa8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aac:	4b2b      	ldr	r3, [pc, #172]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ab6:	613b      	str	r3, [r7, #16]
 8000ab8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aba:	4b28      	ldr	r3, [pc, #160]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000abc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ac0:	4a26      	ldr	r2, [pc, #152]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000ac2:	f043 0304 	orr.w	r3, r3, #4
 8000ac6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aca:	4b24      	ldr	r3, [pc, #144]	; (8000b5c <HAL_ADC_MspInit+0x210>)
 8000acc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ad0:	f003 0304 	and.w	r3, r3, #4
 8000ad4:	60fb      	str	r3, [r7, #12]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8000ad8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8000adc:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000ae0:	f005 fa22 	bl	8005f28 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8000ae4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8000ae8:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000aec:	f005 fa1c 	bl	8005f28 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream1;
 8000af0:	4b21      	ldr	r3, [pc, #132]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000af2:	4a22      	ldr	r2, [pc, #136]	; (8000b7c <HAL_ADC_MspInit+0x230>)
 8000af4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000af6:	4b20      	ldr	r3, [pc, #128]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000af8:	2273      	movs	r2, #115	; 0x73
 8000afa:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000afc:	4b1e      	ldr	r3, [pc, #120]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b02:	4b1d      	ldr	r3, [pc, #116]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000b08:	4b1b      	ldr	r3, [pc, #108]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b0e:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b10:	4b19      	ldr	r3, [pc, #100]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b16:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b18:	4b17      	ldr	r3, [pc, #92]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b1e:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000b20:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b26:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000b28:	4b13      	ldr	r3, [pc, #76]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b2e:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000b34:	4810      	ldr	r0, [pc, #64]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b36:	f007 fb07 	bl	8008148 <HAL_DMA_Init>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <HAL_ADC_MspInit+0x1f8>
      Error_Handler();
 8000b40:	f002 ffbe 	bl	8003ac0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4a0c      	ldr	r2, [pc, #48]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b48:	64da      	str	r2, [r3, #76]	; 0x4c
 8000b4a:	4a0b      	ldr	r2, [pc, #44]	; (8000b78 <HAL_ADC_MspInit+0x22c>)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000b50:	bf00      	nop
 8000b52:	3738      	adds	r7, #56	; 0x38
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40022000 	.word	0x40022000
 8000b5c:	58024400 	.word	0x58024400
 8000b60:	58020800 	.word	0x58020800
 8000b64:	58020000 	.word	0x58020000
 8000b68:	58020400 	.word	0x58020400
 8000b6c:	24000224 	.word	0x24000224
 8000b70:	40020010 	.word	0x40020010
 8000b74:	58026000 	.word	0x58026000
 8000b78:	2400029c 	.word	0x2400029c
 8000b7c:	40020028 	.word	0x40020028

08000b80 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08a      	sub	sp, #40	; 0x28
 8000b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b86:	1d3b      	adds	r3, r7, #4
 8000b88:	2224      	movs	r2, #36	; 0x24
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f019 fd85 	bl	801a69c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000b92:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <MX_DAC1_Init+0x5c>)
 8000b94:	4a12      	ldr	r2, [pc, #72]	; (8000be0 <MX_DAC1_Init+0x60>)
 8000b96:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000b98:	4810      	ldr	r0, [pc, #64]	; (8000bdc <MX_DAC1_Init+0x5c>)
 8000b9a:	f006 fecf 	bl	800793c <HAL_DAC_Init>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000ba4:	f002 ff8c 	bl	8003ac0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000bac:	230a      	movs	r3, #10
 8000bae:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000bbc:	1d3b      	adds	r3, r7, #4
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4806      	ldr	r0, [pc, #24]	; (8000bdc <MX_DAC1_Init+0x5c>)
 8000bc4:	f007 f8ea 	bl	8007d9c <HAL_DAC_ConfigChannel>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000bce:	f002 ff77 	bl	8003ac0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000bd2:	bf00      	nop
 8000bd4:	3728      	adds	r7, #40	; 0x28
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	24000314 	.word	0x24000314
 8000be0:	40007400 	.word	0x40007400

08000be4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08a      	sub	sp, #40	; 0x28
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a34      	ldr	r2, [pc, #208]	; (8000cd4 <HAL_DAC_MspInit+0xf0>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d161      	bne.n	8000cca <HAL_DAC_MspInit+0xe6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8000c06:	4b34      	ldr	r3, [pc, #208]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c0c:	4a32      	ldr	r2, [pc, #200]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c0e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000c12:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000c16:	4b30      	ldr	r3, [pc, #192]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000c1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000c20:	613b      	str	r3, [r7, #16]
 8000c22:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c24:	4b2c      	ldr	r3, [pc, #176]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c2a:	4a2b      	ldr	r2, [pc, #172]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c34:	4b28      	ldr	r3, [pc, #160]	; (8000cd8 <HAL_DAC_MspInit+0xf4>)
 8000c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000c42:	2310      	movs	r3, #16
 8000c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c46:	2303      	movs	r3, #3
 8000c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4e:	f107 0314 	add.w	r3, r7, #20
 8000c52:	4619      	mov	r1, r3
 8000c54:	4821      	ldr	r0, [pc, #132]	; (8000cdc <HAL_DAC_MspInit+0xf8>)
 8000c56:	f00a fba7 	bl	800b3a8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream5;
 8000c5a:	4b21      	ldr	r3, [pc, #132]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c5c:	4a21      	ldr	r2, [pc, #132]	; (8000ce4 <HAL_DAC_MspInit+0x100>)
 8000c5e:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8000c60:	4b1f      	ldr	r3, [pc, #124]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c62:	2243      	movs	r2, #67	; 0x43
 8000c64:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c66:	4b1e      	ldr	r3, [pc, #120]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c68:	2240      	movs	r2, #64	; 0x40
 8000c6a:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c6c:	4b1c      	ldr	r3, [pc, #112]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000c72:	4b1b      	ldr	r3, [pc, #108]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c78:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c7a:	4b19      	ldr	r3, [pc, #100]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c7c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c80:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c82:	4b17      	ldr	r3, [pc, #92]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c84:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c88:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000c8a:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c90:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000c92:	4b13      	ldr	r3, [pc, #76]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c98:	4b11      	ldr	r3, [pc, #68]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000c9e:	4810      	ldr	r0, [pc, #64]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000ca0:	f007 fa52 	bl	8008148 <HAL_DMA_Init>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8000caa:	f002 ff09 	bl	8003ac0 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4a0b      	ldr	r2, [pc, #44]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	4a0a      	ldr	r2, [pc, #40]	; (8000ce0 <HAL_DAC_MspInit+0xfc>)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2105      	movs	r1, #5
 8000cbe:	2036      	movs	r0, #54	; 0x36
 8000cc0:	f006 fe14 	bl	80078ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000cc4:	2036      	movs	r0, #54	; 0x36
 8000cc6:	f006 fe2b 	bl	8007920 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000cca:	bf00      	nop
 8000ccc:	3728      	adds	r7, #40	; 0x28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40007400 	.word	0x40007400
 8000cd8:	58024400 	.word	0x58024400
 8000cdc:	58020000 	.word	0x58020000
 8000ce0:	24000328 	.word	0x24000328
 8000ce4:	40020088 	.word	0x40020088

08000ce8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cee:	4b29      	ldr	r3, [pc, #164]	; (8000d94 <MX_DMA_Init+0xac>)
 8000cf0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cf4:	4a27      	ldr	r2, [pc, #156]	; (8000d94 <MX_DMA_Init+0xac>)
 8000cf6:	f043 0301 	orr.w	r3, r3, #1
 8000cfa:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000cfe:	4b25      	ldr	r3, [pc, #148]	; (8000d94 <MX_DMA_Init+0xac>)
 8000d00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000d04:	f003 0301 	and.w	r3, r3, #1
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2105      	movs	r1, #5
 8000d10:	200b      	movs	r0, #11
 8000d12:	f006 fdeb 	bl	80078ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d16:	200b      	movs	r0, #11
 8000d18:	f006 fe02 	bl	8007920 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2105      	movs	r1, #5
 8000d20:	200c      	movs	r0, #12
 8000d22:	f006 fde3 	bl	80078ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000d26:	200c      	movs	r0, #12
 8000d28:	f006 fdfa 	bl	8007920 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2105      	movs	r1, #5
 8000d30:	200d      	movs	r0, #13
 8000d32:	f006 fddb 	bl	80078ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000d36:	200d      	movs	r0, #13
 8000d38:	f006 fdf2 	bl	8007920 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	2105      	movs	r1, #5
 8000d40:	200e      	movs	r0, #14
 8000d42:	f006 fdd3 	bl	80078ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000d46:	200e      	movs	r0, #14
 8000d48:	f006 fdea 	bl	8007920 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	2105      	movs	r1, #5
 8000d50:	200f      	movs	r0, #15
 8000d52:	f006 fdcb 	bl	80078ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d56:	200f      	movs	r0, #15
 8000d58:	f006 fde2 	bl	8007920 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2105      	movs	r1, #5
 8000d60:	2010      	movs	r0, #16
 8000d62:	f006 fdc3 	bl	80078ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000d66:	2010      	movs	r0, #16
 8000d68:	f006 fdda 	bl	8007920 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2105      	movs	r1, #5
 8000d70:	2011      	movs	r0, #17
 8000d72:	f006 fdbb 	bl	80078ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000d76:	2011      	movs	r0, #17
 8000d78:	f006 fdd2 	bl	8007920 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2105      	movs	r1, #5
 8000d80:	202f      	movs	r0, #47	; 0x2f
 8000d82:	f006 fdb3 	bl	80078ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000d86:	202f      	movs	r0, #47	; 0x2f
 8000d88:	f006 fdca 	bl	8007920 <HAL_NVIC_EnableIRQ>

}
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	58024400 	.word	0x58024400

08000d98 <EE_Init>:
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */

uint16_t EE_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b092      	sub	sp, #72	; 0x48
 8000d9c:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8000d9e:	2306      	movs	r3, #6
 8000da0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8000da4:	2306      	movs	r3, #6
 8000da6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  uint16_t VarIdx = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8000db0:	2300      	movs	r3, #0
 8000db2:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8000db4:	2300      	movs	r3, #0
 8000db6:	87bb      	strh	r3, [r7, #60]	; 0x3c
  int16_t x = -1;
 8000db8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dbc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	637b      	str	r3, [r7, #52]	; 0x34
  FLASH_EraseInitTypeDef pEraseInit;
  uint32_t valid[8] = {0x0000};
 8000dc4:	463b      	mov	r3, r7
 8000dc6:	2220      	movs	r2, #32
 8000dc8:	2100      	movs	r1, #0
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f019 fc66 	bl	801a69c <memset>

  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8000dd0:	4bb7      	ldr	r3, [pc, #732]	; (80010b0 <EE_Init+0x318>)
 8000dd2:	881b      	ldrh	r3, [r3, #0]
 8000dd4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8000dd8:	4bb6      	ldr	r3, [pc, #728]	; (80010b4 <EE_Init+0x31c>)
 8000dda:	881b      	ldrh	r3, [r3, #0]
 8000ddc:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8000de0:	2300      	movs	r3, #0
 8000de2:	623b      	str	r3, [r7, #32]
  pEraseInit.Banks = FLASH_BANK_2 ;
 8000de4:	2302      	movs	r3, #2
 8000de6:	627b      	str	r3, [r7, #36]	; 0x24
  pEraseInit.Sector = PAGE0_ID;
 8000de8:	2306      	movs	r3, #6
 8000dea:	62bb      	str	r3, [r7, #40]	; 0x28
  pEraseInit.NbSectors = 1;
 8000dec:	2301      	movs	r3, #1
 8000dee:	62fb      	str	r3, [r7, #44]	; 0x2c
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8000df0:	2320      	movs	r3, #32
 8000df2:	633b      	str	r3, [r7, #48]	; 0x30

  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 8000df4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8000df8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d00d      	beq.n	8000e1c <EE_Init+0x84>
 8000e00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e04:	f280 8430 	bge.w	8001668 <EE_Init+0x8d0>
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	f000 82ca 	beq.w	80013a2 <EE_Init+0x60a>
 8000e0e:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000e12:	4293      	cmp	r3, r2
 8000e14:	f000 810f 	beq.w	8001036 <EE_Init+0x29e>
 8000e18:	f000 bc26 	b.w	8001668 <EE_Init+0x8d0>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 8000e1c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d154      	bne.n	8000ece <EE_Init+0x136>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000e24:	48a2      	ldr	r0, [pc, #648]	; (80010b0 <EE_Init+0x318>)
 8000e26:	f000 fc45 	bl	80016b4 <EE_VerifyPageFullyErased>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	f040 8428 	bne.w	8001682 <EE_Init+0x8ea>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000e32:	f3bf 8f4f 	dsb	sy
}
 8000e36:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e38:	f3bf 8f6f 	isb	sy
}
 8000e3c:	bf00      	nop
__STATIC_FORCEINLINE void SCB_DisableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000e3e:	4b9e      	ldr	r3, [pc, #632]	; (80010b8 <EE_Init+0x320>)
 8000e40:	695b      	ldr	r3, [r3, #20]
 8000e42:	4a9d      	ldr	r2, [pc, #628]	; (80010b8 <EE_Init+0x320>)
 8000e44:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000e48:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000e4a:	4b9b      	ldr	r3, [pc, #620]	; (80010b8 <EE_Init+0x320>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000e52:	f3bf 8f4f 	dsb	sy
}
 8000e56:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e58:	f3bf 8f6f 	isb	sy
}
 8000e5c:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000e5e:	bf00      	nop
        {
		  SCB_DisableICache();
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000e60:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000e64:	f107 0320 	add.w	r3, r7, #32
 8000e68:	4611      	mov	r1, r2
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f00a f92a 	bl	800b0c4 <HAL_FLASHEx_Erase>
 8000e70:	4603      	mov	r3, r0
 8000e72:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000e76:	4b90      	ldr	r3, [pc, #576]	; (80010b8 <EE_Init+0x320>)
 8000e78:	695b      	ldr	r3, [r3, #20]
 8000e7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d11b      	bne.n	8000eba <EE_Init+0x122>
  __ASM volatile ("dsb 0xF":::"memory");
 8000e82:	f3bf 8f4f 	dsb	sy
}
 8000e86:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e88:	f3bf 8f6f 	isb	sy
}
 8000e8c:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000e8e:	4b8a      	ldr	r3, [pc, #552]	; (80010b8 <EE_Init+0x320>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000e96:	f3bf 8f4f 	dsb	sy
}
 8000e9a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e9c:	f3bf 8f6f 	isb	sy
}
 8000ea0:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000ea2:	4b85      	ldr	r3, [pc, #532]	; (80010b8 <EE_Init+0x320>)
 8000ea4:	695b      	ldr	r3, [r3, #20]
 8000ea6:	4a84      	ldr	r2, [pc, #528]	; (80010b8 <EE_Init+0x320>)
 8000ea8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eac:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000eae:	f3bf 8f4f 	dsb	sy
}
 8000eb2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000eb4:	f3bf 8f6f 	isb	sy
}
 8000eb8:	e000      	b.n	8000ebc <EE_Init+0x124>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000eba:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000ebc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	f000 83de 	beq.w	8001682 <EE_Init+0x8ea>
          {
            return FlashStatus;
 8000ec6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000eca:	b29b      	uxth	r3, r3
 8000ecc:	e3e1      	b.n	8001692 <EE_Init+0x8fa>
          }
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 8000ece:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000ed2:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	f040 809f 	bne.w	800101a <EE_Init+0x282>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000edc:	4874      	ldr	r0, [pc, #464]	; (80010b0 <EE_Init+0x318>)
 8000ede:	f000 fbe9 	bl	80016b4 <EE_VerifyPageFullyErased>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d14c      	bne.n	8000f82 <EE_Init+0x1ea>
  __ASM volatile ("dsb 0xF":::"memory");
 8000ee8:	f3bf 8f4f 	dsb	sy
}
 8000eec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000eee:	f3bf 8f6f 	isb	sy
}
 8000ef2:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000ef4:	4b70      	ldr	r3, [pc, #448]	; (80010b8 <EE_Init+0x320>)
 8000ef6:	695b      	ldr	r3, [r3, #20]
 8000ef8:	4a6f      	ldr	r2, [pc, #444]	; (80010b8 <EE_Init+0x320>)
 8000efa:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000efe:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000f00:	4b6d      	ldr	r3, [pc, #436]	; (80010b8 <EE_Init+0x320>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000f08:	f3bf 8f4f 	dsb	sy
}
 8000f0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f0e:	f3bf 8f6f 	isb	sy
}
 8000f12:	bf00      	nop
}
 8000f14:	bf00      	nop
        {
		  SCB_DisableICache();
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8000f16:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000f1a:	f107 0320 	add.w	r3, r7, #32
 8000f1e:	4611      	mov	r1, r2
 8000f20:	4618      	mov	r0, r3
 8000f22:	f00a f8cf 	bl	800b0c4 <HAL_FLASHEx_Erase>
 8000f26:	4603      	mov	r3, r0
 8000f28:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000f2c:	4b62      	ldr	r3, [pc, #392]	; (80010b8 <EE_Init+0x320>)
 8000f2e:	695b      	ldr	r3, [r3, #20]
 8000f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d11b      	bne.n	8000f70 <EE_Init+0x1d8>
  __ASM volatile ("dsb 0xF":::"memory");
 8000f38:	f3bf 8f4f 	dsb	sy
}
 8000f3c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f3e:	f3bf 8f6f 	isb	sy
}
 8000f42:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000f44:	4b5c      	ldr	r3, [pc, #368]	; (80010b8 <EE_Init+0x320>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000f4c:	f3bf 8f4f 	dsb	sy
}
 8000f50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f52:	f3bf 8f6f 	isb	sy
}
 8000f56:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000f58:	4b57      	ldr	r3, [pc, #348]	; (80010b8 <EE_Init+0x320>)
 8000f5a:	695b      	ldr	r3, [r3, #20]
 8000f5c:	4a56      	ldr	r2, [pc, #344]	; (80010b8 <EE_Init+0x320>)
 8000f5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f62:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f64:	f3bf 8f4f 	dsb	sy
}
 8000f68:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f6a:	f3bf 8f6f 	isb	sy
}
 8000f6e:	e000      	b.n	8000f72 <EE_Init+0x1da>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000f70:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8000f72:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d003      	beq.n	8000f82 <EE_Init+0x1ea>
          {
            return FlashStatus;
 8000f7a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8000f7e:	b29b      	uxth	r3, r3
 8000f80:	e387      	b.n	8001692 <EE_Init+0x8fa>
  __ASM volatile ("dsb 0xF":::"memory");
 8000f82:	f3bf 8f4f 	dsb	sy
}
 8000f86:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f88:	f3bf 8f6f 	isb	sy
}
 8000f8c:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000f8e:	4b4a      	ldr	r3, [pc, #296]	; (80010b8 <EE_Init+0x320>)
 8000f90:	695b      	ldr	r3, [r3, #20]
 8000f92:	4a49      	ldr	r2, [pc, #292]	; (80010b8 <EE_Init+0x320>)
 8000f94:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000f98:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000f9a:	4b47      	ldr	r3, [pc, #284]	; (80010b8 <EE_Init+0x320>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000fa2:	f3bf 8f4f 	dsb	sy
}
 8000fa6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000fa8:	f3bf 8f6f 	isb	sy
}
 8000fac:	bf00      	nop
}
 8000fae:	bf00      	nop
          }
        }
        /* Mark Page1 as valid */
		SCB_DisableICache();
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE1_BASE_ADDRESS, ((uint32_t)valid));
 8000fb0:	463b      	mov	r3, r7
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	493f      	ldr	r1, [pc, #252]	; (80010b4 <EE_Init+0x31c>)
 8000fb6:	2001      	movs	r0, #1
 8000fb8:	f009 ff1c 	bl	800adf4 <HAL_FLASH_Program>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000fc2:	4b3d      	ldr	r3, [pc, #244]	; (80010b8 <EE_Init+0x320>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d11b      	bne.n	8001006 <EE_Init+0x26e>
  __ASM volatile ("dsb 0xF":::"memory");
 8000fce:	f3bf 8f4f 	dsb	sy
}
 8000fd2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000fd4:	f3bf 8f6f 	isb	sy
}
 8000fd8:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000fda:	4b37      	ldr	r3, [pc, #220]	; (80010b8 <EE_Init+0x320>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000fe2:	f3bf 8f4f 	dsb	sy
}
 8000fe6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000fe8:	f3bf 8f6f 	isb	sy
}
 8000fec:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000fee:	4b32      	ldr	r3, [pc, #200]	; (80010b8 <EE_Init+0x320>)
 8000ff0:	695b      	ldr	r3, [r3, #20]
 8000ff2:	4a31      	ldr	r2, [pc, #196]	; (80010b8 <EE_Init+0x320>)
 8000ff4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ff8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ffa:	f3bf 8f4f 	dsb	sy
}
 8000ffe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001000:	f3bf 8f6f 	isb	sy
}
 8001004:	e000      	b.n	8001008 <EE_Init+0x270>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001006:	bf00      	nop
		SCB_EnableICache();

        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8001008:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800100c:	2b00      	cmp	r3, #0
 800100e:	f000 8338 	beq.w	8001682 <EE_Init+0x8ea>
        {
          return FlashStatus;
 8001012:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001016:	b29b      	uxth	r3, r3
 8001018:	e33b      	b.n	8001692 <EE_Init+0x8fa>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 800101a:	f000 fbdf 	bl	80017dc <EE_Format>
 800101e:	4603      	mov	r3, r0
 8001020:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8001024:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001028:	2b00      	cmp	r3, #0
 800102a:	f000 832a 	beq.w	8001682 <EE_Init+0x8ea>
        {
          return FlashStatus;
 800102e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001032:	b29b      	uxth	r3, r3
 8001034:	e32d      	b.n	8001692 <EE_Init+0x8fa>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8001036:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800103a:	2b00      	cmp	r3, #0
 800103c:	f040 80f5 	bne.w	800122a <EE_Init+0x492>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8001040:	2300      	movs	r3, #0
 8001042:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8001046:	e044      	b.n	80010d2 <EE_Init+0x33a>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8001048:	4b1c      	ldr	r3, [pc, #112]	; (80010bc <EE_Init+0x324>)
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	b29a      	uxth	r2, r3
 800104e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001052:	491b      	ldr	r1, [pc, #108]	; (80010c0 <EE_Init+0x328>)
 8001054:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001058:	429a      	cmp	r2, r3
 800105a:	d103      	bne.n	8001064 <EE_Init+0x2cc>
          {
            x = VarIdx;
 800105c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001060:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
          }
          if (VarIdx != x)
 8001064:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8001068:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 800106c:	429a      	cmp	r2, r3
 800106e:	d02b      	beq.n	80010c8 <EE_Init+0x330>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8001070:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001074:	4a12      	ldr	r2, [pc, #72]	; (80010c0 <EE_Init+0x328>)
 8001076:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800107a:	4912      	ldr	r1, [pc, #72]	; (80010c4 <EE_Init+0x32c>)
 800107c:	4618      	mov	r0, r3
 800107e:	f000 fb43 	bl	8001708 <EE_ReadVariable>
 8001082:	4603      	mov	r3, r0
 8001084:	87bb      	strh	r3, [r7, #60]	; 0x3c
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8001086:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001088:	2b01      	cmp	r3, #1
 800108a:	d01d      	beq.n	80010c8 <EE_Init+0x330>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 800108c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001090:	4a0b      	ldr	r2, [pc, #44]	; (80010c0 <EE_Init+0x328>)
 8001092:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001096:	4a0b      	ldr	r2, [pc, #44]	; (80010c4 <EE_Init+0x32c>)
 8001098:	8812      	ldrh	r2, [r2, #0]
 800109a:	4611      	mov	r1, r2
 800109c:	4618      	mov	r0, r3
 800109e:	f000 fcf7 	bl	8001a90 <EE_VerifyPageFullWriteVariable>
 80010a2:	4603      	mov	r3, r0
 80010a4:	87fb      	strh	r3, [r7, #62]	; 0x3e
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 80010a6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d00d      	beq.n	80010c8 <EE_Init+0x330>
              {
                return EepromStatus;
 80010ac:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80010ae:	e2f0      	b.n	8001692 <EE_Init+0x8fa>
 80010b0:	081c0000 	.word	0x081c0000
 80010b4:	081e0000 	.word	0x081e0000
 80010b8:	e000ed00 	.word	0xe000ed00
 80010bc:	081c0006 	.word	0x081c0006
 80010c0:	24000000 	.word	0x24000000
 80010c4:	240003a0 	.word	0x240003a0
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80010c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80010cc:	3301      	adds	r3, #1
 80010ce:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80010d2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80010d6:	2b1c      	cmp	r3, #28
 80010d8:	d9b6      	bls.n	8001048 <EE_Init+0x2b0>
  __ASM volatile ("dsb 0xF":::"memory");
 80010da:	f3bf 8f4f 	dsb	sy
}
 80010de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80010e0:	f3bf 8f6f 	isb	sy
}
 80010e4:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 80010e6:	4bb8      	ldr	r3, [pc, #736]	; (80013c8 <EE_Init+0x630>)
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	4ab7      	ldr	r2, [pc, #732]	; (80013c8 <EE_Init+0x630>)
 80010ec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80010f0:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80010f2:	4bb5      	ldr	r3, [pc, #724]	; (80013c8 <EE_Init+0x630>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80010fa:	f3bf 8f4f 	dsb	sy
}
 80010fe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001100:	f3bf 8f6f 	isb	sy
}
 8001104:	bf00      	nop
}
 8001106:	bf00      	nop
            }
          }
        }
        /* Mark Page0 as valid */
		SCB_DisableICache();
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE0_BASE_ADDRESS, ((uint32_t)valid));
 8001108:	463b      	mov	r3, r7
 800110a:	461a      	mov	r2, r3
 800110c:	49af      	ldr	r1, [pc, #700]	; (80013cc <EE_Init+0x634>)
 800110e:	2001      	movs	r0, #1
 8001110:	f009 fe70 	bl	800adf4 <HAL_FLASH_Program>
 8001114:	4603      	mov	r3, r0
 8001116:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800111a:	4bab      	ldr	r3, [pc, #684]	; (80013c8 <EE_Init+0x630>)
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001122:	2b00      	cmp	r3, #0
 8001124:	d11b      	bne.n	800115e <EE_Init+0x3c6>
  __ASM volatile ("dsb 0xF":::"memory");
 8001126:	f3bf 8f4f 	dsb	sy
}
 800112a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800112c:	f3bf 8f6f 	isb	sy
}
 8001130:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001132:	4ba5      	ldr	r3, [pc, #660]	; (80013c8 <EE_Init+0x630>)
 8001134:	2200      	movs	r2, #0
 8001136:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800113a:	f3bf 8f4f 	dsb	sy
}
 800113e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001140:	f3bf 8f6f 	isb	sy
}
 8001144:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001146:	4ba0      	ldr	r3, [pc, #640]	; (80013c8 <EE_Init+0x630>)
 8001148:	695b      	ldr	r3, [r3, #20]
 800114a:	4a9f      	ldr	r2, [pc, #636]	; (80013c8 <EE_Init+0x630>)
 800114c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001150:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001152:	f3bf 8f4f 	dsb	sy
}
 8001156:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001158:	f3bf 8f6f 	isb	sy
}
 800115c:	e000      	b.n	8001160 <EE_Init+0x3c8>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800115e:	bf00      	nop
		SCB_EnableICache();

        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8001160:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001164:	2b00      	cmp	r3, #0
 8001166:	d003      	beq.n	8001170 <EE_Init+0x3d8>
        {
          return FlashStatus;
 8001168:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800116c:	b29b      	uxth	r3, r3
 800116e:	e290      	b.n	8001692 <EE_Init+0x8fa>
        }
        pEraseInit.Sector = PAGE1_ID;
 8001170:	2307      	movs	r3, #7
 8001172:	62bb      	str	r3, [r7, #40]	; 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 8001174:	2302      	movs	r3, #2
 8001176:	627b      	str	r3, [r7, #36]	; 0x24
        pEraseInit.NbSectors = 1;
 8001178:	2301      	movs	r3, #1
 800117a:	62fb      	str	r3, [r7, #44]	; 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 800117c:	2320      	movs	r3, #32
 800117e:	633b      	str	r3, [r7, #48]	; 0x30
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8001180:	4893      	ldr	r0, [pc, #588]	; (80013d0 <EE_Init+0x638>)
 8001182:	f000 fa97 	bl	80016b4 <EE_VerifyPageFullyErased>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	f040 827c 	bne.w	8001686 <EE_Init+0x8ee>
  __ASM volatile ("dsb 0xF":::"memory");
 800118e:	f3bf 8f4f 	dsb	sy
}
 8001192:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001194:	f3bf 8f6f 	isb	sy
}
 8001198:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 800119a:	4b8b      	ldr	r3, [pc, #556]	; (80013c8 <EE_Init+0x630>)
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	4a8a      	ldr	r2, [pc, #552]	; (80013c8 <EE_Init+0x630>)
 80011a0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80011a4:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80011a6:	4b88      	ldr	r3, [pc, #544]	; (80013c8 <EE_Init+0x630>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80011ae:	f3bf 8f4f 	dsb	sy
}
 80011b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011b4:	f3bf 8f6f 	isb	sy
}
 80011b8:	bf00      	nop
}
 80011ba:	bf00      	nop
        {
          SCB_DisableICache();
		  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80011bc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80011c0:	f107 0320 	add.w	r3, r7, #32
 80011c4:	4611      	mov	r1, r2
 80011c6:	4618      	mov	r0, r3
 80011c8:	f009 ff7c 	bl	800b0c4 <HAL_FLASHEx_Erase>
 80011cc:	4603      	mov	r3, r0
 80011ce:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80011d2:	4b7d      	ldr	r3, [pc, #500]	; (80013c8 <EE_Init+0x630>)
 80011d4:	695b      	ldr	r3, [r3, #20]
 80011d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d11b      	bne.n	8001216 <EE_Init+0x47e>
  __ASM volatile ("dsb 0xF":::"memory");
 80011de:	f3bf 8f4f 	dsb	sy
}
 80011e2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011e4:	f3bf 8f6f 	isb	sy
}
 80011e8:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80011ea:	4b77      	ldr	r3, [pc, #476]	; (80013c8 <EE_Init+0x630>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80011f2:	f3bf 8f4f 	dsb	sy
}
 80011f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80011f8:	f3bf 8f6f 	isb	sy
}
 80011fc:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80011fe:	4b72      	ldr	r3, [pc, #456]	; (80013c8 <EE_Init+0x630>)
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	4a71      	ldr	r2, [pc, #452]	; (80013c8 <EE_Init+0x630>)
 8001204:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001208:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800120a:	f3bf 8f4f 	dsb	sy
}
 800120e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001210:	f3bf 8f6f 	isb	sy
}
 8001214:	e000      	b.n	8001218 <EE_Init+0x480>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001216:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8001218:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800121c:	2b00      	cmp	r3, #0
 800121e:	f000 8232 	beq.w	8001686 <EE_Init+0x8ee>
          {
            return FlashStatus;
 8001222:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001226:	b29b      	uxth	r3, r3
 8001228:	e233      	b.n	8001692 <EE_Init+0x8fa>
          }
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 800122a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800122e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001232:	4293      	cmp	r3, r2
 8001234:	f040 80a7 	bne.w	8001386 <EE_Init+0x5ee>
      {
        pEraseInit.Sector = PAGE1_ID;
 8001238:	2307      	movs	r3, #7
 800123a:	62bb      	str	r3, [r7, #40]	; 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 800123c:	2302      	movs	r3, #2
 800123e:	627b      	str	r3, [r7, #36]	; 0x24
        pEraseInit.NbSectors = 1;
 8001240:	2301      	movs	r3, #1
 8001242:	62fb      	str	r3, [r7, #44]	; 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8001244:	2320      	movs	r3, #32
 8001246:	633b      	str	r3, [r7, #48]	; 0x30
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8001248:	4861      	ldr	r0, [pc, #388]	; (80013d0 <EE_Init+0x638>)
 800124a:	f000 fa33 	bl	80016b4 <EE_VerifyPageFullyErased>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d14c      	bne.n	80012ee <EE_Init+0x556>
  __ASM volatile ("dsb 0xF":::"memory");
 8001254:	f3bf 8f4f 	dsb	sy
}
 8001258:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800125a:	f3bf 8f6f 	isb	sy
}
 800125e:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001260:	4b59      	ldr	r3, [pc, #356]	; (80013c8 <EE_Init+0x630>)
 8001262:	695b      	ldr	r3, [r3, #20]
 8001264:	4a58      	ldr	r2, [pc, #352]	; (80013c8 <EE_Init+0x630>)
 8001266:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800126a:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800126c:	4b56      	ldr	r3, [pc, #344]	; (80013c8 <EE_Init+0x630>)
 800126e:	2200      	movs	r2, #0
 8001270:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001274:	f3bf 8f4f 	dsb	sy
}
 8001278:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800127a:	f3bf 8f6f 	isb	sy
}
 800127e:	bf00      	nop
}
 8001280:	bf00      	nop
        {
          SCB_DisableICache();
		  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8001282:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001286:	f107 0320 	add.w	r3, r7, #32
 800128a:	4611      	mov	r1, r2
 800128c:	4618      	mov	r0, r3
 800128e:	f009 ff19 	bl	800b0c4 <HAL_FLASHEx_Erase>
 8001292:	4603      	mov	r3, r0
 8001294:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001298:	4b4b      	ldr	r3, [pc, #300]	; (80013c8 <EE_Init+0x630>)
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d11b      	bne.n	80012dc <EE_Init+0x544>
  __ASM volatile ("dsb 0xF":::"memory");
 80012a4:	f3bf 8f4f 	dsb	sy
}
 80012a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012aa:	f3bf 8f6f 	isb	sy
}
 80012ae:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80012b0:	4b45      	ldr	r3, [pc, #276]	; (80013c8 <EE_Init+0x630>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80012b8:	f3bf 8f4f 	dsb	sy
}
 80012bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012be:	f3bf 8f6f 	isb	sy
}
 80012c2:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80012c4:	4b40      	ldr	r3, [pc, #256]	; (80013c8 <EE_Init+0x630>)
 80012c6:	695b      	ldr	r3, [r3, #20]
 80012c8:	4a3f      	ldr	r2, [pc, #252]	; (80013c8 <EE_Init+0x630>)
 80012ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012ce:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80012d0:	f3bf 8f4f 	dsb	sy
}
 80012d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012d6:	f3bf 8f6f 	isb	sy
}
 80012da:	e000      	b.n	80012de <EE_Init+0x546>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80012dc:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 80012de:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d003      	beq.n	80012ee <EE_Init+0x556>
          {
            return FlashStatus;
 80012e6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	e1d1      	b.n	8001692 <EE_Init+0x8fa>
  __ASM volatile ("dsb 0xF":::"memory");
 80012ee:	f3bf 8f4f 	dsb	sy
}
 80012f2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012f4:	f3bf 8f6f 	isb	sy
}
 80012f8:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 80012fa:	4b33      	ldr	r3, [pc, #204]	; (80013c8 <EE_Init+0x630>)
 80012fc:	695b      	ldr	r3, [r3, #20]
 80012fe:	4a32      	ldr	r2, [pc, #200]	; (80013c8 <EE_Init+0x630>)
 8001300:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001304:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001306:	4b30      	ldr	r3, [pc, #192]	; (80013c8 <EE_Init+0x630>)
 8001308:	2200      	movs	r2, #0
 800130a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800130e:	f3bf 8f4f 	dsb	sy
}
 8001312:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001314:	f3bf 8f6f 	isb	sy
}
 8001318:	bf00      	nop
}
 800131a:	bf00      	nop
          }
        }
        /* Mark Page0 as valid */
		SCB_DisableICache();
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE0_BASE_ADDRESS, ((uint32_t)valid));
 800131c:	463b      	mov	r3, r7
 800131e:	461a      	mov	r2, r3
 8001320:	492a      	ldr	r1, [pc, #168]	; (80013cc <EE_Init+0x634>)
 8001322:	2001      	movs	r0, #1
 8001324:	f009 fd66 	bl	800adf4 <HAL_FLASH_Program>
 8001328:	4603      	mov	r3, r0
 800132a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800132e:	4b26      	ldr	r3, [pc, #152]	; (80013c8 <EE_Init+0x630>)
 8001330:	695b      	ldr	r3, [r3, #20]
 8001332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d11b      	bne.n	8001372 <EE_Init+0x5da>
  __ASM volatile ("dsb 0xF":::"memory");
 800133a:	f3bf 8f4f 	dsb	sy
}
 800133e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001340:	f3bf 8f6f 	isb	sy
}
 8001344:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001346:	4b20      	ldr	r3, [pc, #128]	; (80013c8 <EE_Init+0x630>)
 8001348:	2200      	movs	r2, #0
 800134a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800134e:	f3bf 8f4f 	dsb	sy
}
 8001352:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001354:	f3bf 8f6f 	isb	sy
}
 8001358:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800135a:	4b1b      	ldr	r3, [pc, #108]	; (80013c8 <EE_Init+0x630>)
 800135c:	695b      	ldr	r3, [r3, #20]
 800135e:	4a1a      	ldr	r2, [pc, #104]	; (80013c8 <EE_Init+0x630>)
 8001360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001364:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001366:	f3bf 8f4f 	dsb	sy
}
 800136a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800136c:	f3bf 8f6f 	isb	sy
}
 8001370:	e000      	b.n	8001374 <EE_Init+0x5dc>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001372:	bf00      	nop
		SCB_EnableICache();
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8001374:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001378:	2b00      	cmp	r3, #0
 800137a:	f000 8184 	beq.w	8001686 <EE_Init+0x8ee>
        {
          return FlashStatus;
 800137e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001382:	b29b      	uxth	r3, r3
 8001384:	e185      	b.n	8001692 <EE_Init+0x8fa>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8001386:	f000 fa29 	bl	80017dc <EE_Format>
 800138a:	4603      	mov	r3, r0
 800138c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8001390:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001394:	2b00      	cmp	r3, #0
 8001396:	f000 8176 	beq.w	8001686 <EE_Init+0x8ee>
        {
          return FlashStatus;
 800139a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800139e:	b29b      	uxth	r3, r3
 80013a0:	e177      	b.n	8001692 <EE_Init+0x8fa>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 80013a2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d114      	bne.n	80013d4 <EE_Init+0x63c>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 80013aa:	f000 fa17 	bl	80017dc <EE_Format>
 80013ae:	4603      	mov	r3, r0
 80013b0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80013b4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f000 8166 	beq.w	800168a <EE_Init+0x8f2>
        {
          return FlashStatus;
 80013be:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	e165      	b.n	8001692 <EE_Init+0x8fa>
 80013c6:	bf00      	nop
 80013c8:	e000ed00 	.word	0xe000ed00
 80013cc:	081c0000 	.word	0x081c0000
 80013d0:	081e0000 	.word	0x081e0000
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 80013d4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80013d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013dc:	4293      	cmp	r3, r2
 80013de:	d15c      	bne.n	800149a <EE_Init+0x702>
      {
        pEraseInit.Sector = PAGE1_ID;
 80013e0:	2307      	movs	r3, #7
 80013e2:	62bb      	str	r3, [r7, #40]	; 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 80013e4:	2302      	movs	r3, #2
 80013e6:	627b      	str	r3, [r7, #36]	; 0x24
        pEraseInit.NbSectors = 1;
 80013e8:	2301      	movs	r3, #1
 80013ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80013ec:	2320      	movs	r3, #32
 80013ee:	633b      	str	r3, [r7, #48]	; 0x30
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80013f0:	48aa      	ldr	r0, [pc, #680]	; (800169c <EE_Init+0x904>)
 80013f2:	f000 f95f 	bl	80016b4 <EE_VerifyPageFullyErased>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	f040 8146 	bne.w	800168a <EE_Init+0x8f2>
  __ASM volatile ("dsb 0xF":::"memory");
 80013fe:	f3bf 8f4f 	dsb	sy
}
 8001402:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001404:	f3bf 8f6f 	isb	sy
}
 8001408:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 800140a:	4ba5      	ldr	r3, [pc, #660]	; (80016a0 <EE_Init+0x908>)
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	4aa4      	ldr	r2, [pc, #656]	; (80016a0 <EE_Init+0x908>)
 8001410:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001414:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001416:	4ba2      	ldr	r3, [pc, #648]	; (80016a0 <EE_Init+0x908>)
 8001418:	2200      	movs	r2, #0
 800141a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800141e:	f3bf 8f4f 	dsb	sy
}
 8001422:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001424:	f3bf 8f6f 	isb	sy
}
 8001428:	bf00      	nop
}
 800142a:	bf00      	nop
        {
          SCB_DisableICache();
		  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 800142c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001430:	f107 0320 	add.w	r3, r7, #32
 8001434:	4611      	mov	r1, r2
 8001436:	4618      	mov	r0, r3
 8001438:	f009 fe44 	bl	800b0c4 <HAL_FLASHEx_Erase>
 800143c:	4603      	mov	r3, r0
 800143e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001442:	4b97      	ldr	r3, [pc, #604]	; (80016a0 <EE_Init+0x908>)
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d11b      	bne.n	8001486 <EE_Init+0x6ee>
  __ASM volatile ("dsb 0xF":::"memory");
 800144e:	f3bf 8f4f 	dsb	sy
}
 8001452:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001454:	f3bf 8f6f 	isb	sy
}
 8001458:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800145a:	4b91      	ldr	r3, [pc, #580]	; (80016a0 <EE_Init+0x908>)
 800145c:	2200      	movs	r2, #0
 800145e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001462:	f3bf 8f4f 	dsb	sy
}
 8001466:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001468:	f3bf 8f6f 	isb	sy
}
 800146c:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800146e:	4b8c      	ldr	r3, [pc, #560]	; (80016a0 <EE_Init+0x908>)
 8001470:	695b      	ldr	r3, [r3, #20]
 8001472:	4a8b      	ldr	r2, [pc, #556]	; (80016a0 <EE_Init+0x908>)
 8001474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001478:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800147a:	f3bf 8f4f 	dsb	sy
}
 800147e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001480:	f3bf 8f6f 	isb	sy
}
 8001484:	e000      	b.n	8001488 <EE_Init+0x6f0>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001486:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8001488:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800148c:	2b00      	cmp	r3, #0
 800148e:	f000 80fc 	beq.w	800168a <EE_Init+0x8f2>
          {
            return FlashStatus;
 8001492:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001496:	b29b      	uxth	r3, r3
 8001498:	e0fb      	b.n	8001692 <EE_Init+0x8fa>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 800149a:	2300      	movs	r3, #0
 800149c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80014a0:	e038      	b.n	8001514 <EE_Init+0x77c>
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 80014a2:	4b80      	ldr	r3, [pc, #512]	; (80016a4 <EE_Init+0x90c>)
 80014a4:	881b      	ldrh	r3, [r3, #0]
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80014ac:	497e      	ldr	r1, [pc, #504]	; (80016a8 <EE_Init+0x910>)
 80014ae:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d103      	bne.n	80014be <EE_Init+0x726>
          {
            x = VarIdx;
 80014b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80014ba:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
          }
          if (VarIdx != x)
 80014be:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80014c2:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d01f      	beq.n	800150a <EE_Init+0x772>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 80014ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80014ce:	4a76      	ldr	r2, [pc, #472]	; (80016a8 <EE_Init+0x910>)
 80014d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014d4:	4975      	ldr	r1, [pc, #468]	; (80016ac <EE_Init+0x914>)
 80014d6:	4618      	mov	r0, r3
 80014d8:	f000 f916 	bl	8001708 <EE_ReadVariable>
 80014dc:	4603      	mov	r3, r0
 80014de:	87bb      	strh	r3, [r7, #60]	; 0x3c
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 80014e0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d011      	beq.n	800150a <EE_Init+0x772>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 80014e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80014ea:	4a6f      	ldr	r2, [pc, #444]	; (80016a8 <EE_Init+0x910>)
 80014ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014f0:	4a6e      	ldr	r2, [pc, #440]	; (80016ac <EE_Init+0x914>)
 80014f2:	8812      	ldrh	r2, [r2, #0]
 80014f4:	4611      	mov	r1, r2
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 faca 	bl	8001a90 <EE_VerifyPageFullWriteVariable>
 80014fc:	4603      	mov	r3, r0
 80014fe:	87fb      	strh	r3, [r7, #62]	; 0x3e
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8001500:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <EE_Init+0x772>
              {
                return EepromStatus;
 8001506:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001508:	e0c3      	b.n	8001692 <EE_Init+0x8fa>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 800150a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800150e:	3301      	adds	r3, #1
 8001510:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8001514:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001518:	2b1c      	cmp	r3, #28
 800151a:	d9c2      	bls.n	80014a2 <EE_Init+0x70a>
  __ASM volatile ("dsb 0xF":::"memory");
 800151c:	f3bf 8f4f 	dsb	sy
}
 8001520:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001522:	f3bf 8f6f 	isb	sy
}
 8001526:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001528:	4b5d      	ldr	r3, [pc, #372]	; (80016a0 <EE_Init+0x908>)
 800152a:	695b      	ldr	r3, [r3, #20]
 800152c:	4a5c      	ldr	r2, [pc, #368]	; (80016a0 <EE_Init+0x908>)
 800152e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001532:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001534:	4b5a      	ldr	r3, [pc, #360]	; (80016a0 <EE_Init+0x908>)
 8001536:	2200      	movs	r2, #0
 8001538:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800153c:	f3bf 8f4f 	dsb	sy
}
 8001540:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001542:	f3bf 8f6f 	isb	sy
}
 8001546:	bf00      	nop
}
 8001548:	bf00      	nop
            }
          }
        }
        /* Mark Page1 as valid */
		SCB_DisableICache();
        FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE1_BASE_ADDRESS, ((uint32_t)valid));
 800154a:	463b      	mov	r3, r7
 800154c:	461a      	mov	r2, r3
 800154e:	4953      	ldr	r1, [pc, #332]	; (800169c <EE_Init+0x904>)
 8001550:	2001      	movs	r0, #1
 8001552:	f009 fc4f 	bl	800adf4 <HAL_FLASH_Program>
 8001556:	4603      	mov	r3, r0
 8001558:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800155c:	4b50      	ldr	r3, [pc, #320]	; (80016a0 <EE_Init+0x908>)
 800155e:	695b      	ldr	r3, [r3, #20]
 8001560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d11b      	bne.n	80015a0 <EE_Init+0x808>
  __ASM volatile ("dsb 0xF":::"memory");
 8001568:	f3bf 8f4f 	dsb	sy
}
 800156c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800156e:	f3bf 8f6f 	isb	sy
}
 8001572:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001574:	4b4a      	ldr	r3, [pc, #296]	; (80016a0 <EE_Init+0x908>)
 8001576:	2200      	movs	r2, #0
 8001578:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800157c:	f3bf 8f4f 	dsb	sy
}
 8001580:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001582:	f3bf 8f6f 	isb	sy
}
 8001586:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001588:	4b45      	ldr	r3, [pc, #276]	; (80016a0 <EE_Init+0x908>)
 800158a:	695b      	ldr	r3, [r3, #20]
 800158c:	4a44      	ldr	r2, [pc, #272]	; (80016a0 <EE_Init+0x908>)
 800158e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001592:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001594:	f3bf 8f4f 	dsb	sy
}
 8001598:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800159a:	f3bf 8f6f 	isb	sy
}
 800159e:	e000      	b.n	80015a2 <EE_Init+0x80a>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80015a0:	bf00      	nop
		SCB_EnableICache();

        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 80015a2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <EE_Init+0x81a>
        {
          return FlashStatus;
 80015aa:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	e06f      	b.n	8001692 <EE_Init+0x8fa>
        }
        pEraseInit.Sector = PAGE0_ID;
 80015b2:	2306      	movs	r3, #6
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
        pEraseInit.Banks = FLASH_BANK_2 ;
 80015b6:	2302      	movs	r3, #2
 80015b8:	627b      	str	r3, [r7, #36]	; 0x24
        pEraseInit.NbSectors = 1;
 80015ba:	2301      	movs	r3, #1
 80015bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80015be:	2320      	movs	r3, #32
 80015c0:	633b      	str	r3, [r7, #48]	; 0x30
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80015c2:	483b      	ldr	r0, [pc, #236]	; (80016b0 <EE_Init+0x918>)
 80015c4:	f000 f876 	bl	80016b4 <EE_VerifyPageFullyErased>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d15d      	bne.n	800168a <EE_Init+0x8f2>
  __ASM volatile ("dsb 0xF":::"memory");
 80015ce:	f3bf 8f4f 	dsb	sy
}
 80015d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015d4:	f3bf 8f6f 	isb	sy
}
 80015d8:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 80015da:	4b31      	ldr	r3, [pc, #196]	; (80016a0 <EE_Init+0x908>)
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	4a30      	ldr	r2, [pc, #192]	; (80016a0 <EE_Init+0x908>)
 80015e0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80015e4:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80015e6:	4b2e      	ldr	r3, [pc, #184]	; (80016a0 <EE_Init+0x908>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80015ee:	f3bf 8f4f 	dsb	sy
}
 80015f2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80015f4:	f3bf 8f6f 	isb	sy
}
 80015f8:	bf00      	nop
}
 80015fa:	bf00      	nop
        {
          SCB_DisableICache();
		  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 80015fc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001600:	f107 0320 	add.w	r3, r7, #32
 8001604:	4611      	mov	r1, r2
 8001606:	4618      	mov	r0, r3
 8001608:	f009 fd5c 	bl	800b0c4 <HAL_FLASHEx_Erase>
 800160c:	4603      	mov	r3, r0
 800160e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001612:	4b23      	ldr	r3, [pc, #140]	; (80016a0 <EE_Init+0x908>)
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d11b      	bne.n	8001656 <EE_Init+0x8be>
  __ASM volatile ("dsb 0xF":::"memory");
 800161e:	f3bf 8f4f 	dsb	sy
}
 8001622:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001624:	f3bf 8f6f 	isb	sy
}
 8001628:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800162a:	4b1d      	ldr	r3, [pc, #116]	; (80016a0 <EE_Init+0x908>)
 800162c:	2200      	movs	r2, #0
 800162e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001632:	f3bf 8f4f 	dsb	sy
}
 8001636:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001638:	f3bf 8f6f 	isb	sy
}
 800163c:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800163e:	4b18      	ldr	r3, [pc, #96]	; (80016a0 <EE_Init+0x908>)
 8001640:	695b      	ldr	r3, [r3, #20]
 8001642:	4a17      	ldr	r2, [pc, #92]	; (80016a0 <EE_Init+0x908>)
 8001644:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001648:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800164a:	f3bf 8f4f 	dsb	sy
}
 800164e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001650:	f3bf 8f6f 	isb	sy
}
 8001654:	e000      	b.n	8001658 <EE_Init+0x8c0>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001656:	bf00      	nop
		  SCB_EnableICache();
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8001658:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800165c:	2b00      	cmp	r3, #0
 800165e:	d014      	beq.n	800168a <EE_Init+0x8f2>
          {
            return FlashStatus;
 8001660:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001664:	b29b      	uxth	r3, r3
 8001666:	e014      	b.n	8001692 <EE_Init+0x8fa>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 8001668:	f000 f8b8 	bl	80017dc <EE_Format>
 800166c:	4603      	mov	r3, r0
 800166e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8001672:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001676:	2b00      	cmp	r3, #0
 8001678:	d009      	beq.n	800168e <EE_Init+0x8f6>
      {
        return FlashStatus;
 800167a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800167e:	b29b      	uxth	r3, r3
 8001680:	e007      	b.n	8001692 <EE_Init+0x8fa>
      break;
 8001682:	bf00      	nop
 8001684:	e004      	b.n	8001690 <EE_Init+0x8f8>
      break;
 8001686:	bf00      	nop
 8001688:	e002      	b.n	8001690 <EE_Init+0x8f8>
      break;
 800168a:	bf00      	nop
 800168c:	e000      	b.n	8001690 <EE_Init+0x8f8>
      }
      break;
 800168e:	bf00      	nop
  }

  return HAL_OK;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3748      	adds	r7, #72	; 0x48
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	081e0000 	.word	0x081e0000
 80016a0:	e000ed00 	.word	0xe000ed00
 80016a4:	081e0006 	.word	0x081e0006
 80016a8:	24000000 	.word	0x24000000
 80016ac:	240003a0 	.word	0x240003a0
 80016b0:	081c0000 	.word	0x081c0000

080016b4 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b087      	sub	sp, #28
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  uint32_t EndAddress;
  uint32_t ReadStatus = 1;
 80016bc:	2301      	movs	r3, #1
 80016be:	617b      	str	r3, [r7, #20]
  uint16_t AddressValue = 0x5555;
 80016c0:	f245 5355 	movw	r3, #21845	; 0x5555
 80016c4:	827b      	strh	r3, [r7, #18]

  /* Compute page end-address */
  EndAddress = (uint32_t)(Address + (PAGE_SIZE - 4U));
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	4b0e      	ldr	r3, [pc, #56]	; (8001704 <EE_VerifyPageFullyErased+0x50>)
 80016ca:	4413      	add	r3, r2
 80016cc:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from end */
  while (Address <= EndAddress)
 80016ce:	e00d      	b.n	80016ec <EE_VerifyPageFullyErased+0x38>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	881b      	ldrh	r3, [r3, #0]
 80016d4:	827b      	strh	r3, [r7, #18]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 80016d6:	8a7b      	ldrh	r3, [r7, #18]
 80016d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016dc:	4293      	cmp	r3, r2
 80016de:	d002      	beq.n	80016e6 <EE_VerifyPageFullyErased+0x32>
    {

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]

      break;
 80016e4:	e006      	b.n	80016f4 <EE_VerifyPageFullyErased+0x40>
    }
    /* Next address location */
    Address = Address + 4;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	3304      	adds	r3, #4
 80016ea:	607b      	str	r3, [r7, #4]
  while (Address <= EndAddress)
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d9ed      	bls.n	80016d0 <EE_VerifyPageFullyErased+0x1c>
  }

  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	b29b      	uxth	r3, r3
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	371c      	adds	r7, #28
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr
 8001704:	0001fffc 	.word	0x0001fffc

08001708 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	6039      	str	r1, [r7, #0]
 8001712:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 8001714:	2300      	movs	r3, #0
 8001716:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8001718:	f245 5355 	movw	r3, #21845	; 0x5555
 800171c:	81bb      	strh	r3, [r7, #12]
 800171e:	2301      	movs	r3, #1
 8001720:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 8001722:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <EE_ReadVariable+0x88>)
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	4b1a      	ldr	r3, [pc, #104]	; (8001790 <EE_ReadVariable+0x88>)
 8001728:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 800172a:	2000      	movs	r0, #0
 800172c:	f000 f96a 	bl	8001a04 <EE_FindValidPage>
 8001730:	4603      	mov	r3, r0
 8001732:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8001734:	89fb      	ldrh	r3, [r7, #14]
 8001736:	2bab      	cmp	r3, #171	; 0xab
 8001738:	d101      	bne.n	800173e <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 800173a:	23ab      	movs	r3, #171	; 0xab
 800173c:	e024      	b.n	8001788 <EE_ReadVariable+0x80>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 800173e:	89fb      	ldrh	r3, [r7, #14]
 8001740:	f203 430e 	addw	r3, r3, #1038	; 0x40e
 8001744:	045b      	lsls	r3, r3, #17
 8001746:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 32) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8001748:	89fb      	ldrh	r3, [r7, #14]
 800174a:	3301      	adds	r3, #1
 800174c:	045a      	lsls	r2, r3, #17
 800174e:	4b11      	ldr	r3, [pc, #68]	; (8001794 <EE_ReadVariable+0x8c>)
 8001750:	4413      	add	r3, r2
 8001752:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 32))
 8001754:	e012      	b.n	800177c <EE_ReadVariable+0x74>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 800175c:	89ba      	ldrh	r2, [r7, #12]
 800175e:	88fb      	ldrh	r3, [r7, #6]
 8001760:	429a      	cmp	r2, r3
 8001762:	d108      	bne.n	8001776 <EE_ReadVariable+0x6e>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 32));
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	3b20      	subs	r3, #32
 8001768:	881b      	ldrh	r3, [r3, #0]
 800176a:	b29a      	uxth	r2, r3
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	82fb      	strh	r3, [r7, #22]

      break;
 8001774:	e007      	b.n	8001786 <EE_ReadVariable+0x7e>
    }
    else
    {
      /* Next address location */
      Address = Address - 64;
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	3b40      	subs	r3, #64	; 0x40
 800177a:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 32))
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	3320      	adds	r3, #32
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	429a      	cmp	r2, r3
 8001784:	d8e7      	bhi.n	8001756 <EE_ReadVariable+0x4e>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 8001786:	8afb      	ldrh	r3, [r7, #22]
}
 8001788:	4618      	mov	r0, r3
 800178a:	3718      	adds	r7, #24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	081c0000 	.word	0x081c0000
 8001794:	081bffe0 	.word	0x081bffe0

08001798 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	460a      	mov	r2, r1
 80017a2:	80fb      	strh	r3, [r7, #6]
 80017a4:	4613      	mov	r3, r2
 80017a6:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 80017ac:	88ba      	ldrh	r2, [r7, #4]
 80017ae:	88fb      	ldrh	r3, [r7, #6]
 80017b0:	4611      	mov	r1, r2
 80017b2:	4618      	mov	r0, r3
 80017b4:	f000 f96c 	bl	8001a90 <EE_VerifyPageFullWriteVariable>
 80017b8:	4603      	mov	r3, r0
 80017ba:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 80017bc:	89fb      	ldrh	r3, [r7, #14]
 80017be:	2b80      	cmp	r3, #128	; 0x80
 80017c0:	d107      	bne.n	80017d2 <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 80017c2:	88ba      	ldrh	r2, [r7, #4]
 80017c4:	88fb      	ldrh	r3, [r7, #6]
 80017c6:	4611      	mov	r1, r2
 80017c8:	4618      	mov	r0, r3
 80017ca:	f000 fa13 	bl	8001bf4 <EE_PageTransfer>
 80017ce:	4603      	mov	r3, r0
 80017d0:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 80017d2:	89fb      	ldrh	r3, [r7, #14]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formatting
  */
static HAL_StatusTypeDef EE_Format(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b090      	sub	sp, #64	; 0x40
 80017e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 80017e2:	2300      	movs	r3, #0
 80017e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t SectorError = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	63bb      	str	r3, [r7, #56]	; 0x38
  FLASH_EraseInitTypeDef pEraseInit;
  uint32_t valid[8] = {0x0000};
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	2220      	movs	r2, #32
 80017f0:	2100      	movs	r1, #0
 80017f2:	4618      	mov	r0, r3
 80017f4:	f018 ff52 	bl	801a69c <memset>

  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 80017f8:	2300      	movs	r3, #0
 80017fa:	627b      	str	r3, [r7, #36]	; 0x24
  pEraseInit.Banks = FLASH_BANK_2 ;
 80017fc:	2302      	movs	r3, #2
 80017fe:	62bb      	str	r3, [r7, #40]	; 0x28
  pEraseInit.Sector = PAGE0_ID;
 8001800:	2306      	movs	r3, #6
 8001802:	62fb      	str	r3, [r7, #44]	; 0x2c
  pEraseInit.NbSectors = 1;
 8001804:	2301      	movs	r3, #1
 8001806:	633b      	str	r3, [r7, #48]	; 0x30
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8001808:	2320      	movs	r3, #32
 800180a:	637b      	str	r3, [r7, #52]	; 0x34

  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 800180c:	487a      	ldr	r0, [pc, #488]	; (80019f8 <EE_Format+0x21c>)
 800180e:	f7ff ff51 	bl	80016b4 <EE_VerifyPageFullyErased>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d14b      	bne.n	80018b0 <EE_Format+0xd4>
  __ASM volatile ("dsb 0xF":::"memory");
 8001818:	f3bf 8f4f 	dsb	sy
}
 800181c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800181e:	f3bf 8f6f 	isb	sy
}
 8001822:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001824:	4b75      	ldr	r3, [pc, #468]	; (80019fc <EE_Format+0x220>)
 8001826:	695b      	ldr	r3, [r3, #20]
 8001828:	4a74      	ldr	r2, [pc, #464]	; (80019fc <EE_Format+0x220>)
 800182a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800182e:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001830:	4b72      	ldr	r3, [pc, #456]	; (80019fc <EE_Format+0x220>)
 8001832:	2200      	movs	r2, #0
 8001834:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001838:	f3bf 8f4f 	dsb	sy
}
 800183c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800183e:	f3bf 8f6f 	isb	sy
}
 8001842:	bf00      	nop
}
 8001844:	bf00      	nop
  {
    SCB_DisableICache();
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8001846:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800184a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800184e:	4611      	mov	r1, r2
 8001850:	4618      	mov	r0, r3
 8001852:	f009 fc37 	bl	800b0c4 <HAL_FLASHEx_Erase>
 8001856:	4603      	mov	r3, r0
 8001858:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800185c:	4b67      	ldr	r3, [pc, #412]	; (80019fc <EE_Format+0x220>)
 800185e:	695b      	ldr	r3, [r3, #20]
 8001860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001864:	2b00      	cmp	r3, #0
 8001866:	d11b      	bne.n	80018a0 <EE_Format+0xc4>
  __ASM volatile ("dsb 0xF":::"memory");
 8001868:	f3bf 8f4f 	dsb	sy
}
 800186c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800186e:	f3bf 8f6f 	isb	sy
}
 8001872:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001874:	4b61      	ldr	r3, [pc, #388]	; (80019fc <EE_Format+0x220>)
 8001876:	2200      	movs	r2, #0
 8001878:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800187c:	f3bf 8f4f 	dsb	sy
}
 8001880:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001882:	f3bf 8f6f 	isb	sy
}
 8001886:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001888:	4b5c      	ldr	r3, [pc, #368]	; (80019fc <EE_Format+0x220>)
 800188a:	695b      	ldr	r3, [r3, #20]
 800188c:	4a5b      	ldr	r2, [pc, #364]	; (80019fc <EE_Format+0x220>)
 800188e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001892:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001894:	f3bf 8f4f 	dsb	sy
}
 8001898:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800189a:	f3bf 8f6f 	isb	sy
}
 800189e:	e000      	b.n	80018a2 <EE_Format+0xc6>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80018a0:	bf00      	nop
    SCB_EnableICache();
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 80018a2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d002      	beq.n	80018b0 <EE_Format+0xd4>
    {
      return FlashStatus;
 80018aa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80018ae:	e09e      	b.n	80019ee <EE_Format+0x212>
  __ASM volatile ("dsb 0xF":::"memory");
 80018b0:	f3bf 8f4f 	dsb	sy
}
 80018b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018b6:	f3bf 8f6f 	isb	sy
}
 80018ba:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 80018bc:	4b4f      	ldr	r3, [pc, #316]	; (80019fc <EE_Format+0x220>)
 80018be:	695b      	ldr	r3, [r3, #20]
 80018c0:	4a4e      	ldr	r2, [pc, #312]	; (80019fc <EE_Format+0x220>)
 80018c2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80018c6:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80018c8:	4b4c      	ldr	r3, [pc, #304]	; (80019fc <EE_Format+0x220>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80018d0:	f3bf 8f4f 	dsb	sy
}
 80018d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018d6:	f3bf 8f6f 	isb	sy
}
 80018da:	bf00      	nop
}
 80018dc:	bf00      	nop
    }
  }

  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  SCB_DisableICache();
  FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, PAGE0_BASE_ADDRESS,((uint32_t)valid));
 80018de:	1d3b      	adds	r3, r7, #4
 80018e0:	461a      	mov	r2, r3
 80018e2:	4945      	ldr	r1, [pc, #276]	; (80019f8 <EE_Format+0x21c>)
 80018e4:	2001      	movs	r0, #1
 80018e6:	f009 fa85 	bl	800adf4 <HAL_FLASH_Program>
 80018ea:	4603      	mov	r3, r0
 80018ec:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80018f0:	4b42      	ldr	r3, [pc, #264]	; (80019fc <EE_Format+0x220>)
 80018f2:	695b      	ldr	r3, [r3, #20]
 80018f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d11b      	bne.n	8001934 <EE_Format+0x158>
  __ASM volatile ("dsb 0xF":::"memory");
 80018fc:	f3bf 8f4f 	dsb	sy
}
 8001900:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001902:	f3bf 8f6f 	isb	sy
}
 8001906:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001908:	4b3c      	ldr	r3, [pc, #240]	; (80019fc <EE_Format+0x220>)
 800190a:	2200      	movs	r2, #0
 800190c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001910:	f3bf 8f4f 	dsb	sy
}
 8001914:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001916:	f3bf 8f6f 	isb	sy
}
 800191a:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800191c:	4b37      	ldr	r3, [pc, #220]	; (80019fc <EE_Format+0x220>)
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	4a36      	ldr	r2, [pc, #216]	; (80019fc <EE_Format+0x220>)
 8001922:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001926:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001928:	f3bf 8f4f 	dsb	sy
}
 800192c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800192e:	f3bf 8f6f 	isb	sy
}
 8001932:	e000      	b.n	8001936 <EE_Format+0x15a>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001934:	bf00      	nop
  SCB_EnableICache();

  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001936:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800193a:	2b00      	cmp	r3, #0
 800193c:	d002      	beq.n	8001944 <EE_Format+0x168>
  {
    return FlashStatus;
 800193e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001942:	e054      	b.n	80019ee <EE_Format+0x212>
  }

  pEraseInit.Sector = PAGE1_ID;
 8001944:	2307      	movs	r3, #7
 8001946:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8001948:	482d      	ldr	r0, [pc, #180]	; (8001a00 <EE_Format+0x224>)
 800194a:	f7ff feb3 	bl	80016b4 <EE_VerifyPageFullyErased>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d14b      	bne.n	80019ec <EE_Format+0x210>
  __ASM volatile ("dsb 0xF":::"memory");
 8001954:	f3bf 8f4f 	dsb	sy
}
 8001958:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800195a:	f3bf 8f6f 	isb	sy
}
 800195e:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001960:	4b26      	ldr	r3, [pc, #152]	; (80019fc <EE_Format+0x220>)
 8001962:	695b      	ldr	r3, [r3, #20]
 8001964:	4a25      	ldr	r2, [pc, #148]	; (80019fc <EE_Format+0x220>)
 8001966:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800196a:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800196c:	4b23      	ldr	r3, [pc, #140]	; (80019fc <EE_Format+0x220>)
 800196e:	2200      	movs	r2, #0
 8001970:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001974:	f3bf 8f4f 	dsb	sy
}
 8001978:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800197a:	f3bf 8f6f 	isb	sy
}
 800197e:	bf00      	nop
}
 8001980:	bf00      	nop
  {
    SCB_DisableICache();
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8001982:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001986:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800198a:	4611      	mov	r1, r2
 800198c:	4618      	mov	r0, r3
 800198e:	f009 fb99 	bl	800b0c4 <HAL_FLASHEx_Erase>
 8001992:	4603      	mov	r3, r0
 8001994:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001998:	4b18      	ldr	r3, [pc, #96]	; (80019fc <EE_Format+0x220>)
 800199a:	695b      	ldr	r3, [r3, #20]
 800199c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d11b      	bne.n	80019dc <EE_Format+0x200>
  __ASM volatile ("dsb 0xF":::"memory");
 80019a4:	f3bf 8f4f 	dsb	sy
}
 80019a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019aa:	f3bf 8f6f 	isb	sy
}
 80019ae:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80019b0:	4b12      	ldr	r3, [pc, #72]	; (80019fc <EE_Format+0x220>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80019b8:	f3bf 8f4f 	dsb	sy
}
 80019bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019be:	f3bf 8f6f 	isb	sy
}
 80019c2:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80019c4:	4b0d      	ldr	r3, [pc, #52]	; (80019fc <EE_Format+0x220>)
 80019c6:	695b      	ldr	r3, [r3, #20]
 80019c8:	4a0c      	ldr	r2, [pc, #48]	; (80019fc <EE_Format+0x220>)
 80019ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019ce:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80019d0:	f3bf 8f4f 	dsb	sy
}
 80019d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019d6:	f3bf 8f6f 	isb	sy
}
 80019da:	e000      	b.n	80019de <EE_Format+0x202>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80019dc:	bf00      	nop
    SCB_EnableICache();
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 80019de:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d002      	beq.n	80019ec <EE_Format+0x210>
    {
      return FlashStatus;
 80019e6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80019ea:	e000      	b.n	80019ee <EE_Format+0x212>
    }
  }

  return HAL_OK;
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3740      	adds	r7, #64	; 0x40
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	081c0000 	.word	0x081c0000
 80019fc:	e000ed00 	.word	0xe000ed00
 8001a00:	081e0000 	.word	0x081e0000

08001a04 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8001a0e:	2306      	movs	r3, #6
 8001a10:	81fb      	strh	r3, [r7, #14]
 8001a12:	2306      	movs	r3, #6
 8001a14:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8001a16:	4b1c      	ldr	r3, [pc, #112]	; (8001a88 <EE_FindValidPage+0x84>)
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8001a1c:	4b1b      	ldr	r3, [pc, #108]	; (8001a8c <EE_FindValidPage+0x88>)
 8001a1e:	881b      	ldrh	r3, [r3, #0]
 8001a20:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d01b      	beq.n	8001a60 <EE_FindValidPage+0x5c>
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d125      	bne.n	8001a78 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 8001a2c:	89bb      	ldrh	r3, [r7, #12]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d108      	bne.n	8001a44 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 8001a32:	89fb      	ldrh	r3, [r7, #14]
 8001a34:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d101      	bne.n	8001a40 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	e01c      	b.n	8001a7a <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8001a40:	2301      	movs	r3, #1
 8001a42:	e01a      	b.n	8001a7a <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 8001a44:	89fb      	ldrh	r3, [r7, #14]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d108      	bne.n	8001a5c <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 8001a4a:	89bb      	ldrh	r3, [r7, #12]
 8001a4c:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d101      	bne.n	8001a58 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8001a54:	2301      	movs	r3, #1
 8001a56:	e010      	b.n	8001a7a <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 8001a58:	2300      	movs	r3, #0
 8001a5a:	e00e      	b.n	8001a7a <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8001a5c:	23ab      	movs	r3, #171	; 0xab
 8001a5e:	e00c      	b.n	8001a7a <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 8001a60:	89fb      	ldrh	r3, [r7, #14]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8001a66:	2300      	movs	r3, #0
 8001a68:	e007      	b.n	8001a7a <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 8001a6a:	89bb      	ldrh	r3, [r7, #12]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d101      	bne.n	8001a74 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8001a70:	2301      	movs	r3, #1
 8001a72:	e002      	b.n	8001a7a <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8001a74:	23ab      	movs	r3, #171	; 0xab
 8001a76:	e000      	b.n	8001a7a <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8001a78:	2300      	movs	r3, #0
  }
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	081c0000 	.word	0x081c0000
 8001a8c:	081e0000 	.word	0x081e0000

08001a90 <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b096      	sub	sp, #88	; 0x58
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	460a      	mov	r2, r1
 8001a9a:	80fb      	strh	r3, [r7, #6]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  uint16_t ValidPage = PAGE0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 8001aac:	4b4d      	ldr	r3, [pc, #308]	; (8001be4 <EE_VerifyPageFullWriteVariable+0x154>)
 8001aae:	657b      	str	r3, [r7, #84]	; 0x54
 8001ab0:	4b4d      	ldr	r3, [pc, #308]	; (8001be8 <EE_VerifyPageFullWriteVariable+0x158>)
 8001ab2:	64fb      	str	r3, [r7, #76]	; 0x4c

  uint32_t data32[8] = {Data};
 8001ab4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ab8:	2220      	movs	r2, #32
 8001aba:	2100      	movs	r1, #0
 8001abc:	4618      	mov	r0, r3
 8001abe:	f018 fded 	bl	801a69c <memset>
 8001ac2:	88bb      	ldrh	r3, [r7, #4]
 8001ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t VirtAddress1[8] = {VirtAddress};
 8001ac6:	f107 030c 	add.w	r3, r7, #12
 8001aca:	2220      	movs	r2, #32
 8001acc:	2100      	movs	r1, #0
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f018 fde4 	bl	801a69c <memset>
 8001ad4:	88fb      	ldrh	r3, [r7, #6]
 8001ad6:	60fb      	str	r3, [r7, #12]
  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 8001ad8:	2001      	movs	r0, #1
 8001ada:	f7ff ff93 	bl	8001a04 <EE_FindValidPage>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8001ae4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001ae8:	2bab      	cmp	r3, #171	; 0xab
 8001aea:	d101      	bne.n	8001af0 <EE_VerifyPageFullWriteVariable+0x60>
  {
    return  NO_VALID_PAGE;
 8001aec:	23ab      	movs	r3, #171	; 0xab
 8001aee:	e075      	b.n	8001bdc <EE_VerifyPageFullWriteVariable+0x14c>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8001af0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001af4:	f203 430e 	addw	r3, r3, #1038	; 0x40e
 8001af8:	045b      	lsls	r3, r3, #17
 8001afa:	657b      	str	r3, [r7, #84]	; 0x54

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 8001afc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8001b00:	3301      	adds	r3, #1
 8001b02:	045a      	lsls	r2, r3, #17
 8001b04:	4b39      	ldr	r3, [pc, #228]	; (8001bec <EE_VerifyPageFullWriteVariable+0x15c>)
 8001b06:	4413      	add	r3, r2
 8001b08:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("dsb 0xF":::"memory");
 8001b0a:	f3bf 8f4f 	dsb	sy
}
 8001b0e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b10:	f3bf 8f6f 	isb	sy
}
 8001b14:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001b16:	4b36      	ldr	r3, [pc, #216]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	4a35      	ldr	r2, [pc, #212]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001b1c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001b20:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001b22:	4b33      	ldr	r3, [pc, #204]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001b2a:	f3bf 8f4f 	dsb	sy
}
 8001b2e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b30:	f3bf 8f6f 	isb	sy
}
 8001b34:	bf00      	nop
}
 8001b36:	bf00      	nop

  SCB_DisableICache();

  /* Check each active page address starting from beginning */
  while (Address < PageEndAddress)
 8001b38:	e028      	b.n	8001b8c <EE_VerifyPageFullWriteVariable+0xfc>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 8001b3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b42:	d120      	bne.n	8001b86 <EE_VerifyPageFullWriteVariable+0xf6>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, Address, ((uint32_t)data32));
 8001b44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b48:	461a      	mov	r2, r3
 8001b4a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	f009 f951 	bl	800adf4 <HAL_FLASH_Program>
 8001b52:	4603      	mov	r3, r0
 8001b54:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8001b58:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d003      	beq.n	8001b68 <EE_VerifyPageFullWriteVariable+0xd8>
      {
        return FlashStatus;
 8001b60:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	e039      	b.n	8001bdc <EE_VerifyPageFullWriteVariable+0x14c>
      }
      /* Set variable virtual address */
     FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, Address + 32, ((uint32_t)VirtAddress1));
 8001b68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b6a:	3320      	adds	r3, #32
 8001b6c:	f107 020c 	add.w	r2, r7, #12
 8001b70:	4619      	mov	r1, r3
 8001b72:	2001      	movs	r0, #1
 8001b74:	f009 f93e 	bl	800adf4 <HAL_FLASH_Program>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

      /* Return program operation status */
     return FlashStatus;
 8001b7e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	e02a      	b.n	8001bdc <EE_VerifyPageFullWriteVariable+0x14c>
    }
    else
    {
      /* Next address location */
      Address = Address + 64;
 8001b86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b88:	3340      	adds	r3, #64	; 0x40
 8001b8a:	657b      	str	r3, [r7, #84]	; 0x54
  while (Address < PageEndAddress)
 8001b8c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d3d2      	bcc.n	8001b3a <EE_VerifyPageFullWriteVariable+0xaa>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001b94:	4b16      	ldr	r3, [pc, #88]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d11b      	bne.n	8001bd8 <EE_VerifyPageFullWriteVariable+0x148>
  __ASM volatile ("dsb 0xF":::"memory");
 8001ba0:	f3bf 8f4f 	dsb	sy
}
 8001ba4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ba6:	f3bf 8f6f 	isb	sy
}
 8001baa:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001bac:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001bb4:	f3bf 8f4f 	dsb	sy
}
 8001bb8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001bba:	f3bf 8f6f 	isb	sy
}
 8001bbe:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	4a0a      	ldr	r2, [pc, #40]	; (8001bf0 <EE_VerifyPageFullWriteVariable+0x160>)
 8001bc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bca:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bcc:	f3bf 8f4f 	dsb	sy
}
 8001bd0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001bd2:	f3bf 8f6f 	isb	sy
}
 8001bd6:	e000      	b.n	8001bda <EE_VerifyPageFullWriteVariable+0x14a>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001bd8:	bf00      	nop
    }
  }
  SCB_EnableICache();

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8001bda:	2380      	movs	r3, #128	; 0x80
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3758      	adds	r7, #88	; 0x58
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	081c0000 	.word	0x081c0000
 8001be8:	081e0000 	.word	0x081e0000
 8001bec:	081bffff 	.word	0x081bffff
 8001bf0:	e000ed00 	.word	0xe000ed00

08001bf4 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b09c      	sub	sp, #112	; 0x70
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	460a      	mov	r2, r1
 8001bfe:	80fb      	strh	r3, [r7, #6]
 8001c00:	4613      	mov	r3, r2
 8001c02:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8001c04:	2300      	movs	r3, #0
 8001c06:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 8001c0a:	4bc3      	ldr	r3, [pc, #780]	; (8001f18 <EE_PageTransfer+0x324>)
 8001c0c:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint16_t OldPageId=0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8001c26:	2300      	movs	r3, #0
 8001c28:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
  uint32_t SectorError = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	65fb      	str	r3, [r7, #92]	; 0x5c
  FLASH_EraseInitTypeDef pEraseInit;
  uint32_t valid[8] = {0x0000};
 8001c30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c34:	2220      	movs	r2, #32
 8001c36:	2100      	movs	r1, #0
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f018 fd2f 	bl	801a69c <memset>
  uint32_t receive[8] = {0xEEEE};
 8001c3e:	f107 0308 	add.w	r3, r7, #8
 8001c42:	2220      	movs	r2, #32
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f018 fd28 	bl	801a69c <memset>
 8001c4c:	f64e 63ee 	movw	r3, #61166	; 0xeeee
 8001c50:	60bb      	str	r3, [r7, #8]
  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8001c52:	2000      	movs	r0, #0
 8001c54:	f7ff fed6 	bl	8001a04 <EE_FindValidPage>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  if (ValidPage == PAGE1)       /* Page1 valid */
 8001c5e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d105      	bne.n	8001c72 <EE_PageTransfer+0x7e>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 8001c66:	4bac      	ldr	r3, [pc, #688]	; (8001f18 <EE_PageTransfer+0x324>)
 8001c68:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE1_ID;
 8001c6a:	2307      	movs	r3, #7
 8001c6c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8001c70:	e00b      	b.n	8001c8a <EE_PageTransfer+0x96>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 8001c72:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d105      	bne.n	8001c86 <EE_PageTransfer+0x92>
  {
    /* New page address  where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 8001c7a:	4ba8      	ldr	r3, [pc, #672]	; (8001f1c <EE_PageTransfer+0x328>)
 8001c7c:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE0_ID;
 8001c7e:	2306      	movs	r3, #6
 8001c80:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8001c84:	e001      	b.n	8001c8a <EE_PageTransfer+0x96>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 8001c86:	23ab      	movs	r3, #171	; 0xab
 8001c88:	e142      	b.n	8001f10 <EE_PageTransfer+0x31c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001c8a:	f3bf 8f4f 	dsb	sy
}
 8001c8e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c90:	f3bf 8f6f 	isb	sy
}
 8001c94:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001c96:	4ba2      	ldr	r3, [pc, #648]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001c98:	695b      	ldr	r3, [r3, #20]
 8001c9a:	4aa1      	ldr	r2, [pc, #644]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001c9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001ca0:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001ca2:	4b9f      	ldr	r3, [pc, #636]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001caa:	f3bf 8f4f 	dsb	sy
}
 8001cae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cb0:	f3bf 8f6f 	isb	sy
}
 8001cb4:	bf00      	nop
}
 8001cb6:	bf00      	nop
  }

  /* Set the new Page status to RECEIVE_DATA status */
  SCB_DisableICache();
  FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, NewPageAddress, ((uint32_t)receive));
 8001cb8:	f107 0308 	add.w	r3, r7, #8
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001cc0:	2001      	movs	r0, #1
 8001cc2:	f009 f897 	bl	800adf4 <HAL_FLASH_Program>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001ccc:	4b94      	ldr	r3, [pc, #592]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001cce:	695b      	ldr	r3, [r3, #20]
 8001cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d11b      	bne.n	8001d10 <EE_PageTransfer+0x11c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001cd8:	f3bf 8f4f 	dsb	sy
}
 8001cdc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cde:	f3bf 8f6f 	isb	sy
}
 8001ce2:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001ce4:	4b8e      	ldr	r3, [pc, #568]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001cec:	f3bf 8f4f 	dsb	sy
}
 8001cf0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cf2:	f3bf 8f6f 	isb	sy
}
 8001cf6:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001cf8:	4b89      	ldr	r3, [pc, #548]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001cfa:	695b      	ldr	r3, [r3, #20]
 8001cfc:	4a88      	ldr	r2, [pc, #544]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d02:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d04:	f3bf 8f4f 	dsb	sy
}
 8001d08:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d0a:	f3bf 8f6f 	isb	sy
}
 8001d0e:	e000      	b.n	8001d12 <EE_PageTransfer+0x11e>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001d10:	bf00      	nop
  SCB_EnableICache();

  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001d12:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <EE_PageTransfer+0x12e>
  {
    return FlashStatus;
 8001d1a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	e0f6      	b.n	8001f10 <EE_PageTransfer+0x31c>
  }

  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8001d22:	88ba      	ldrh	r2, [r7, #4]
 8001d24:	88fb      	ldrh	r3, [r7, #6]
 8001d26:	4611      	mov	r1, r2
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff feb1 	bl	8001a90 <EE_VerifyPageFullWriteVariable>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != HAL_OK)
 8001d34:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d002      	beq.n	8001d42 <EE_PageTransfer+0x14e>
  {
    return EepromStatus;
 8001d3c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001d40:	e0e6      	b.n	8001f10 <EE_PageTransfer+0x31c>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8001d42:	2300      	movs	r3, #0
 8001d44:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8001d48:	e031      	b.n	8001dae <EE_PageTransfer+0x1ba>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 8001d4a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001d4e:	4a75      	ldr	r2, [pc, #468]	; (8001f24 <EE_PageTransfer+0x330>)
 8001d50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d54:	88fa      	ldrh	r2, [r7, #6]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d024      	beq.n	8001da4 <EE_PageTransfer+0x1b0>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8001d5a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001d5e:	4a71      	ldr	r2, [pc, #452]	; (8001f24 <EE_PageTransfer+0x330>)
 8001d60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d64:	4970      	ldr	r1, [pc, #448]	; (8001f28 <EE_PageTransfer+0x334>)
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff fcce 	bl	8001708 <EE_ReadVariable>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 8001d72:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d014      	beq.n	8001da4 <EE_PageTransfer+0x1b0>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8001d7a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001d7e:	4a69      	ldr	r2, [pc, #420]	; (8001f24 <EE_PageTransfer+0x330>)
 8001d80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d84:	4a68      	ldr	r2, [pc, #416]	; (8001f28 <EE_PageTransfer+0x334>)
 8001d86:	8812      	ldrh	r2, [r2, #0]
 8001d88:	4611      	mov	r1, r2
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff fe80 	bl	8001a90 <EE_VerifyPageFullWriteVariable>
 8001d90:	4603      	mov	r3, r0
 8001d92:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != HAL_OK)
 8001d96:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d002      	beq.n	8001da4 <EE_PageTransfer+0x1b0>
        {
          return EepromStatus;
 8001d9e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8001da2:	e0b5      	b.n	8001f10 <EE_PageTransfer+0x31c>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8001da4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001da8:	3301      	adds	r3, #1
 8001daa:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8001dae:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001db2:	2b1c      	cmp	r3, #28
 8001db4:	d9c9      	bls.n	8001d4a <EE_PageTransfer+0x156>
        }
      }
    }
  }

  HAL_FLASH_Unlock();
 8001db6:	f009 f8af 	bl	800af18 <HAL_FLASH_Unlock>

  /* Clear pending flags (if any) */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR |
 8001dba:	4b5c      	ldr	r3, [pc, #368]	; (8001f2c <EE_PageTransfer+0x338>)
 8001dbc:	f44f 028e 	mov.w	r2, #4653056	; 0x470000
 8001dc0:	615a      	str	r2, [r3, #20]
                         FLASH_FLAG_PGSERR | FLASH_FLAG_WRPERR);

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	64bb      	str	r3, [r7, #72]	; 0x48
  pEraseInit.Banks = FLASH_BANK_2 ;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	64fb      	str	r3, [r7, #76]	; 0x4c
  pEraseInit.Sector = OldPageId;
 8001dca:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8001dce:	653b      	str	r3, [r7, #80]	; 0x50
  pEraseInit.NbSectors = 1;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	657b      	str	r3, [r7, #84]	; 0x54
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8001dd4:	2320      	movs	r3, #32
 8001dd6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("dsb 0xF":::"memory");
 8001dd8:	f3bf 8f4f 	dsb	sy
}
 8001ddc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001dde:	f3bf 8f6f 	isb	sy
}
 8001de2:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001de4:	4b4e      	ldr	r3, [pc, #312]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001de6:	695b      	ldr	r3, [r3, #20]
 8001de8:	4a4d      	ldr	r2, [pc, #308]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001dea:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001dee:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001df0:	4b4b      	ldr	r3, [pc, #300]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001df8:	f3bf 8f4f 	dsb	sy
}
 8001dfc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001dfe:	f3bf 8f6f 	isb	sy
}
 8001e02:	bf00      	nop
}
 8001e04:	bf00      	nop

  /* Erase the old Page: Set old Page status to ERASED status */
  SCB_DisableICache();
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8001e06:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001e0a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e0e:	4611      	mov	r1, r2
 8001e10:	4618      	mov	r0, r3
 8001e12:	f009 f957 	bl	800b0c4 <HAL_FLASHEx_Erase>
 8001e16:	4603      	mov	r3, r0
 8001e18:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001e1c:	4b40      	ldr	r3, [pc, #256]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e1e:	695b      	ldr	r3, [r3, #20]
 8001e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d11b      	bne.n	8001e60 <EE_PageTransfer+0x26c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001e28:	f3bf 8f4f 	dsb	sy
}
 8001e2c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e2e:	f3bf 8f6f 	isb	sy
}
 8001e32:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001e34:	4b3a      	ldr	r3, [pc, #232]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001e3c:	f3bf 8f4f 	dsb	sy
}
 8001e40:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e42:	f3bf 8f6f 	isb	sy
}
 8001e46:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001e48:	4b35      	ldr	r3, [pc, #212]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e4a:	695b      	ldr	r3, [r3, #20]
 8001e4c:	4a34      	ldr	r2, [pc, #208]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e52:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e54:	f3bf 8f4f 	dsb	sy
}
 8001e58:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e5a:	f3bf 8f6f 	isb	sy
}
 8001e5e:	e000      	b.n	8001e62 <EE_PageTransfer+0x26e>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001e60:	bf00      	nop
  SCB_EnableICache();
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001e62:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <EE_PageTransfer+0x27e>
  {
    return FlashStatus;
 8001e6a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001e6e:	b29b      	uxth	r3, r3
 8001e70:	e04e      	b.n	8001f10 <EE_PageTransfer+0x31c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001e72:	f3bf 8f4f 	dsb	sy
}
 8001e76:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e78:	f3bf 8f6f 	isb	sy
}
 8001e7c:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8001e7e:	4b28      	ldr	r3, [pc, #160]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	4a27      	ldr	r2, [pc, #156]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e84:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001e88:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001e8a:	4b25      	ldr	r3, [pc, #148]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001e92:	f3bf 8f4f 	dsb	sy
}
 8001e96:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e98:	f3bf 8f6f 	isb	sy
}
 8001e9c:	bf00      	nop
}
 8001e9e:	bf00      	nop
  }

  /* Set new Page status to VALID_PAGE status */
  SCB_DisableICache();
  FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, NewPageAddress, ((uint32_t)valid));
 8001ea0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	f008 ffa3 	bl	800adf4 <HAL_FLASH_Program>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001eb4:	4b1a      	ldr	r3, [pc, #104]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d11b      	bne.n	8001ef8 <EE_PageTransfer+0x304>
  __ASM volatile ("dsb 0xF":::"memory");
 8001ec0:	f3bf 8f4f 	dsb	sy
}
 8001ec4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ec6:	f3bf 8f6f 	isb	sy
}
 8001eca:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001ecc:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001ed4:	f3bf 8f4f 	dsb	sy
}
 8001ed8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001eda:	f3bf 8f6f 	isb	sy
}
 8001ede:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	4a0e      	ldr	r2, [pc, #56]	; (8001f20 <EE_PageTransfer+0x32c>)
 8001ee6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eea:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001eec:	f3bf 8f4f 	dsb	sy
}
 8001ef0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ef2:	f3bf 8f6f 	isb	sy
}
 8001ef6:	e000      	b.n	8001efa <EE_PageTransfer+0x306>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001ef8:	bf00      	nop
  SCB_EnableICache();
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8001efa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <EE_PageTransfer+0x316>
  {
    return FlashStatus;
 8001f02:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	e002      	b.n	8001f10 <EE_PageTransfer+0x31c>
  }

  /* Return last operation flash status */
  return FlashStatus;
 8001f0a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001f0e:	b29b      	uxth	r3, r3
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3770      	adds	r7, #112	; 0x70
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	081c0000 	.word	0x081c0000
 8001f1c:	081e0000 	.word	0x081e0000
 8001f20:	e000ed00 	.word	0xe000ed00
 8001f24:	24000000 	.word	0x24000000
 8001f28:	240003a0 	.word	0x240003a0
 8001f2c:	52002000 	.word	0x52002000

08001f30 <__NVIC_SystemReset>:
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001f34:	f3bf 8f4f 	dsb	sy
}
 8001f38:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001f3a:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <__NVIC_SystemReset+0x24>)
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001f42:	4904      	ldr	r1, [pc, #16]	; (8001f54 <__NVIC_SystemReset+0x24>)
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__NVIC_SystemReset+0x28>)
 8001f46:	4313      	orrs	r3, r2
 8001f48:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f4a:	f3bf 8f4f 	dsb	sy
}
 8001f4e:	bf00      	nop
    __NOP();
 8001f50:	bf00      	nop
 8001f52:	e7fd      	b.n	8001f50 <__NVIC_SystemReset+0x20>
 8001f54:	e000ed00 	.word	0xe000ed00
 8001f58:	05fa0004 	.word	0x05fa0004

08001f5c <handle_error>:
 * set the previous error to whatever error we are currently handling, send an error packet,
 * and enter IDLE mode. Additional actions are taken depending on the error category.
 *
 * @param error Error given by the caller.
 */
void handle_error(ERROR_STRUCT error) {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	80b8      	strh	r0, [r7, #4]
#ifdef ERROR_HANDLING_ENABLED
	osEventFlagsSet(mode_event_flags, IDLE_FLAG);
 8001f64:	4b15      	ldr	r3, [pc, #84]	; (8001fbc <handle_error+0x60>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2102      	movs	r1, #2
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f015 f9ce 	bl	801730c <osEventFlagsSet>
	while (!IDLING) {};
 8001f70:	bf00      	nop
 8001f72:	4b13      	ldr	r3, [pc, #76]	; (8001fc0 <handle_error+0x64>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d0fa      	beq.n	8001f72 <handle_error+0x16>
	increment_error_counter(error);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f000 f851 	bl	8002024 <increment_error_counter>
	set_previous_error(error);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 f8b2 	bl	80020ec <set_previous_error>
	send_current_error_packet(error);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f000 fa5b 	bl	8002444 <send_current_error_packet>
	send_junk_packet();
 8001f8e:	f000 fa73 	bl	8002478 <send_junk_packet>

	switch (error.category) {
 8001f92:	793b      	ldrb	r3, [r7, #4]
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d008      	beq.n	8001faa <handle_error+0x4e>
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	dc08      	bgt.n	8001fae <handle_error+0x52>
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d002      	beq.n	8001fa6 <handle_error+0x4a>
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d006      	beq.n	8001fb2 <handle_error+0x56>
	case EC_peripheral:
		NVIC_SystemReset();
		break;
	default:
		// Should not be possible to get here
		break;
 8001fa4:	e003      	b.n	8001fae <handle_error+0x52>
		NVIC_SystemReset();
 8001fa6:	f7ff ffc3 	bl	8001f30 <__NVIC_SystemReset>
		NVIC_SystemReset();
 8001faa:	f7ff ffc1 	bl	8001f30 <__NVIC_SystemReset>
		break;
 8001fae:	bf00      	nop
 8001fb0:	e000      	b.n	8001fb4 <handle_error+0x58>
		break;
 8001fb2:	bf00      	nop
	}
#endif
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	24001a98 	.word	0x24001a98
 8001fc0:	240000c0 	.word	0x240000c0

08001fc4 <error_counter_init>:

/**
 * @breif Initializes the EE, reads the error counters from the EE, and stores them in local_cpy.
 */
void error_counter_init() {
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 8001fca:	f008 ffa5 	bl	800af18 <HAL_FLASH_Unlock>
	if (EE_Init() != EE_OK) {
 8001fce:	f7fe fee3 	bl	8000d98 <EE_Init>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <error_counter_init+0x18>
		Error_Handler();
 8001fd8:	f001 fd72 	bl	8003ac0 <Error_Handler>
	}

	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 8001fdc:	2300      	movs	r3, #0
 8001fde:	607b      	str	r3, [r7, #4]
 8001fe0:	e013      	b.n	800200a <error_counter_init+0x46>
		if ((EE_ReadVariable(VirtAddVarTab[i], &local_cpy[i])) != HAL_OK) {
 8001fe2:	4a0e      	ldr	r2, [pc, #56]	; (800201c <error_counter_init+0x58>)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	490c      	ldr	r1, [pc, #48]	; (8002020 <error_counter_init+0x5c>)
 8001ff0:	440b      	add	r3, r1
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4610      	mov	r0, r2
 8001ff6:	f7ff fb87 	bl	8001708 <EE_ReadVariable>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <error_counter_init+0x40>
			Error_Handler();
 8002000:	f001 fd5e 	bl	8003ac0 <Error_Handler>
	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	3301      	adds	r3, #1
 8002008:	607b      	str	r3, [r7, #4]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2b1a      	cmp	r3, #26
 800200e:	dde8      	ble.n	8001fe2 <error_counter_init+0x1e>
		}
	}
}
 8002010:	bf00      	nop
 8002012:	bf00      	nop
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	24000000 	.word	0x24000000
 8002020:	240003a4 	.word	0x240003a4

08002024 <increment_error_counter>:
 * local_cpy array. To see what index a particular error is stored in, just check the value
 * each category or detail is assigned in the header file.
 *
 * @param error Error given by the caller.
 */
void increment_error_counter(ERROR_STRUCT error) {
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	80b8      	strh	r0, [r7, #4]
	local_cpy[error.category]++;
 800202c:	793b      	ldrb	r3, [r7, #4]
 800202e:	4a0b      	ldr	r2, [pc, #44]	; (800205c <increment_error_counter+0x38>)
 8002030:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002034:	3201      	adds	r2, #1
 8002036:	b291      	uxth	r1, r2
 8002038:	4a08      	ldr	r2, [pc, #32]	; (800205c <increment_error_counter+0x38>)
 800203a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	local_cpy[error.detail]++;
 800203e:	797b      	ldrb	r3, [r7, #5]
 8002040:	4a06      	ldr	r2, [pc, #24]	; (800205c <increment_error_counter+0x38>)
 8002042:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002046:	3201      	adds	r2, #1
 8002048:	b291      	uxth	r1, r2
 800204a:	4a04      	ldr	r2, [pc, #16]	; (800205c <increment_error_counter+0x38>)
 800204c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	update_error_counter();
 8002050:	f000 f806 	bl	8002060 <update_error_counter>
}
 8002054:	bf00      	nop
 8002056:	3708      	adds	r7, #8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	240003a4 	.word	0x240003a4

08002060 <update_error_counter>:

/**
 * @brief Writes the contents of local_cpy to the EE, excluding the previous error codes.
 */
void update_error_counter(){
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 8002066:	2300      	movs	r3, #0
 8002068:	607b      	str	r3, [r7, #4]
 800206a:	e013      	b.n	8002094 <update_error_counter+0x34>
		if ((EE_WriteVariable(VirtAddVarTab[i], local_cpy[i])) != HAL_OK) {
 800206c:	4a0d      	ldr	r2, [pc, #52]	; (80020a4 <update_error_counter+0x44>)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002074:	490c      	ldr	r1, [pc, #48]	; (80020a8 <update_error_counter+0x48>)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800207c:	4619      	mov	r1, r3
 800207e:	4610      	mov	r0, r2
 8002080:	f7ff fb8a 	bl	8001798 <EE_WriteVariable>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <update_error_counter+0x2e>
			Error_Handler();
 800208a:	f001 fd19 	bl	8003ac0 <Error_Handler>
	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3301      	adds	r3, #1
 8002092:	607b      	str	r3, [r7, #4]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2b1a      	cmp	r3, #26
 8002098:	dde8      	ble.n	800206c <update_error_counter+0xc>
		}
	}
}
 800209a:	bf00      	nop
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	24000000 	.word	0x24000000
 80020a8:	240003a4 	.word	0x240003a4

080020ac <reset_error_counters>:

/**
 * @brief Resets all error counters in the EE to 0.
 */
void reset_error_counters() {
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 80020b2:	2300      	movs	r3, #0
 80020b4:	607b      	str	r3, [r7, #4]
 80020b6:	e00f      	b.n	80020d8 <reset_error_counters+0x2c>
		if ((EE_WriteVariable(VirtAddVarTab[i], 0)) != HAL_OK) {
 80020b8:	4a0b      	ldr	r2, [pc, #44]	; (80020e8 <reset_error_counters+0x3c>)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff fb68 	bl	8001798 <EE_WriteVariable>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <reset_error_counters+0x26>
			Error_Handler();
 80020ce:	f001 fcf7 	bl	8003ac0 <Error_Handler>
	for (int i = 0; i < NUM_ERROR_COUNTERS; i++) {
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	3301      	adds	r3, #1
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b1a      	cmp	r3, #26
 80020dc:	ddec      	ble.n	80020b8 <reset_error_counters+0xc>
		}
	}
}
 80020de:	bf00      	nop
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	24000000 	.word	0x24000000

080020ec <set_previous_error>:
/**
 * @brief Sets previous error code in the EE.
 *
 * @param error Previous error code in EE is set to this.
 */
void set_previous_error(ERROR_STRUCT error) {
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	80b8      	strh	r0, [r7, #4]
	if ((EE_WriteVariable(VirtAddVarTab[PREV_ERROR_CATEGORY_INDEX], error.category)) != HAL_OK) {
 80020f4:	4b0e      	ldr	r3, [pc, #56]	; (8002130 <set_previous_error+0x44>)
 80020f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80020f8:	793a      	ldrb	r2, [r7, #4]
 80020fa:	b292      	uxth	r2, r2
 80020fc:	4611      	mov	r1, r2
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff fb4a 	bl	8001798 <EE_WriteVariable>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <set_previous_error+0x22>
		Error_Handler();
 800210a:	f001 fcd9 	bl	8003ac0 <Error_Handler>
	}
	if ((EE_WriteVariable(VirtAddVarTab[PREV_ERROR_DETAIL_INDEX], error.detail)) != HAL_OK) {
 800210e:	4b08      	ldr	r3, [pc, #32]	; (8002130 <set_previous_error+0x44>)
 8002110:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8002112:	797a      	ldrb	r2, [r7, #5]
 8002114:	b292      	uxth	r2, r2
 8002116:	4611      	mov	r1, r2
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff fb3d 	bl	8001798 <EE_WriteVariable>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <set_previous_error+0x3c>
		Error_Handler();
 8002124:	f001 fccc 	bl	8003ac0 <Error_Handler>
	}
}
 8002128:	bf00      	nop
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	24000000 	.word	0x24000000

08002134 <get_previous_error>:
/**
 * @brief Reads the previous error codes from EE
 *
 * @return Error populated with retrieved category and detail.
 */
ERROR_STRUCT get_previous_error() {
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
	ERROR_STRUCT prev_error;
	uint16_t category;
	uint16_t detail;

	if ((EE_ReadVariable(VirtAddVarTab[PREV_ERROR_CATEGORY_INDEX], &category)) != HAL_OK) {
 800213a:	4b15      	ldr	r3, [pc, #84]	; (8002190 <get_previous_error+0x5c>)
 800213c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800213e:	1dba      	adds	r2, r7, #6
 8002140:	4611      	mov	r1, r2
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff fae0 	bl	8001708 <EE_ReadVariable>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <get_previous_error+0x1e>
		Error_Handler();
 800214e:	f001 fcb7 	bl	8003ac0 <Error_Handler>
	}
	if ((EE_ReadVariable(VirtAddVarTab[PREV_ERROR_DETAIL_INDEX], &detail)) != HAL_OK) {
 8002152:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <get_previous_error+0x5c>)
 8002154:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8002156:	1d3a      	adds	r2, r7, #4
 8002158:	4611      	mov	r1, r2
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff fad4 	bl	8001708 <EE_ReadVariable>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <get_previous_error+0x36>
		Error_Handler();
 8002166:	f001 fcab 	bl	8003ac0 <Error_Handler>
	}

	prev_error.category = category;
 800216a:	88fb      	ldrh	r3, [r7, #6]
 800216c:	b2db      	uxtb	r3, r3
 800216e:	723b      	strb	r3, [r7, #8]
	prev_error.detail = detail;
 8002170:	88bb      	ldrh	r3, [r7, #4]
 8002172:	b2db      	uxtb	r3, r3
 8002174:	727b      	strb	r3, [r7, #9]

	return prev_error;
 8002176:	893b      	ldrh	r3, [r7, #8]
 8002178:	81bb      	strh	r3, [r7, #12]
 800217a:	2300      	movs	r3, #0
 800217c:	7b3a      	ldrb	r2, [r7, #12]
 800217e:	f362 0307 	bfi	r3, r2, #0, #8
 8002182:	7b7a      	ldrb	r2, [r7, #13]
 8002184:	f362 230f 	bfi	r3, r2, #8, #8
}
 8002188:	4618      	mov	r0, r3
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	24000000 	.word	0x24000000

08002194 <send_error_counter_packet>:
 * @brief Creates and sends a packet containing all 27 error counters.
 *
 * There is an error counter for every single category and detail.
 * This type of packet is only sent during sync.
 */
void send_error_counter_packet() {
 8002194:	b580      	push	{r7, lr}
 8002196:	b08e      	sub	sp, #56	; 0x38
 8002198:	af00      	add	r7, sp, #0
	uint8_t buffer[ERROR_COUNTER_PACKET_SIZE];

	buffer[0] = ERROR_COUNTER_PACKET_SYNC;
 800219a:	23cc      	movs	r3, #204	; 0xcc
 800219c:	703b      	strb	r3, [r7, #0]
	buffer[1] = ERROR_COUNTER_PACKET_SYNC;
 800219e:	23cc      	movs	r3, #204	; 0xcc
 80021a0:	707b      	strb	r3, [r7, #1]
	buffer[2] = ((local_cpy[0] & 0xFF00) >> 8);
 80021a2:	4b98      	ldr	r3, [pc, #608]	; (8002404 <send_error_counter_packet+0x270>)
 80021a4:	881b      	ldrh	r3, [r3, #0]
 80021a6:	0a1b      	lsrs	r3, r3, #8
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	70bb      	strb	r3, [r7, #2]
	buffer[3] = (local_cpy[0] & 0xFF);
 80021ae:	4b95      	ldr	r3, [pc, #596]	; (8002404 <send_error_counter_packet+0x270>)
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	70fb      	strb	r3, [r7, #3]
	buffer[4] = ((local_cpy[1] & 0xFF00) >> 8);
 80021b6:	4b93      	ldr	r3, [pc, #588]	; (8002404 <send_error_counter_packet+0x270>)
 80021b8:	885b      	ldrh	r3, [r3, #2]
 80021ba:	0a1b      	lsrs	r3, r3, #8
 80021bc:	b29b      	uxth	r3, r3
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	713b      	strb	r3, [r7, #4]
	buffer[5] = (local_cpy[1] & 0xFF);
 80021c2:	4b90      	ldr	r3, [pc, #576]	; (8002404 <send_error_counter_packet+0x270>)
 80021c4:	885b      	ldrh	r3, [r3, #2]
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	717b      	strb	r3, [r7, #5]
	buffer[6] = ((local_cpy[2] & 0xFF00) >> 8);
 80021ca:	4b8e      	ldr	r3, [pc, #568]	; (8002404 <send_error_counter_packet+0x270>)
 80021cc:	889b      	ldrh	r3, [r3, #4]
 80021ce:	0a1b      	lsrs	r3, r3, #8
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	71bb      	strb	r3, [r7, #6]
	buffer[7] = (local_cpy[2] & 0xFF);
 80021d6:	4b8b      	ldr	r3, [pc, #556]	; (8002404 <send_error_counter_packet+0x270>)
 80021d8:	889b      	ldrh	r3, [r3, #4]
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	71fb      	strb	r3, [r7, #7]
	buffer[8] = ((local_cpy[3] & 0xFF00) >> 8);
 80021de:	4b89      	ldr	r3, [pc, #548]	; (8002404 <send_error_counter_packet+0x270>)
 80021e0:	88db      	ldrh	r3, [r3, #6]
 80021e2:	0a1b      	lsrs	r3, r3, #8
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	723b      	strb	r3, [r7, #8]
	buffer[9] = (local_cpy[3] & 0xFF);
 80021ea:	4b86      	ldr	r3, [pc, #536]	; (8002404 <send_error_counter_packet+0x270>)
 80021ec:	88db      	ldrh	r3, [r3, #6]
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	727b      	strb	r3, [r7, #9]
	buffer[10] = ((local_cpy[4] & 0xFF00) >> 8);
 80021f2:	4b84      	ldr	r3, [pc, #528]	; (8002404 <send_error_counter_packet+0x270>)
 80021f4:	891b      	ldrh	r3, [r3, #8]
 80021f6:	0a1b      	lsrs	r3, r3, #8
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	72bb      	strb	r3, [r7, #10]
	buffer[11] = (local_cpy[4] & 0xFF);
 80021fe:	4b81      	ldr	r3, [pc, #516]	; (8002404 <send_error_counter_packet+0x270>)
 8002200:	891b      	ldrh	r3, [r3, #8]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	72fb      	strb	r3, [r7, #11]
	buffer[12] = ((local_cpy[5] & 0xFF00) >> 8);
 8002206:	4b7f      	ldr	r3, [pc, #508]	; (8002404 <send_error_counter_packet+0x270>)
 8002208:	895b      	ldrh	r3, [r3, #10]
 800220a:	0a1b      	lsrs	r3, r3, #8
 800220c:	b29b      	uxth	r3, r3
 800220e:	b2db      	uxtb	r3, r3
 8002210:	733b      	strb	r3, [r7, #12]
	buffer[13] = (local_cpy[5] & 0xFF);
 8002212:	4b7c      	ldr	r3, [pc, #496]	; (8002404 <send_error_counter_packet+0x270>)
 8002214:	895b      	ldrh	r3, [r3, #10]
 8002216:	b2db      	uxtb	r3, r3
 8002218:	737b      	strb	r3, [r7, #13]
	buffer[14] = ((local_cpy[6] & 0xFF00) >> 8);
 800221a:	4b7a      	ldr	r3, [pc, #488]	; (8002404 <send_error_counter_packet+0x270>)
 800221c:	899b      	ldrh	r3, [r3, #12]
 800221e:	0a1b      	lsrs	r3, r3, #8
 8002220:	b29b      	uxth	r3, r3
 8002222:	b2db      	uxtb	r3, r3
 8002224:	73bb      	strb	r3, [r7, #14]
	buffer[15] = (local_cpy[6] & 0xFF);
 8002226:	4b77      	ldr	r3, [pc, #476]	; (8002404 <send_error_counter_packet+0x270>)
 8002228:	899b      	ldrh	r3, [r3, #12]
 800222a:	b2db      	uxtb	r3, r3
 800222c:	73fb      	strb	r3, [r7, #15]
	buffer[16] = ((local_cpy[7] & 0xFF00) >> 8);
 800222e:	4b75      	ldr	r3, [pc, #468]	; (8002404 <send_error_counter_packet+0x270>)
 8002230:	89db      	ldrh	r3, [r3, #14]
 8002232:	0a1b      	lsrs	r3, r3, #8
 8002234:	b29b      	uxth	r3, r3
 8002236:	b2db      	uxtb	r3, r3
 8002238:	743b      	strb	r3, [r7, #16]
	buffer[17] = (local_cpy[7] & 0xFF);
 800223a:	4b72      	ldr	r3, [pc, #456]	; (8002404 <send_error_counter_packet+0x270>)
 800223c:	89db      	ldrh	r3, [r3, #14]
 800223e:	b2db      	uxtb	r3, r3
 8002240:	747b      	strb	r3, [r7, #17]
	buffer[18] = ((local_cpy[8] & 0xFF00) >> 8);
 8002242:	4b70      	ldr	r3, [pc, #448]	; (8002404 <send_error_counter_packet+0x270>)
 8002244:	8a1b      	ldrh	r3, [r3, #16]
 8002246:	0a1b      	lsrs	r3, r3, #8
 8002248:	b29b      	uxth	r3, r3
 800224a:	b2db      	uxtb	r3, r3
 800224c:	74bb      	strb	r3, [r7, #18]
	buffer[19] = (local_cpy[8] & 0xFF);
 800224e:	4b6d      	ldr	r3, [pc, #436]	; (8002404 <send_error_counter_packet+0x270>)
 8002250:	8a1b      	ldrh	r3, [r3, #16]
 8002252:	b2db      	uxtb	r3, r3
 8002254:	74fb      	strb	r3, [r7, #19]
	buffer[20] = ((local_cpy[9] & 0xFF00) >> 8);
 8002256:	4b6b      	ldr	r3, [pc, #428]	; (8002404 <send_error_counter_packet+0x270>)
 8002258:	8a5b      	ldrh	r3, [r3, #18]
 800225a:	0a1b      	lsrs	r3, r3, #8
 800225c:	b29b      	uxth	r3, r3
 800225e:	b2db      	uxtb	r3, r3
 8002260:	753b      	strb	r3, [r7, #20]
	buffer[21] = (local_cpy[9] & 0xFF);
 8002262:	4b68      	ldr	r3, [pc, #416]	; (8002404 <send_error_counter_packet+0x270>)
 8002264:	8a5b      	ldrh	r3, [r3, #18]
 8002266:	b2db      	uxtb	r3, r3
 8002268:	757b      	strb	r3, [r7, #21]
	buffer[22] = ((local_cpy[10] & 0xFF00) >> 8);
 800226a:	4b66      	ldr	r3, [pc, #408]	; (8002404 <send_error_counter_packet+0x270>)
 800226c:	8a9b      	ldrh	r3, [r3, #20]
 800226e:	0a1b      	lsrs	r3, r3, #8
 8002270:	b29b      	uxth	r3, r3
 8002272:	b2db      	uxtb	r3, r3
 8002274:	75bb      	strb	r3, [r7, #22]
	buffer[23] = (local_cpy[10] & 0xFF);
 8002276:	4b63      	ldr	r3, [pc, #396]	; (8002404 <send_error_counter_packet+0x270>)
 8002278:	8a9b      	ldrh	r3, [r3, #20]
 800227a:	b2db      	uxtb	r3, r3
 800227c:	75fb      	strb	r3, [r7, #23]
	buffer[24] = ((local_cpy[11] & 0xFF00) >> 8);
 800227e:	4b61      	ldr	r3, [pc, #388]	; (8002404 <send_error_counter_packet+0x270>)
 8002280:	8adb      	ldrh	r3, [r3, #22]
 8002282:	0a1b      	lsrs	r3, r3, #8
 8002284:	b29b      	uxth	r3, r3
 8002286:	b2db      	uxtb	r3, r3
 8002288:	763b      	strb	r3, [r7, #24]
	buffer[25] = (local_cpy[11] & 0xFF);
 800228a:	4b5e      	ldr	r3, [pc, #376]	; (8002404 <send_error_counter_packet+0x270>)
 800228c:	8adb      	ldrh	r3, [r3, #22]
 800228e:	b2db      	uxtb	r3, r3
 8002290:	767b      	strb	r3, [r7, #25]
	buffer[26] = ((local_cpy[12] & 0xFF00) >> 8);
 8002292:	4b5c      	ldr	r3, [pc, #368]	; (8002404 <send_error_counter_packet+0x270>)
 8002294:	8b1b      	ldrh	r3, [r3, #24]
 8002296:	0a1b      	lsrs	r3, r3, #8
 8002298:	b29b      	uxth	r3, r3
 800229a:	b2db      	uxtb	r3, r3
 800229c:	76bb      	strb	r3, [r7, #26]
	buffer[27] = (local_cpy[12] & 0xFF);
 800229e:	4b59      	ldr	r3, [pc, #356]	; (8002404 <send_error_counter_packet+0x270>)
 80022a0:	8b1b      	ldrh	r3, [r3, #24]
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	76fb      	strb	r3, [r7, #27]
	buffer[28] = ((local_cpy[13] & 0xFF00) >> 8);
 80022a6:	4b57      	ldr	r3, [pc, #348]	; (8002404 <send_error_counter_packet+0x270>)
 80022a8:	8b5b      	ldrh	r3, [r3, #26]
 80022aa:	0a1b      	lsrs	r3, r3, #8
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	773b      	strb	r3, [r7, #28]
	buffer[29] = (local_cpy[13] & 0xFF);
 80022b2:	4b54      	ldr	r3, [pc, #336]	; (8002404 <send_error_counter_packet+0x270>)
 80022b4:	8b5b      	ldrh	r3, [r3, #26]
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	777b      	strb	r3, [r7, #29]
	buffer[30] = ((local_cpy[14] & 0xFF00) >> 8);
 80022ba:	4b52      	ldr	r3, [pc, #328]	; (8002404 <send_error_counter_packet+0x270>)
 80022bc:	8b9b      	ldrh	r3, [r3, #28]
 80022be:	0a1b      	lsrs	r3, r3, #8
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	77bb      	strb	r3, [r7, #30]
	buffer[31] = (local_cpy[14] & 0xFF);
 80022c6:	4b4f      	ldr	r3, [pc, #316]	; (8002404 <send_error_counter_packet+0x270>)
 80022c8:	8b9b      	ldrh	r3, [r3, #28]
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	77fb      	strb	r3, [r7, #31]
	buffer[32] = ((local_cpy[15] & 0xFF00) >> 8);
 80022ce:	4b4d      	ldr	r3, [pc, #308]	; (8002404 <send_error_counter_packet+0x270>)
 80022d0:	8bdb      	ldrh	r3, [r3, #30]
 80022d2:	0a1b      	lsrs	r3, r3, #8
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	f887 3020 	strb.w	r3, [r7, #32]
	buffer[33] = (local_cpy[15] & 0xFF);
 80022dc:	4b49      	ldr	r3, [pc, #292]	; (8002404 <send_error_counter_packet+0x270>)
 80022de:	8bdb      	ldrh	r3, [r3, #30]
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	buffer[34] = ((local_cpy[16] & 0xFF00) >> 8);
 80022e6:	4b47      	ldr	r3, [pc, #284]	; (8002404 <send_error_counter_packet+0x270>)
 80022e8:	8c1b      	ldrh	r3, [r3, #32]
 80022ea:	0a1b      	lsrs	r3, r3, #8
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	b2db      	uxtb	r3, r3
 80022f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	buffer[35] = (local_cpy[16] & 0xFF);
 80022f4:	4b43      	ldr	r3, [pc, #268]	; (8002404 <send_error_counter_packet+0x270>)
 80022f6:	8c1b      	ldrh	r3, [r3, #32]
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	buffer[36] = ((local_cpy[17] & 0xFF00) >> 8);
 80022fe:	4b41      	ldr	r3, [pc, #260]	; (8002404 <send_error_counter_packet+0x270>)
 8002300:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8002302:	0a1b      	lsrs	r3, r3, #8
 8002304:	b29b      	uxth	r3, r3
 8002306:	b2db      	uxtb	r3, r3
 8002308:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	buffer[37] = (local_cpy[17] & 0xFF);
 800230c:	4b3d      	ldr	r3, [pc, #244]	; (8002404 <send_error_counter_packet+0x270>)
 800230e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8002310:	b2db      	uxtb	r3, r3
 8002312:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	buffer[38] = ((local_cpy[18] & 0xFF00) >> 8);
 8002316:	4b3b      	ldr	r3, [pc, #236]	; (8002404 <send_error_counter_packet+0x270>)
 8002318:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800231a:	0a1b      	lsrs	r3, r3, #8
 800231c:	b29b      	uxth	r3, r3
 800231e:	b2db      	uxtb	r3, r3
 8002320:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	buffer[39] = (local_cpy[18] & 0xFF);
 8002324:	4b37      	ldr	r3, [pc, #220]	; (8002404 <send_error_counter_packet+0x270>)
 8002326:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002328:	b2db      	uxtb	r3, r3
 800232a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	buffer[40] = ((local_cpy[19] & 0xFF00) >> 8);
 800232e:	4b35      	ldr	r3, [pc, #212]	; (8002404 <send_error_counter_packet+0x270>)
 8002330:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002332:	0a1b      	lsrs	r3, r3, #8
 8002334:	b29b      	uxth	r3, r3
 8002336:	b2db      	uxtb	r3, r3
 8002338:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	buffer[41] = (local_cpy[19] & 0xFF);
 800233c:	4b31      	ldr	r3, [pc, #196]	; (8002404 <send_error_counter_packet+0x270>)
 800233e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002340:	b2db      	uxtb	r3, r3
 8002342:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	buffer[42] = ((local_cpy[20] & 0xFF00) >> 8);
 8002346:	4b2f      	ldr	r3, [pc, #188]	; (8002404 <send_error_counter_packet+0x270>)
 8002348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800234a:	0a1b      	lsrs	r3, r3, #8
 800234c:	b29b      	uxth	r3, r3
 800234e:	b2db      	uxtb	r3, r3
 8002350:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	buffer[43] = (local_cpy[20] & 0xFF);
 8002354:	4b2b      	ldr	r3, [pc, #172]	; (8002404 <send_error_counter_packet+0x270>)
 8002356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002358:	b2db      	uxtb	r3, r3
 800235a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	buffer[44] = ((local_cpy[21] & 0xFF00) >> 8);
 800235e:	4b29      	ldr	r3, [pc, #164]	; (8002404 <send_error_counter_packet+0x270>)
 8002360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002362:	0a1b      	lsrs	r3, r3, #8
 8002364:	b29b      	uxth	r3, r3
 8002366:	b2db      	uxtb	r3, r3
 8002368:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	buffer[45] = (local_cpy[21] & 0xFF);
 800236c:	4b25      	ldr	r3, [pc, #148]	; (8002404 <send_error_counter_packet+0x270>)
 800236e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002370:	b2db      	uxtb	r3, r3
 8002372:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	buffer[46] = ((local_cpy[22] & 0xFF00) >> 8);
 8002376:	4b23      	ldr	r3, [pc, #140]	; (8002404 <send_error_counter_packet+0x270>)
 8002378:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800237a:	0a1b      	lsrs	r3, r3, #8
 800237c:	b29b      	uxth	r3, r3
 800237e:	b2db      	uxtb	r3, r3
 8002380:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	buffer[47] = (local_cpy[22] & 0xFF);
 8002384:	4b1f      	ldr	r3, [pc, #124]	; (8002404 <send_error_counter_packet+0x270>)
 8002386:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002388:	b2db      	uxtb	r3, r3
 800238a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	buffer[48] = ((local_cpy[23] & 0xFF00) >> 8);
 800238e:	4b1d      	ldr	r3, [pc, #116]	; (8002404 <send_error_counter_packet+0x270>)
 8002390:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002392:	0a1b      	lsrs	r3, r3, #8
 8002394:	b29b      	uxth	r3, r3
 8002396:	b2db      	uxtb	r3, r3
 8002398:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	buffer[49] = (local_cpy[23] & 0xFF);
 800239c:	4b19      	ldr	r3, [pc, #100]	; (8002404 <send_error_counter_packet+0x270>)
 800239e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	buffer[50] = ((local_cpy[24] & 0xFF00) >> 8);
 80023a6:	4b17      	ldr	r3, [pc, #92]	; (8002404 <send_error_counter_packet+0x270>)
 80023a8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80023aa:	0a1b      	lsrs	r3, r3, #8
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	buffer[51] = (local_cpy[24] & 0xFF);
 80023b4:	4b13      	ldr	r3, [pc, #76]	; (8002404 <send_error_counter_packet+0x270>)
 80023b6:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	buffer[52] = ((local_cpy[25] & 0xFF00) >> 8);
 80023be:	4b11      	ldr	r3, [pc, #68]	; (8002404 <send_error_counter_packet+0x270>)
 80023c0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80023c2:	0a1b      	lsrs	r3, r3, #8
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	buffer[53] = (local_cpy[25] & 0xFF);
 80023cc:	4b0d      	ldr	r3, [pc, #52]	; (8002404 <send_error_counter_packet+0x270>)
 80023ce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	buffer[54] = ((local_cpy[26] & 0xFF00) >> 8);
 80023d6:	4b0b      	ldr	r3, [pc, #44]	; (8002404 <send_error_counter_packet+0x270>)
 80023d8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80023da:	0a1b      	lsrs	r3, r3, #8
 80023dc:	b29b      	uxth	r3, r3
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	buffer[55] = (local_cpy[26] & 0xFF);
 80023e4:	4b07      	ldr	r3, [pc, #28]	; (8002404 <send_error_counter_packet+0x270>)
 80023e6:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	HAL_UART_Transmit(&huart1, buffer, ERROR_COUNTER_PACKET_SIZE, 100);
 80023ee:	4639      	mov	r1, r7
 80023f0:	2364      	movs	r3, #100	; 0x64
 80023f2:	2238      	movs	r2, #56	; 0x38
 80023f4:	4804      	ldr	r0, [pc, #16]	; (8002408 <send_error_counter_packet+0x274>)
 80023f6:	f011 ffe3 	bl	80143c0 <HAL_UART_Transmit>
}
 80023fa:	bf00      	nop
 80023fc:	3738      	adds	r7, #56	; 0x38
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	240003a4 	.word	0x240003a4
 8002408:	24001e3c 	.word	0x24001e3c

0800240c <send_previous_error_packet>:
/**
 * @brief Creates and sends a packet containing the error codes for the previous error.
 *
 * This type of packet is only sent on request.
 */
void send_previous_error_packet() {
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
	ERROR_STRUCT prev_error;
	uint8_t buffer[PREV_ERROR_PACKET_SIZE];

	prev_error = get_previous_error();
 8002412:	f7ff fe8f 	bl	8002134 <get_previous_error>
 8002416:	4603      	mov	r3, r0
 8002418:	80bb      	strh	r3, [r7, #4]

	buffer[0] = PREV_ERROR_PACKET_SYNC;
 800241a:	23aa      	movs	r3, #170	; 0xaa
 800241c:	703b      	strb	r3, [r7, #0]
	buffer[1] = PREV_ERROR_PACKET_SYNC;
 800241e:	23aa      	movs	r3, #170	; 0xaa
 8002420:	707b      	strb	r3, [r7, #1]
	buffer[2] = prev_error.category;
 8002422:	793b      	ldrb	r3, [r7, #4]
 8002424:	70bb      	strb	r3, [r7, #2]
	buffer[3] = prev_error.detail;
 8002426:	797b      	ldrb	r3, [r7, #5]
 8002428:	70fb      	strb	r3, [r7, #3]

	HAL_UART_Transmit(&huart1, buffer, PREV_ERROR_PACKET_SIZE, 100);
 800242a:	4639      	mov	r1, r7
 800242c:	2364      	movs	r3, #100	; 0x64
 800242e:	2204      	movs	r2, #4
 8002430:	4803      	ldr	r0, [pc, #12]	; (8002440 <send_previous_error_packet+0x34>)
 8002432:	f011 ffc5 	bl	80143c0 <HAL_UART_Transmit>
}
 8002436:	bf00      	nop
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	24001e3c 	.word	0x24001e3c

08002444 <send_current_error_packet>:
/**
 * @brief Creates and sends a packet containing the error codes for the current error.
 *
 * This type of packet is only sent when handle_error() is called.
 */
void send_current_error_packet(ERROR_STRUCT error) {
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	80b8      	strh	r0, [r7, #4]
	uint8_t buffer[CURRENT_ERROR_PACKET_SIZE];

	buffer[0] = CURRENT_ERROR_PACKET_SYNC;
 800244c:	23bb      	movs	r3, #187	; 0xbb
 800244e:	733b      	strb	r3, [r7, #12]
	buffer[1] = CURRENT_ERROR_PACKET_SYNC;
 8002450:	23bb      	movs	r3, #187	; 0xbb
 8002452:	737b      	strb	r3, [r7, #13]
	buffer[2] = error.category;
 8002454:	793b      	ldrb	r3, [r7, #4]
 8002456:	73bb      	strb	r3, [r7, #14]
	buffer[3] = error.detail;
 8002458:	797b      	ldrb	r3, [r7, #5]
 800245a:	73fb      	strb	r3, [r7, #15]

	HAL_UART_Transmit(&huart1, buffer, PREV_ERROR_PACKET_SIZE, 100);
 800245c:	f107 010c 	add.w	r1, r7, #12
 8002460:	2364      	movs	r3, #100	; 0x64
 8002462:	2204      	movs	r2, #4
 8002464:	4803      	ldr	r0, [pc, #12]	; (8002474 <send_current_error_packet+0x30>)
 8002466:	f011 ffab 	bl	80143c0 <HAL_UART_Transmit>
}
 800246a:	bf00      	nop
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	24001e3c 	.word	0x24001e3c

08002478 <send_junk_packet>:
/**
 * @brief Creates and sends a junk packet containing all 0xCE.
 *
 * Used to clear out the buffer on the OBC.
 */
void send_junk_packet() {	// TODO: Figure out if we still need this.
 8002478:	b580      	push	{r7, lr}
 800247a:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
 800247e:	af00      	add	r7, sp, #0
	uint8_t buffer[JUNK_PACKET_SIZE];

	for (int i = 0; i < JUNK_PACKET_SIZE; i++) {
 8002480:	2300      	movs	r3, #0
 8002482:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
 8002486:	e00d      	b.n	80024a4 <send_junk_packet+0x2c>
		buffer[i] = 0xCE;
 8002488:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 800248c:	f2a3 4204 	subw	r2, r3, #1028	; 0x404
 8002490:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8002494:	4413      	add	r3, r2
 8002496:	22ce      	movs	r2, #206	; 0xce
 8002498:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < JUNK_PACKET_SIZE; i++) {
 800249a:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 800249e:	3301      	adds	r3, #1
 80024a0:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
 80024a4:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 80024a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ac:	dbec      	blt.n	8002488 <send_junk_packet+0x10>
	}

	HAL_UART_Transmit(&huart1, buffer, JUNK_PACKET_SIZE, 100);
 80024ae:	1d39      	adds	r1, r7, #4
 80024b0:	2364      	movs	r3, #100	; 0x64
 80024b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024b6:	4804      	ldr	r0, [pc, #16]	; (80024c8 <send_junk_packet+0x50>)
 80024b8:	f011 ff82 	bl	80143c0 <HAL_UART_Transmit>
}
 80024bc:	bf00      	nop
 80024be:	f507 6781 	add.w	r7, r7, #1032	; 0x408
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	24001e3c 	.word	0x24001e3c

080024cc <vApplicationTickHook>:
void vApplicationTickHook(void);
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
	uptime_millis++;
 80024d0:	4b04      	ldr	r3, [pc, #16]	; (80024e4 <vApplicationTickHook+0x18>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	3301      	adds	r3, #1
 80024d6:	4a03      	ldr	r2, [pc, #12]	; (80024e4 <vApplicationTickHook+0x18>)
 80024d8:	6013      	str	r3, [r2, #0]
}
 80024da:	bf00      	nop
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	24001ae0 	.word	0x24001ae0

080024e8 <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
	...

08002500 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PMT_task */
  PMT_taskHandle = osThreadNew(PMT_init, NULL, &PMT_task_attributes);
 8002504:	4a24      	ldr	r2, [pc, #144]	; (8002598 <MX_FREERTOS_Init+0x98>)
 8002506:	2100      	movs	r1, #0
 8002508:	4824      	ldr	r0, [pc, #144]	; (800259c <MX_FREERTOS_Init+0x9c>)
 800250a:	f014 fdb1 	bl	8017070 <osThreadNew>
 800250e:	4603      	mov	r3, r0
 8002510:	4a23      	ldr	r2, [pc, #140]	; (80025a0 <MX_FREERTOS_Init+0xa0>)
 8002512:	6013      	str	r3, [r2, #0]

  /* creation of ERPA_task */
  ERPA_taskHandle = osThreadNew(ERPA_init, NULL, &ERPA_task_attributes);
 8002514:	4a23      	ldr	r2, [pc, #140]	; (80025a4 <MX_FREERTOS_Init+0xa4>)
 8002516:	2100      	movs	r1, #0
 8002518:	4823      	ldr	r0, [pc, #140]	; (80025a8 <MX_FREERTOS_Init+0xa8>)
 800251a:	f014 fda9 	bl	8017070 <osThreadNew>
 800251e:	4603      	mov	r3, r0
 8002520:	4a22      	ldr	r2, [pc, #136]	; (80025ac <MX_FREERTOS_Init+0xac>)
 8002522:	6013      	str	r3, [r2, #0]

  /* creation of HK_task */
  HK_taskHandle = osThreadNew(HK_init, NULL, &HK_task_attributes);
 8002524:	4a22      	ldr	r2, [pc, #136]	; (80025b0 <MX_FREERTOS_Init+0xb0>)
 8002526:	2100      	movs	r1, #0
 8002528:	4822      	ldr	r0, [pc, #136]	; (80025b4 <MX_FREERTOS_Init+0xb4>)
 800252a:	f014 fda1 	bl	8017070 <osThreadNew>
 800252e:	4603      	mov	r3, r0
 8002530:	4a21      	ldr	r2, [pc, #132]	; (80025b8 <MX_FREERTOS_Init+0xb8>)
 8002532:	6013      	str	r3, [r2, #0]

  /* creation of AUTOINIT_task */
  AUTOINIT_taskHandle = osThreadNew(AUTOINIT_init, NULL, &AUTOINIT_task_attributes);
 8002534:	4a21      	ldr	r2, [pc, #132]	; (80025bc <MX_FREERTOS_Init+0xbc>)
 8002536:	2100      	movs	r1, #0
 8002538:	4821      	ldr	r0, [pc, #132]	; (80025c0 <MX_FREERTOS_Init+0xc0>)
 800253a:	f014 fd99 	bl	8017070 <osThreadNew>
 800253e:	4603      	mov	r3, r0
 8002540:	4a20      	ldr	r2, [pc, #128]	; (80025c4 <MX_FREERTOS_Init+0xc4>)
 8002542:	6013      	str	r3, [r2, #0]

  /* creation of AUTODEINIT_task */
  AUTODEINIT_taskHandle = osThreadNew(AUTODEINIT_init, NULL, &AUTODEINIT_task_attributes);
 8002544:	4a20      	ldr	r2, [pc, #128]	; (80025c8 <MX_FREERTOS_Init+0xc8>)
 8002546:	2100      	movs	r1, #0
 8002548:	4820      	ldr	r0, [pc, #128]	; (80025cc <MX_FREERTOS_Init+0xcc>)
 800254a:	f014 fd91 	bl	8017070 <osThreadNew>
 800254e:	4603      	mov	r3, r0
 8002550:	4a1f      	ldr	r2, [pc, #124]	; (80025d0 <MX_FREERTOS_Init+0xd0>)
 8002552:	6013      	str	r3, [r2, #0]

  /* creation of Voltage_Monitor */
  Voltage_MonitorHandle = osThreadNew(Voltage_Monitor_init, NULL, &Voltage_Monitor_attributes);
 8002554:	4a1f      	ldr	r2, [pc, #124]	; (80025d4 <MX_FREERTOS_Init+0xd4>)
 8002556:	2100      	movs	r1, #0
 8002558:	481f      	ldr	r0, [pc, #124]	; (80025d8 <MX_FREERTOS_Init+0xd8>)
 800255a:	f014 fd89 	bl	8017070 <osThreadNew>
 800255e:	4603      	mov	r3, r0
 8002560:	4a1e      	ldr	r2, [pc, #120]	; (80025dc <MX_FREERTOS_Init+0xdc>)
 8002562:	6013      	str	r3, [r2, #0]

  /* creation of STOP_task */
  STOP_taskHandle = osThreadNew(STOP_init, NULL, &STOP_task_attributes);
 8002564:	4a1e      	ldr	r2, [pc, #120]	; (80025e0 <MX_FREERTOS_Init+0xe0>)
 8002566:	2100      	movs	r1, #0
 8002568:	481e      	ldr	r0, [pc, #120]	; (80025e4 <MX_FREERTOS_Init+0xe4>)
 800256a:	f014 fd81 	bl	8017070 <osThreadNew>
 800256e:	4603      	mov	r3, r0
 8002570:	4a1d      	ldr	r2, [pc, #116]	; (80025e8 <MX_FREERTOS_Init+0xe8>)
 8002572:	6013      	str	r3, [r2, #0]

  /* creation of Science_task */
  Science_taskHandle = osThreadNew(Science_init, NULL, &Science_task_attributes);
 8002574:	4a1d      	ldr	r2, [pc, #116]	; (80025ec <MX_FREERTOS_Init+0xec>)
 8002576:	2100      	movs	r1, #0
 8002578:	481d      	ldr	r0, [pc, #116]	; (80025f0 <MX_FREERTOS_Init+0xf0>)
 800257a:	f014 fd79 	bl	8017070 <osThreadNew>
 800257e:	4603      	mov	r3, r0
 8002580:	4a1c      	ldr	r2, [pc, #112]	; (80025f4 <MX_FREERTOS_Init+0xf4>)
 8002582:	6013      	str	r3, [r2, #0]

  /* creation of Idle_task */
  Idle_taskHandle = osThreadNew(Idle_init, NULL, &Idle_task_attributes);
 8002584:	4a1c      	ldr	r2, [pc, #112]	; (80025f8 <MX_FREERTOS_Init+0xf8>)
 8002586:	2100      	movs	r1, #0
 8002588:	481c      	ldr	r0, [pc, #112]	; (80025fc <MX_FREERTOS_Init+0xfc>)
 800258a:	f014 fd71 	bl	8017070 <osThreadNew>
 800258e:	4603      	mov	r3, r0
 8002590:	4a1b      	ldr	r2, [pc, #108]	; (8002600 <MX_FREERTOS_Init+0x100>)
 8002592:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002594:	bf00      	nop
 8002596:	bd80      	pop	{r7, pc}
 8002598:	0801b328 	.word	0x0801b328
 800259c:	08002605 	.word	0x08002605
 80025a0:	240003dc 	.word	0x240003dc
 80025a4:	0801b34c 	.word	0x0801b34c
 80025a8:	0800262d 	.word	0x0800262d
 80025ac:	2400063c 	.word	0x2400063c
 80025b0:	0801b370 	.word	0x0801b370
 80025b4:	08002655 	.word	0x08002655
 80025b8:	2400089c 	.word	0x2400089c
 80025bc:	0801b394 	.word	0x0801b394
 80025c0:	0800267d 	.word	0x0800267d
 80025c4:	24000afc 	.word	0x24000afc
 80025c8:	0801b3b8 	.word	0x0801b3b8
 80025cc:	080026f5 	.word	0x080026f5
 80025d0:	24000d5c 	.word	0x24000d5c
 80025d4:	0801b3dc 	.word	0x0801b3dc
 80025d8:	0800276d 	.word	0x0800276d
 80025dc:	24000fbc 	.word	0x24000fbc
 80025e0:	0801b400 	.word	0x0801b400
 80025e4:	0800279d 	.word	0x0800279d
 80025e8:	2400121c 	.word	0x2400121c
 80025ec:	0801b424 	.word	0x0801b424
 80025f0:	080027cd 	.word	0x080027cd
 80025f4:	2400147c 	.word	0x2400147c
 80025f8:	0801b448 	.word	0x0801b448
 80025fc:	080028cd 	.word	0x080028cd
 8002600:	240016dc 	.word	0x240016dc

08002604 <PMT_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_PMT_init */
void PMT_init(void *argument)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PMT_init */
  /* Infinite loop */
	for (;;) {
		osEventFlagsWait(packet_event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 800260c:	4b06      	ldr	r3, [pc, #24]	; (8002628 <PMT_init+0x24>)
 800260e:	6818      	ldr	r0, [r3, #0]
 8002610:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002614:	2200      	movs	r2, #0
 8002616:	2101      	movs	r1, #1
 8002618:	f014 feee 	bl	80173f8 <osEventFlagsWait>

		create_pmt_packet();
 800261c:	f001 fa5e 	bl	8003adc <create_pmt_packet>

		osThreadYield();
 8002620:	f014 fdb8 	bl	8017194 <osThreadYield>
		osEventFlagsWait(packet_event_flags, PMT_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002624:	e7f2      	b.n	800260c <PMT_init+0x8>
 8002626:	bf00      	nop
 8002628:	24001a90 	.word	0x24001a90

0800262c <ERPA_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ERPA_init */
void ERPA_init(void *argument)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ERPA_init */
  /* Infinite loop */
	for (;;) {
		osEventFlagsWait(packet_event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002634:	4b06      	ldr	r3, [pc, #24]	; (8002650 <ERPA_init+0x24>)
 8002636:	6818      	ldr	r0, [r3, #0]
 8002638:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800263c:	2200      	movs	r2, #0
 800263e:	2102      	movs	r1, #2
 8002640:	f014 feda 	bl	80173f8 <osEventFlagsWait>

		create_erpa_packet();
 8002644:	f001 fa90 	bl	8003b68 <create_erpa_packet>

		osThreadYield();
 8002648:	f014 fda4 	bl	8017194 <osThreadYield>
		osEventFlagsWait(packet_event_flags, ERPA_FLAG_ID, osFlagsWaitAny, osWaitForever);
 800264c:	e7f2      	b.n	8002634 <ERPA_init+0x8>
 800264e:	bf00      	nop
 8002650:	24001a90 	.word	0x24001a90

08002654 <HK_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_HK_init */
void HK_init(void *argument)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HK_init */
  /* Infinite loop */
	for (;;) {
		osEventFlagsWait(packet_event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 800265c:	4b06      	ldr	r3, [pc, #24]	; (8002678 <HK_init+0x24>)
 800265e:	6818      	ldr	r0, [r3, #0]
 8002660:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002664:	2200      	movs	r2, #0
 8002666:	2104      	movs	r1, #4
 8002668:	f014 fec6 	bl	80173f8 <osEventFlagsWait>

		create_hk_packet();
 800266c:	f001 fada 	bl	8003c24 <create_hk_packet>

		osThreadYield();
 8002670:	f014 fd90 	bl	8017194 <osThreadYield>
		osEventFlagsWait(packet_event_flags, HK_FLAG_ID, osFlagsWaitAny, osWaitForever);
 8002674:	e7f2      	b.n	800265c <HK_init+0x8>
 8002676:	bf00      	nop
 8002678:	24001a90 	.word	0x24001a90

0800267c <AUTOINIT_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_AUTOINIT_init */
void AUTOINIT_init(void *argument)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AUTOINIT_init */
  /* Infinite loop */
	for (;;) {

		osEventFlagsWait(utility_event_flags, AUTOINIT_FLAG, osFlagsWaitAny, osWaitForever);
 8002684:	4b19      	ldr	r3, [pc, #100]	; (80026ec <AUTOINIT_init+0x70>)
 8002686:	6818      	ldr	r0, [r3, #0]
 8002688:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800268c:	2200      	movs	r2, #0
 800268e:	2104      	movs	r1, #4
 8002690:	f014 feb2 	bl	80173f8 <osEventFlagsWait>

		// Enabling all voltages from SDN1 to 15V (inclusive)
		for (int i = 0; i < 7; i++) {
 8002694:	2300      	movs	r3, #0
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	e012      	b.n	80026c0 <AUTOINIT_init+0x44>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_SET);
 800269a:	4a15      	ldr	r2, [pc, #84]	; (80026f0 <AUTOINIT_init+0x74>)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80026a2:	4a13      	ldr	r2, [pc, #76]	; (80026f0 <AUTOINIT_init+0x74>)
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	00db      	lsls	r3, r3, #3
 80026a8:	4413      	add	r3, r2
 80026aa:	889b      	ldrh	r3, [r3, #4]
 80026ac:	2201      	movs	r2, #1
 80026ae:	4619      	mov	r1, r3
 80026b0:	f009 f842 	bl	800b738 <HAL_GPIO_WritePin>
			osDelay(100);
 80026b4:	2064      	movs	r0, #100	; 0x64
 80026b6:	f014 fdcf 	bl	8017258 <osDelay>
		for (int i = 0; i < 7; i++) {
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	3301      	adds	r3, #1
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2b06      	cmp	r3, #6
 80026c4:	dde9      	ble.n	800269a <AUTOINIT_init+0x1e>
		}

		// Telling rail monitor which rails are now enabled
		for (int i = RAIL_2v5; i <= RAIL_15v; i++){
 80026c6:	2308      	movs	r3, #8
 80026c8:	60bb      	str	r3, [r7, #8]
 80026ca:	e008      	b.n	80026de <AUTOINIT_init+0x62>
			set_rail_monitor_enable(i, 1);
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	2101      	movs	r1, #1
 80026d2:	4618      	mov	r0, r3
 80026d4:	f003 f9be 	bl	8005a54 <set_rail_monitor_enable>
		for (int i = RAIL_2v5; i <= RAIL_15v; i++){
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	3301      	adds	r3, #1
 80026dc:	60bb      	str	r3, [r7, #8]
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	2b0d      	cmp	r3, #13
 80026e2:	ddf3      	ble.n	80026cc <AUTOINIT_init+0x50>
		}
		osThreadYield();
 80026e4:	f014 fd56 	bl	8017194 <osThreadYield>
		osEventFlagsWait(utility_event_flags, AUTOINIT_FLAG, osFlagsWaitAny, osWaitForever);
 80026e8:	e7cc      	b.n	8002684 <AUTOINIT_init+0x8>
 80026ea:	bf00      	nop
 80026ec:	24001a94 	.word	0x24001a94
 80026f0:	0801b46c 	.word	0x0801b46c

080026f4 <AUTODEINIT_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_AUTODEINIT_init */
void AUTODEINIT_init(void *argument)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AUTODEINIT_init */
  /* Infinite loop */
	for (;;) {

		osEventFlagsWait(utility_event_flags, AUTODEINIT_FLAG, osFlagsWaitAny, osWaitForever);
 80026fc:	4b19      	ldr	r3, [pc, #100]	; (8002764 <AUTODEINIT_init+0x70>)
 80026fe:	6818      	ldr	r0, [r3, #0]
 8002700:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002704:	2200      	movs	r2, #0
 8002706:	2108      	movs	r1, #8
 8002708:	f014 fe76 	bl	80173f8 <osEventFlagsWait>

		// Telling rail monitor which rails are now disabled
		for (int i = RAIL_15v; i >= RAIL_2v5; i--){
 800270c:	230d      	movs	r3, #13
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	e008      	b.n	8002724 <AUTODEINIT_init+0x30>
			set_rail_monitor_enable(i, 0);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2100      	movs	r1, #0
 8002718:	4618      	mov	r0, r3
 800271a:	f003 f99b 	bl	8005a54 <set_rail_monitor_enable>
		for (int i = RAIL_15v; i >= RAIL_2v5; i--){
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	3b01      	subs	r3, #1
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2b07      	cmp	r3, #7
 8002728:	dcf3      	bgt.n	8002712 <AUTODEINIT_init+0x1e>
		}

		// Disabling all voltages from 15V to SDN1 (inclusive)
		for (int i = 6; i >= 0; i--) {
 800272a:	2306      	movs	r3, #6
 800272c:	60bb      	str	r3, [r7, #8]
 800272e:	e012      	b.n	8002756 <AUTODEINIT_init+0x62>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_RESET);
 8002730:	4a0d      	ldr	r2, [pc, #52]	; (8002768 <AUTODEINIT_init+0x74>)
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002738:	4a0b      	ldr	r2, [pc, #44]	; (8002768 <AUTODEINIT_init+0x74>)
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	00db      	lsls	r3, r3, #3
 800273e:	4413      	add	r3, r2
 8002740:	889b      	ldrh	r3, [r3, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	4619      	mov	r1, r3
 8002746:	f008 fff7 	bl	800b738 <HAL_GPIO_WritePin>
			osDelay(100);
 800274a:	2064      	movs	r0, #100	; 0x64
 800274c:	f014 fd84 	bl	8017258 <osDelay>
		for (int i = 6; i >= 0; i--) {
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	3b01      	subs	r3, #1
 8002754:	60bb      	str	r3, [r7, #8]
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	2b00      	cmp	r3, #0
 800275a:	dae9      	bge.n	8002730 <AUTODEINIT_init+0x3c>
		}


		osThreadYield();
 800275c:	f014 fd1a 	bl	8017194 <osThreadYield>
		osEventFlagsWait(utility_event_flags, AUTODEINIT_FLAG, osFlagsWaitAny, osWaitForever);
 8002760:	e7cc      	b.n	80026fc <AUTODEINIT_init+0x8>
 8002762:	bf00      	nop
 8002764:	24001a94 	.word	0x24001a94
 8002768:	0801b46c 	.word	0x0801b46c

0800276c <Voltage_Monitor_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Voltage_Monitor_init */
void Voltage_Monitor_init(void *argument)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Voltage_Monitor_init */
  /* Infinite loop */
  for(;;)
  {
	  osEventFlagsWait(utility_event_flags, VOLTAGE_MONITOR_FLAG_ID, osFlagsWaitAny,
 8002774:	4b07      	ldr	r3, [pc, #28]	; (8002794 <Voltage_Monitor_init+0x28>)
 8002776:	6818      	ldr	r0, [r3, #0]
 8002778:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800277c:	2200      	movs	r2, #0
 800277e:	2101      	movs	r1, #1
 8002780:	f014 fe3a 	bl	80173f8 <osEventFlagsWait>
	  		osWaitForever);
	  HAL_IWDG_Refresh(&hiwdg1);
 8002784:	4804      	ldr	r0, [pc, #16]	; (8002798 <Voltage_Monitor_init+0x2c>)
 8002786:	f00b fb55 	bl	800de34 <HAL_IWDG_Refresh>
	  set_rail_monitor();
 800278a:	f003 f983 	bl	8005a94 <set_rail_monitor>
	  monitor_rails();
 800278e:	f003 fa07 	bl	8005ba0 <monitor_rails>
	  osEventFlagsWait(utility_event_flags, VOLTAGE_MONITOR_FLAG_ID, osFlagsWaitAny,
 8002792:	e7ef      	b.n	8002774 <Voltage_Monitor_init+0x8>
 8002794:	24001a94 	.word	0x24001a94
 8002798:	24001a80 	.word	0x24001a80

0800279c <STOP_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_STOP_init */
void STOP_init(void *argument)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN STOP_init */
  /* Infinite loop */
  for(;;)
  {
	  osEventFlagsWait(utility_event_flags, STOP_FLAG, osFlagsWaitAny,osWaitForever);
 80027a4:	4b08      	ldr	r3, [pc, #32]	; (80027c8 <STOP_init+0x2c>)
 80027a6:	6818      	ldr	r0, [r3, #0]
 80027a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027ac:	2200      	movs	r2, #0
 80027ae:	2102      	movs	r1, #2
 80027b0:	f014 fe22 	bl	80173f8 <osEventFlagsWait>
	  osEventFlagsClear(utility_event_flags, STOP_FLAG);
 80027b4:	4b04      	ldr	r3, [pc, #16]	; (80027c8 <STOP_init+0x2c>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2102      	movs	r1, #2
 80027ba:	4618      	mov	r0, r3
 80027bc:	f014 fdea 	bl	8017394 <osEventFlagsClear>

	  enter_stop();
 80027c0:	f001 f960 	bl	8003a84 <enter_stop>
	  osEventFlagsWait(utility_event_flags, STOP_FLAG, osFlagsWaitAny,osWaitForever);
 80027c4:	e7ee      	b.n	80027a4 <STOP_init+0x8>
 80027c6:	bf00      	nop
 80027c8:	24001a94 	.word	0x24001a94

080027cc <Science_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Science_init */
void Science_init(void *argument)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b086      	sub	sp, #24
 80027d0:	af02      	add	r7, sp, #8
 80027d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Science_init */

	/* Infinite loop */
  for(;;)
  {
		osEventFlagsWait(mode_event_flags, SCIENCE_FLAG, osFlagsWaitAny, osWaitForever);
 80027d4:	4b32      	ldr	r3, [pc, #200]	; (80028a0 <Science_init+0xd4>)
 80027d6:	6818      	ldr	r0, [r3, #0]
 80027d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027dc:	2200      	movs	r2, #0
 80027de:	2101      	movs	r1, #1
 80027e0:	f014 fe0a 	bl	80173f8 <osEventFlagsWait>
		osThreadSuspend(Voltage_MonitorHandle);
 80027e4:	4b2f      	ldr	r3, [pc, #188]	; (80028a4 <Science_init+0xd8>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f014 fcf3 	bl	80171d4 <osThreadSuspend>
		IDLING = 0;
 80027ee:	4b2e      	ldr	r3, [pc, #184]	; (80028a8 <Science_init+0xdc>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	701a      	strb	r2, [r3, #0]
		// Enabling all voltages
		for (int i = 0; i < 9; i++) {
 80027f4:	2300      	movs	r3, #0
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	e012      	b.n	8002820 <Science_init+0x54>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_SET);
 80027fa:	4a2c      	ldr	r2, [pc, #176]	; (80028ac <Science_init+0xe0>)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002802:	4a2a      	ldr	r2, [pc, #168]	; (80028ac <Science_init+0xe0>)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	00db      	lsls	r3, r3, #3
 8002808:	4413      	add	r3, r2
 800280a:	889b      	ldrh	r3, [r3, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	4619      	mov	r1, r3
 8002810:	f008 ff92 	bl	800b738 <HAL_GPIO_WritePin>
			osDelay(200);
 8002814:	20c8      	movs	r0, #200	; 0xc8
 8002816:	f014 fd1f 	bl	8017258 <osDelay>
		for (int i = 0; i < 9; i++) {
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	3301      	adds	r3, #1
 800281e:	60fb      	str	r3, [r7, #12]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2b08      	cmp	r3, #8
 8002824:	dde9      	ble.n	80027fa <Science_init+0x2e>
		}

		// Telling rail monitor which voltages are now enabled
		for (int i = RAIL_busvmon; i <= RAIL_n800v; i++) {
 8002826:	2306      	movs	r3, #6
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	e008      	b.n	800283e <Science_init+0x72>
			set_rail_monitor_enable(i, 1);
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	b2db      	uxtb	r3, r3
 8002830:	2101      	movs	r1, #1
 8002832:	4618      	mov	r0, r3
 8002834:	f003 f90e 	bl	8005a54 <set_rail_monitor_enable>
		for (int i = RAIL_busvmon; i <= RAIL_n800v; i++) {
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	3301      	adds	r3, #1
 800283c:	60bb      	str	r3, [r7, #8]
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	2b10      	cmp	r3, #16
 8002842:	ddf3      	ble.n	800282c <Science_init+0x60>
		}
		osThreadResume(Voltage_MonitorHandle);
 8002844:	4b17      	ldr	r3, [pc, #92]	; (80028a4 <Science_init+0xd8>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4618      	mov	r0, r3
 800284a:	f014 fce4 	bl	8017216 <osThreadResume>
  __ASM volatile ("cpsid i" : : : "memory");
 800284e:	b672      	cpsid	i
}
 8002850:	bf00      	nop

		__disable_irq();

		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, DAC_OUT, 32, DAC_ALIGN_12B_R);	// Enable auto sweep (doesn't start until ERPA timer is started)
 8002852:	2300      	movs	r3, #0
 8002854:	9300      	str	r3, [sp, #0]
 8002856:	2320      	movs	r3, #32
 8002858:	4a15      	ldr	r2, [pc, #84]	; (80028b0 <Science_init+0xe4>)
 800285a:	2100      	movs	r1, #0
 800285c:	4815      	ldr	r0, [pc, #84]	; (80028b4 <Science_init+0xe8>)
 800285e:	f005 f8e7 	bl	8007a30 <HAL_DAC_Start_DMA>
		HK_ENABLED = 1;
 8002862:	4b15      	ldr	r3, [pc, #84]	; (80028b8 <Science_init+0xec>)
 8002864:	2201      	movs	r2, #1
 8002866:	701a      	strb	r2, [r3, #0]
		ERPA_ENABLED = 1;
 8002868:	4b14      	ldr	r3, [pc, #80]	; (80028bc <Science_init+0xf0>)
 800286a:	2201      	movs	r2, #1
 800286c:	701a      	strb	r2, [r3, #0]
		uptime_millis = 0;
 800286e:	4b14      	ldr	r3, [pc, #80]	; (80028c0 <Science_init+0xf4>)
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
		reset_packet_sequence_numbers();
 8002874:	f001 fb14 	bl	8003ea0 <reset_packet_sequence_numbers>
		osEventFlagsSet(packet_event_flags, HK_FLAG_ID);
 8002878:	4b12      	ldr	r3, [pc, #72]	; (80028c4 <Science_init+0xf8>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2104      	movs	r1, #4
 800287e:	4618      	mov	r0, r3
 8002880:	f014 fd44 	bl	801730c <osEventFlagsSet>
		TIM2->CCR4 = 312;
 8002884:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002888:	f44f 729c 	mov.w	r2, #312	; 0x138
 800288c:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);			// PMT packet on
 800288e:	2100      	movs	r1, #0
 8002890:	480d      	ldr	r0, [pc, #52]	; (80028c8 <Science_init+0xfc>)
 8002892:	f010 fa0b 	bl	8012cac <HAL_TIM_OC_Start_IT>
  __ASM volatile ("cpsie i" : : : "memory");
 8002896:	b662      	cpsie	i
}
 8002898:	bf00      	nop

		__enable_irq();

		// Yield thread control
		osThreadYield();
 800289a:	f014 fc7b 	bl	8017194 <osThreadYield>
		osEventFlagsWait(mode_event_flags, SCIENCE_FLAG, osFlagsWaitAny, osWaitForever);
 800289e:	e799      	b.n	80027d4 <Science_init+0x8>
 80028a0:	24001a98 	.word	0x24001a98
 80028a4:	24000fbc 	.word	0x24000fbc
 80028a8:	240000c0 	.word	0x240000c0
 80028ac:	0801b46c 	.word	0x0801b46c
 80028b0:	2400003c 	.word	0x2400003c
 80028b4:	24000314 	.word	0x24000314
 80028b8:	24001adc 	.word	0x24001adc
 80028bc:	24001add 	.word	0x24001add
 80028c0:	24001ae0 	.word	0x24001ae0
 80028c4:	24001a90 	.word	0x24001a90
 80028c8:	24001da4 	.word	0x24001da4

080028cc <Idle_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Idle_init */
void Idle_init(void *argument)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Idle_init */

  /* Infinite loop */
  for(;;)
  {
		osEventFlagsWait(mode_event_flags, IDLE_FLAG, osFlagsWaitAny, osWaitForever);
 80028d4:	4b2a      	ldr	r3, [pc, #168]	; (8002980 <Idle_init+0xb4>)
 80028d6:	6818      	ldr	r0, [r3, #0]
 80028d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028dc:	2200      	movs	r2, #0
 80028de:	2102      	movs	r1, #2
 80028e0:	f014 fd8a 	bl	80173f8 <osEventFlagsWait>

		ERPA_ENABLED = 0;
 80028e4:	4b27      	ldr	r3, [pc, #156]	; (8002984 <Idle_init+0xb8>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	701a      	strb	r2, [r3, #0]
		TIM2->CCR4 = 0;
 80028ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80028ee:	2200      	movs	r2, #0
 80028f0:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_1);			// PMT packet off
 80028f2:	2100      	movs	r1, #0
 80028f4:	4824      	ldr	r0, [pc, #144]	; (8002988 <Idle_init+0xbc>)
 80028f6:	f010 fb33 	bl	8012f60 <HAL_TIM_OC_Stop_IT>
		HK_ENABLED = 0;
 80028fa:	4b24      	ldr	r3, [pc, #144]	; (800298c <Idle_init+0xc0>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	701a      	strb	r2, [r3, #0]
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);			// Disable auto sweep
 8002900:	2100      	movs	r1, #0
 8002902:	4823      	ldr	r0, [pc, #140]	; (8002990 <Idle_init+0xc4>)
 8002904:	f005 f954 	bl	8007bb0 <HAL_DAC_Stop_DMA>
		osThreadSuspend(Voltage_MonitorHandle);
 8002908:	4b22      	ldr	r3, [pc, #136]	; (8002994 <Idle_init+0xc8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4618      	mov	r0, r3
 800290e:	f014 fc61 	bl	80171d4 <osThreadSuspend>

		// Telling rail monitor which voltages are now disabled
		for (int i = RAIL_n800v; i >= RAIL_busvmon; i--) {
 8002912:	2310      	movs	r3, #16
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	e008      	b.n	800292a <Idle_init+0x5e>
			set_rail_monitor_enable(i, 0);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	b2db      	uxtb	r3, r3
 800291c:	2100      	movs	r1, #0
 800291e:	4618      	mov	r0, r3
 8002920:	f003 f898 	bl	8005a54 <set_rail_monitor_enable>
		for (int i = RAIL_n800v; i >= RAIL_busvmon; i--) {
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	3b01      	subs	r3, #1
 8002928:	60fb      	str	r3, [r7, #12]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2b05      	cmp	r3, #5
 800292e:	dcf3      	bgt.n	8002918 <Idle_init+0x4c>
		}

		// Disabling all voltages
		for (int i = 8; i >= 0; i--) {
 8002930:	2308      	movs	r3, #8
 8002932:	60bb      	str	r3, [r7, #8]
 8002934:	e012      	b.n	800295c <Idle_init+0x90>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_RESET);
 8002936:	4a18      	ldr	r2, [pc, #96]	; (8002998 <Idle_init+0xcc>)
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800293e:	4a16      	ldr	r2, [pc, #88]	; (8002998 <Idle_init+0xcc>)
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	00db      	lsls	r3, r3, #3
 8002944:	4413      	add	r3, r2
 8002946:	889b      	ldrh	r3, [r3, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	4619      	mov	r1, r3
 800294c:	f008 fef4 	bl	800b738 <HAL_GPIO_WritePin>
			osDelay(200);
 8002950:	20c8      	movs	r0, #200	; 0xc8
 8002952:	f014 fc81 	bl	8017258 <osDelay>
		for (int i = 8; i >= 0; i--) {
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	3b01      	subs	r3, #1
 800295a:	60bb      	str	r3, [r7, #8]
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	2b00      	cmp	r3, #0
 8002960:	dae9      	bge.n	8002936 <Idle_init+0x6a>
		}
		osDelay(3500);		// TODO: Reduce to 1000 for assembled instrument
 8002962:	f640 50ac 	movw	r0, #3500	; 0xdac
 8002966:	f014 fc77 	bl	8017258 <osDelay>
		IDLING = 1;
 800296a:	4b0c      	ldr	r3, [pc, #48]	; (800299c <Idle_init+0xd0>)
 800296c:	2201      	movs	r2, #1
 800296e:	701a      	strb	r2, [r3, #0]
		osThreadResume(Voltage_MonitorHandle);
 8002970:	4b08      	ldr	r3, [pc, #32]	; (8002994 <Idle_init+0xc8>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4618      	mov	r0, r3
 8002976:	f014 fc4e 	bl	8017216 <osThreadResume>

		// Yield thread control
		osThreadYield();
 800297a:	f014 fc0b 	bl	8017194 <osThreadYield>
		osEventFlagsWait(mode_event_flags, IDLE_FLAG, osFlagsWaitAny, osWaitForever);
 800297e:	e7a9      	b.n	80028d4 <Idle_init+0x8>
 8002980:	24001a98 	.word	0x24001a98
 8002984:	24001add 	.word	0x24001add
 8002988:	24001da4 	.word	0x24001da4
 800298c:	24001adc 	.word	0x24001adc
 8002990:	24000314 	.word	0x24000314
 8002994:	24000fbc 	.word	0x24000fbc
 8002998:	0801b46c 	.word	0x0801b46c
 800299c:	240000c0 	.word	0x240000c0

080029a0 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b08a      	sub	sp, #40	; 0x28
 80029a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a6:	f107 0314 	add.w	r3, r7, #20
 80029aa:	2200      	movs	r2, #0
 80029ac:	601a      	str	r2, [r3, #0]
 80029ae:	605a      	str	r2, [r3, #4]
 80029b0:	609a      	str	r2, [r3, #8]
 80029b2:	60da      	str	r2, [r3, #12]
 80029b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029b6:	4b34      	ldr	r3, [pc, #208]	; (8002a88 <MX_GPIO_Init+0xe8>)
 80029b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029bc:	4a32      	ldr	r2, [pc, #200]	; (8002a88 <MX_GPIO_Init+0xe8>)
 80029be:	f043 0304 	orr.w	r3, r3, #4
 80029c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80029c6:	4b30      	ldr	r3, [pc, #192]	; (8002a88 <MX_GPIO_Init+0xe8>)
 80029c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029cc:	f003 0304 	and.w	r3, r3, #4
 80029d0:	613b      	str	r3, [r7, #16]
 80029d2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80029d4:	4b2c      	ldr	r3, [pc, #176]	; (8002a88 <MX_GPIO_Init+0xe8>)
 80029d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029da:	4a2b      	ldr	r2, [pc, #172]	; (8002a88 <MX_GPIO_Init+0xe8>)
 80029dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80029e4:	4b28      	ldr	r3, [pc, #160]	; (8002a88 <MX_GPIO_Init+0xe8>)
 80029e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029ee:	60fb      	str	r3, [r7, #12]
 80029f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029f2:	4b25      	ldr	r3, [pc, #148]	; (8002a88 <MX_GPIO_Init+0xe8>)
 80029f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029f8:	4a23      	ldr	r2, [pc, #140]	; (8002a88 <MX_GPIO_Init+0xe8>)
 80029fa:	f043 0301 	orr.w	r3, r3, #1
 80029fe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a02:	4b21      	ldr	r3, [pc, #132]	; (8002a88 <MX_GPIO_Init+0xe8>)
 8002a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a08:	f003 0301 	and.w	r3, r3, #1
 8002a0c:	60bb      	str	r3, [r7, #8]
 8002a0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a10:	4b1d      	ldr	r3, [pc, #116]	; (8002a88 <MX_GPIO_Init+0xe8>)
 8002a12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a16:	4a1c      	ldr	r2, [pc, #112]	; (8002a88 <MX_GPIO_Init+0xe8>)
 8002a18:	f043 0302 	orr.w	r3, r3, #2
 8002a1c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a20:	4b19      	ldr	r3, [pc, #100]	; (8002a88 <MX_GPIO_Init+0xe8>)
 8002a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	607b      	str	r3, [r7, #4]
 8002a2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f44f 511f 	mov.w	r1, #10176	; 0x27c0
 8002a34:	4815      	ldr	r0, [pc, #84]	; (8002a8c <MX_GPIO_Init+0xec>)
 8002a36:	f008 fe7f 	bl	800b738 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2164      	movs	r1, #100	; 0x64
 8002a3e:	4814      	ldr	r0, [pc, #80]	; (8002a90 <MX_GPIO_Init+0xf0>)
 8002a40:	f008 fe7a 	bl	800b738 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8002a44:	f44f 531f 	mov.w	r3, #10176	; 0x27c0
 8002a48:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a52:	2300      	movs	r3, #0
 8002a54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a56:	f107 0314 	add.w	r3, r7, #20
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	480b      	ldr	r0, [pc, #44]	; (8002a8c <MX_GPIO_Init+0xec>)
 8002a5e:	f008 fca3 	bl	800b3a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8002a62:	2364      	movs	r3, #100	; 0x64
 8002a64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a66:	2301      	movs	r3, #1
 8002a68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a72:	f107 0314 	add.w	r3, r7, #20
 8002a76:	4619      	mov	r1, r3
 8002a78:	4805      	ldr	r0, [pc, #20]	; (8002a90 <MX_GPIO_Init+0xf0>)
 8002a7a:	f008 fc95 	bl	800b3a8 <HAL_GPIO_Init>

}
 8002a7e:	bf00      	nop
 8002a80:	3728      	adds	r7, #40	; 0x28
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	58024400 	.word	0x58024400
 8002a8c:	58020800 	.word	0x58020800
 8002a90:	58020400 	.word	0x58020400

08002a94 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_tx;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a98:	4b1c      	ldr	r3, [pc, #112]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002a9a:	4a1d      	ldr	r2, [pc, #116]	; (8002b10 <MX_I2C1_Init+0x7c>)
 8002a9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100517;
 8002a9e:	4b1b      	ldr	r3, [pc, #108]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002aa0:	4a1c      	ldr	r2, [pc, #112]	; (8002b14 <MX_I2C1_Init+0x80>)
 8002aa2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002aa4:	4b19      	ldr	r3, [pc, #100]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002aaa:	4b18      	ldr	r3, [pc, #96]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002aac:	2201      	movs	r2, #1
 8002aae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ab0:	4b16      	ldr	r3, [pc, #88]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002ab6:	4b15      	ldr	r3, [pc, #84]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002abc:	4b13      	ldr	r3, [pc, #76]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ac2:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ac8:	4b10      	ldr	r3, [pc, #64]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ace:	480f      	ldr	r0, [pc, #60]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002ad0:	f008 fe4c 	bl	800b76c <HAL_I2C_Init>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002ada:	f000 fff1 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ade:	2100      	movs	r1, #0
 8002ae0:	480a      	ldr	r0, [pc, #40]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002ae2:	f00b f8eb 	bl	800dcbc <HAL_I2CEx_ConfigAnalogFilter>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002aec:	f000 ffe8 	bl	8003ac0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002af0:	2100      	movs	r1, #0
 8002af2:	4806      	ldr	r0, [pc, #24]	; (8002b0c <MX_I2C1_Init+0x78>)
 8002af4:	f00b f92d 	bl	800dd52 <HAL_I2CEx_ConfigDigitalFilter>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002afe:	f000 ffdf 	bl	8003ac0 <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 8002b02:	2001      	movs	r0, #1
 8002b04:	f00b f972 	bl	800ddec <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b08:	bf00      	nop
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	2400193c 	.word	0x2400193c
 8002b10:	40005400 	.word	0x40005400
 8002b14:	00100517 	.word	0x00100517

08002b18 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b0ba      	sub	sp, #232	; 0xe8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b20:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002b24:	2200      	movs	r2, #0
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	605a      	str	r2, [r3, #4]
 8002b2a:	609a      	str	r2, [r3, #8]
 8002b2c:	60da      	str	r2, [r3, #12]
 8002b2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b30:	f107 0310 	add.w	r3, r7, #16
 8002b34:	22c0      	movs	r2, #192	; 0xc0
 8002b36:	2100      	movs	r1, #0
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f017 fdaf 	bl	801a69c <memset>
  if(i2cHandle->Instance==I2C1)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a5d      	ldr	r2, [pc, #372]	; (8002cb8 <HAL_I2C_MspInit+0x1a0>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	f040 80b3 	bne.w	8002cb0 <HAL_I2C_MspInit+0x198>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002b4a:	f04f 0208 	mov.w	r2, #8
 8002b4e:	f04f 0300 	mov.w	r3, #0
 8002b52:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8002b56:	2300      	movs	r3, #0
 8002b58:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b5c:	f107 0310 	add.w	r3, r7, #16
 8002b60:	4618      	mov	r0, r3
 8002b62:	f00c fa15 	bl	800ef90 <HAL_RCCEx_PeriphCLKConfig>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 8002b6c:	f000 ffa8 	bl	8003ac0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b70:	4b52      	ldr	r3, [pc, #328]	; (8002cbc <HAL_I2C_MspInit+0x1a4>)
 8002b72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b76:	4a51      	ldr	r2, [pc, #324]	; (8002cbc <HAL_I2C_MspInit+0x1a4>)
 8002b78:	f043 0302 	orr.w	r3, r3, #2
 8002b7c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002b80:	4b4e      	ldr	r3, [pc, #312]	; (8002cbc <HAL_I2C_MspInit+0x1a4>)
 8002b82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b8e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002b92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b96:	2312      	movs	r3, #18
 8002b98:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ba8:	2304      	movs	r3, #4
 8002baa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bae:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4842      	ldr	r0, [pc, #264]	; (8002cc0 <HAL_I2C_MspInit+0x1a8>)
 8002bb6:	f008 fbf7 	bl	800b3a8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002bba:	4b40      	ldr	r3, [pc, #256]	; (8002cbc <HAL_I2C_MspInit+0x1a4>)
 8002bbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002bc0:	4a3e      	ldr	r2, [pc, #248]	; (8002cbc <HAL_I2C_MspInit+0x1a4>)
 8002bc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bc6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002bca:	4b3c      	ldr	r3, [pc, #240]	; (8002cbc <HAL_I2C_MspInit+0x1a4>)
 8002bcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002bd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8002bd8:	4b3a      	ldr	r3, [pc, #232]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002bda:	4a3b      	ldr	r2, [pc, #236]	; (8002cc8 <HAL_I2C_MspInit+0x1b0>)
 8002bdc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8002bde:	4b39      	ldr	r3, [pc, #228]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002be0:	2222      	movs	r2, #34	; 0x22
 8002be2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002be4:	4b37      	ldr	r3, [pc, #220]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002be6:	2240      	movs	r2, #64	; 0x40
 8002be8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bea:	4b36      	ldr	r3, [pc, #216]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bf0:	4b34      	ldr	r3, [pc, #208]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002bf2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bf6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bf8:	4b32      	ldr	r3, [pc, #200]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bfe:	4b31      	ldr	r3, [pc, #196]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002c04:	4b2f      	ldr	r3, [pc, #188]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002c0a:	4b2e      	ldr	r3, [pc, #184]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002c0c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002c10:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c12:	4b2c      	ldr	r3, [pc, #176]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002c18:	482a      	ldr	r0, [pc, #168]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002c1a:	f005 fa95 	bl	8008148 <HAL_DMA_Init>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <HAL_I2C_MspInit+0x110>
    {
      Error_Handler();
 8002c24:	f000 ff4c 	bl	8003ac0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4a26      	ldr	r2, [pc, #152]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002c2c:	639a      	str	r2, [r3, #56]	; 0x38
 8002c2e:	4a25      	ldr	r2, [pc, #148]	; (8002cc4 <HAL_I2C_MspInit+0x1ac>)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream7;
 8002c34:	4b25      	ldr	r3, [pc, #148]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c36:	4a26      	ldr	r2, [pc, #152]	; (8002cd0 <HAL_I2C_MspInit+0x1b8>)
 8002c38:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8002c3a:	4b24      	ldr	r3, [pc, #144]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c3c:	2221      	movs	r2, #33	; 0x21
 8002c3e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c40:	4b22      	ldr	r3, [pc, #136]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c46:	4b21      	ldr	r3, [pc, #132]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c4c:	4b1f      	ldr	r3, [pc, #124]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c52:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c54:	4b1d      	ldr	r3, [pc, #116]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c5a:	4b1c      	ldr	r3, [pc, #112]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002c60:	4b1a      	ldr	r3, [pc, #104]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002c66:	4b19      	ldr	r3, [pc, #100]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c68:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002c6c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c6e:	4b17      	ldr	r3, [pc, #92]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002c74:	4815      	ldr	r0, [pc, #84]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c76:	f005 fa67 	bl	8008148 <HAL_DMA_Init>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <HAL_I2C_MspInit+0x16c>
    {
      Error_Handler();
 8002c80:	f000 ff1e 	bl	8003ac0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	4a11      	ldr	r2, [pc, #68]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c88:	63da      	str	r2, [r3, #60]	; 0x3c
 8002c8a:	4a10      	ldr	r2, [pc, #64]	; (8002ccc <HAL_I2C_MspInit+0x1b4>)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8002c90:	2200      	movs	r2, #0
 8002c92:	2105      	movs	r1, #5
 8002c94:	201f      	movs	r0, #31
 8002c96:	f004 fe29 	bl	80078ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002c9a:	201f      	movs	r0, #31
 8002c9c:	f004 fe40 	bl	8007920 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	2105      	movs	r1, #5
 8002ca4:	2020      	movs	r0, #32
 8002ca6:	f004 fe21 	bl	80078ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002caa:	2020      	movs	r0, #32
 8002cac:	f004 fe38 	bl	8007920 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002cb0:	bf00      	nop
 8002cb2:	37e8      	adds	r7, #232	; 0xe8
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40005400 	.word	0x40005400
 8002cbc:	58024400 	.word	0x58024400
 8002cc0:	58020400 	.word	0x58020400
 8002cc4:	24001990 	.word	0x24001990
 8002cc8:	400200a0 	.word	0x400200a0
 8002ccc:	24001a08 	.word	0x24001a08
 8002cd0:	400200b8 	.word	0x400200b8

08002cd4 <__NVIC_SystemReset>:
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002cd8:	f3bf 8f4f 	dsb	sy
}
 8002cdc:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002cde:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <__NVIC_SystemReset+0x24>)
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002ce6:	4904      	ldr	r1, [pc, #16]	; (8002cf8 <__NVIC_SystemReset+0x24>)
 8002ce8:	4b04      	ldr	r3, [pc, #16]	; (8002cfc <__NVIC_SystemReset+0x28>)
 8002cea:	4313      	orrs	r3, r2
 8002cec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002cee:	f3bf 8f4f 	dsb	sy
}
 8002cf2:	bf00      	nop
    __NOP();
 8002cf4:	bf00      	nop
 8002cf6:	e7fd      	b.n	8002cf4 <__NVIC_SystemReset+0x20>
 8002cf8:	e000ed00 	.word	0xe000ed00
 8002cfc:	05fa0004 	.word	0x05fa0004

08002d00 <HAL_TIM_OC_DelayElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a20      	ldr	r2, [pc, #128]	; (8002d8c <HAL_TIM_OC_DelayElapsedCallback+0x8c>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d106      	bne.n	8002d1e <HAL_TIM_OC_DelayElapsedCallback+0x1e>
		osEventFlagsSet(packet_event_flags, PMT_FLAG_ID);
 8002d10:	4b1f      	ldr	r3, [pc, #124]	; (8002d90 <HAL_TIM_OC_DelayElapsedCallback+0x90>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2101      	movs	r1, #1
 8002d16:	4618      	mov	r0, r3
 8002d18:	f014 faf8 	bl	801730c <osEventFlagsSet>
		HK_100_ms_counter++;

	} else {
		printf("Unknown Timer Interrupt\n");
	}
}
 8002d1c:	e032      	b.n	8002d84 <HAL_TIM_OC_DelayElapsedCallback+0x84>
	else if (htim == &htim2) {
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a1c      	ldr	r2, [pc, #112]	; (8002d94 <HAL_TIM_OC_DelayElapsedCallback+0x94>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d12b      	bne.n	8002d7e <HAL_TIM_OC_DelayElapsedCallback+0x7e>
		if (ERPA_ENABLED) {
 8002d26:	4b1c      	ldr	r3, [pc, #112]	; (8002d98 <HAL_TIM_OC_DelayElapsedCallback+0x98>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d005      	beq.n	8002d3c <HAL_TIM_OC_DelayElapsedCallback+0x3c>
			osEventFlagsSet(packet_event_flags, ERPA_FLAG_ID);
 8002d30:	4b17      	ldr	r3, [pc, #92]	; (8002d90 <HAL_TIM_OC_DelayElapsedCallback+0x90>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2102      	movs	r1, #2
 8002d36:	4618      	mov	r0, r3
 8002d38:	f014 fae8 	bl	801730c <osEventFlagsSet>
		if (HK_100_ms_counter == 32) {
 8002d3c:	4b17      	ldr	r3, [pc, #92]	; (8002d9c <HAL_TIM_OC_DelayElapsedCallback+0x9c>)
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b20      	cmp	r3, #32
 8002d44:	d113      	bne.n	8002d6e <HAL_TIM_OC_DelayElapsedCallback+0x6e>
			osEventFlagsSet(utility_event_flags, VOLTAGE_MONITOR_FLAG_ID);
 8002d46:	4b16      	ldr	r3, [pc, #88]	; (8002da0 <HAL_TIM_OC_DelayElapsedCallback+0xa0>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f014 fadd 	bl	801730c <osEventFlagsSet>
			if (HK_ENABLED){
 8002d52:	4b14      	ldr	r3, [pc, #80]	; (8002da4 <HAL_TIM_OC_DelayElapsedCallback+0xa4>)
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d005      	beq.n	8002d68 <HAL_TIM_OC_DelayElapsedCallback+0x68>
				osEventFlagsSet(packet_event_flags, HK_FLAG_ID);
 8002d5c:	4b0c      	ldr	r3, [pc, #48]	; (8002d90 <HAL_TIM_OC_DelayElapsedCallback+0x90>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2104      	movs	r1, #4
 8002d62:	4618      	mov	r0, r3
 8002d64:	f014 fad2 	bl	801730c <osEventFlagsSet>
			HK_100_ms_counter = 0;
 8002d68:	4b0c      	ldr	r3, [pc, #48]	; (8002d9c <HAL_TIM_OC_DelayElapsedCallback+0x9c>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	701a      	strb	r2, [r3, #0]
		HK_100_ms_counter++;
 8002d6e:	4b0b      	ldr	r3, [pc, #44]	; (8002d9c <HAL_TIM_OC_DelayElapsedCallback+0x9c>)
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	3301      	adds	r3, #1
 8002d76:	b2da      	uxtb	r2, r3
 8002d78:	4b08      	ldr	r3, [pc, #32]	; (8002d9c <HAL_TIM_OC_DelayElapsedCallback+0x9c>)
 8002d7a:	701a      	strb	r2, [r3, #0]
}
 8002d7c:	e002      	b.n	8002d84 <HAL_TIM_OC_DelayElapsedCallback+0x84>
		printf("Unknown Timer Interrupt\n");
 8002d7e:	480a      	ldr	r0, [pc, #40]	; (8002da8 <HAL_TIM_OC_DelayElapsedCallback+0xa8>)
 8002d80:	f017 fd02 	bl	801a788 <puts>
}
 8002d84:	bf00      	nop
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	24001da4 	.word	0x24001da4
 8002d90:	24001a90 	.word	0x24001a90
 8002d94:	24001df0 	.word	0x24001df0
 8002d98:	24001add 	.word	0x24001add
 8002d9c:	24001ae4 	.word	0x24001ae4
 8002da0:	24001a94 	.word	0x24001a94
 8002da4:	24001adc 	.word	0x24001adc
 8002da8:	0801b138 	.word	0x0801b138

08002dac <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b088      	sub	sp, #32
 8002db0:	af02      	add	r7, sp, #8
 8002db2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8002db4:	2201      	movs	r2, #1
 8002db6:	49f7      	ldr	r1, [pc, #988]	; (8003194 <HAL_UART_RxCpltCallback+0x3e8>)
 8002db8:	48f7      	ldr	r0, [pc, #988]	; (8003198 <HAL_UART_RxCpltCallback+0x3ec>)
 8002dba:	f011 fc57 	bl	801466c <HAL_UART_Receive_IT>
	unsigned char key = UART_RX_BUFFER[0];
 8002dbe:	4bf5      	ldr	r3, [pc, #980]	; (8003194 <HAL_UART_RxCpltCallback+0x3e8>)
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	73fb      	strb	r3, [r7, #15]

	switch (key) {
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
 8002dc6:	2bef      	cmp	r3, #239	; 0xef
 8002dc8:	f200 843e 	bhi.w	8003648 <HAL_UART_RxCpltCallback+0x89c>
 8002dcc:	a201      	add	r2, pc, #4	; (adr r2, 8002dd4 <HAL_UART_RxCpltCallback+0x28>)
 8002dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd2:	bf00      	nop
 8002dd4:	080031b1 	.word	0x080031b1
 8002dd8:	080031e1 	.word	0x080031e1
 8002ddc:	08003251 	.word	0x08003251
 8002de0:	0800328b 	.word	0x0800328b
 8002de4:	080032c3 	.word	0x080032c3
 8002de8:	080032fd 	.word	0x080032fd
 8002dec:	08003339 	.word	0x08003339
 8002df0:	08003375 	.word	0x08003375
 8002df4:	080033af 	.word	0x080033af
 8002df8:	080033e3 	.word	0x080033e3
 8002dfc:	08003417 	.word	0x08003417
 8002e00:	08003449 	.word	0x08003449
 8002e04:	08003473 	.word	0x08003473
 8002e08:	0800354f 	.word	0x0800354f
 8002e0c:	080035b7 	.word	0x080035b7
 8002e10:	080035df 	.word	0x080035df
 8002e14:	0800319d 	.word	0x0800319d
 8002e18:	080031c5 	.word	0x080031c5
 8002e1c:	08003233 	.word	0x08003233
 8002e20:	0800326f 	.word	0x0800326f
 8002e24:	080032a7 	.word	0x080032a7
 8002e28:	080032df 	.word	0x080032df
 8002e2c:	0800331b 	.word	0x0800331b
 8002e30:	08003357 	.word	0x08003357
 8002e34:	08003393 	.word	0x08003393
 8002e38:	080033cb 	.word	0x080033cb
 8002e3c:	080033f3 	.word	0x080033f3
 8002e40:	0800342d 	.word	0x0800342d
 8002e44:	08003459 	.word	0x08003459
 8002e48:	0800350d 	.word	0x0800350d
 8002e4c:	0800358f 	.word	0x0800358f
 8002e50:	08003649 	.word	0x08003649
 8002e54:	08003649 	.word	0x08003649
 8002e58:	08003649 	.word	0x08003649
 8002e5c:	08003649 	.word	0x08003649
 8002e60:	08003649 	.word	0x08003649
 8002e64:	08003649 	.word	0x08003649
 8002e68:	08003649 	.word	0x08003649
 8002e6c:	08003649 	.word	0x08003649
 8002e70:	08003649 	.word	0x08003649
 8002e74:	08003649 	.word	0x08003649
 8002e78:	08003649 	.word	0x08003649
 8002e7c:	08003649 	.word	0x08003649
 8002e80:	08003649 	.word	0x08003649
 8002e84:	08003649 	.word	0x08003649
 8002e88:	08003649 	.word	0x08003649
 8002e8c:	08003649 	.word	0x08003649
 8002e90:	08003649 	.word	0x08003649
 8002e94:	08003649 	.word	0x08003649
 8002e98:	08003649 	.word	0x08003649
 8002e9c:	08003649 	.word	0x08003649
 8002ea0:	08003649 	.word	0x08003649
 8002ea4:	08003649 	.word	0x08003649
 8002ea8:	08003649 	.word	0x08003649
 8002eac:	08003649 	.word	0x08003649
 8002eb0:	08003649 	.word	0x08003649
 8002eb4:	08003649 	.word	0x08003649
 8002eb8:	08003649 	.word	0x08003649
 8002ebc:	08003649 	.word	0x08003649
 8002ec0:	08003649 	.word	0x08003649
 8002ec4:	08003649 	.word	0x08003649
 8002ec8:	08003649 	.word	0x08003649
 8002ecc:	08003649 	.word	0x08003649
 8002ed0:	08003649 	.word	0x08003649
 8002ed4:	08003649 	.word	0x08003649
 8002ed8:	08003649 	.word	0x08003649
 8002edc:	08003649 	.word	0x08003649
 8002ee0:	08003649 	.word	0x08003649
 8002ee4:	08003649 	.word	0x08003649
 8002ee8:	08003649 	.word	0x08003649
 8002eec:	08003649 	.word	0x08003649
 8002ef0:	08003649 	.word	0x08003649
 8002ef4:	08003649 	.word	0x08003649
 8002ef8:	08003649 	.word	0x08003649
 8002efc:	08003649 	.word	0x08003649
 8002f00:	08003649 	.word	0x08003649
 8002f04:	08003649 	.word	0x08003649
 8002f08:	08003649 	.word	0x08003649
 8002f0c:	08003649 	.word	0x08003649
 8002f10:	08003649 	.word	0x08003649
 8002f14:	08003649 	.word	0x08003649
 8002f18:	08003649 	.word	0x08003649
 8002f1c:	08003649 	.word	0x08003649
 8002f20:	08003649 	.word	0x08003649
 8002f24:	08003649 	.word	0x08003649
 8002f28:	08003649 	.word	0x08003649
 8002f2c:	08003649 	.word	0x08003649
 8002f30:	08003649 	.word	0x08003649
 8002f34:	08003649 	.word	0x08003649
 8002f38:	08003649 	.word	0x08003649
 8002f3c:	08003649 	.word	0x08003649
 8002f40:	08003649 	.word	0x08003649
 8002f44:	08003649 	.word	0x08003649
 8002f48:	08003649 	.word	0x08003649
 8002f4c:	08003649 	.word	0x08003649
 8002f50:	08003649 	.word	0x08003649
 8002f54:	08003649 	.word	0x08003649
 8002f58:	08003649 	.word	0x08003649
 8002f5c:	08003649 	.word	0x08003649
 8002f60:	08003649 	.word	0x08003649
 8002f64:	08003649 	.word	0x08003649
 8002f68:	08003649 	.word	0x08003649
 8002f6c:	08003649 	.word	0x08003649
 8002f70:	08003649 	.word	0x08003649
 8002f74:	08003649 	.word	0x08003649
 8002f78:	08003649 	.word	0x08003649
 8002f7c:	08003649 	.word	0x08003649
 8002f80:	08003649 	.word	0x08003649
 8002f84:	08003649 	.word	0x08003649
 8002f88:	08003649 	.word	0x08003649
 8002f8c:	08003649 	.word	0x08003649
 8002f90:	08003649 	.word	0x08003649
 8002f94:	08003649 	.word	0x08003649
 8002f98:	08003649 	.word	0x08003649
 8002f9c:	08003649 	.word	0x08003649
 8002fa0:	08003649 	.word	0x08003649
 8002fa4:	08003649 	.word	0x08003649
 8002fa8:	08003649 	.word	0x08003649
 8002fac:	08003649 	.word	0x08003649
 8002fb0:	08003649 	.word	0x08003649
 8002fb4:	08003649 	.word	0x08003649
 8002fb8:	08003649 	.word	0x08003649
 8002fbc:	08003649 	.word	0x08003649
 8002fc0:	08003649 	.word	0x08003649
 8002fc4:	08003649 	.word	0x08003649
 8002fc8:	08003649 	.word	0x08003649
 8002fcc:	08003649 	.word	0x08003649
 8002fd0:	08003649 	.word	0x08003649
 8002fd4:	08003649 	.word	0x08003649
 8002fd8:	08003649 	.word	0x08003649
 8002fdc:	08003649 	.word	0x08003649
 8002fe0:	08003649 	.word	0x08003649
 8002fe4:	08003649 	.word	0x08003649
 8002fe8:	08003649 	.word	0x08003649
 8002fec:	08003649 	.word	0x08003649
 8002ff0:	08003649 	.word	0x08003649
 8002ff4:	08003649 	.word	0x08003649
 8002ff8:	08003649 	.word	0x08003649
 8002ffc:	08003649 	.word	0x08003649
 8003000:	08003649 	.word	0x08003649
 8003004:	08003649 	.word	0x08003649
 8003008:	08003649 	.word	0x08003649
 800300c:	08003649 	.word	0x08003649
 8003010:	08003649 	.word	0x08003649
 8003014:	08003649 	.word	0x08003649
 8003018:	08003649 	.word	0x08003649
 800301c:	08003649 	.word	0x08003649
 8003020:	08003649 	.word	0x08003649
 8003024:	08003649 	.word	0x08003649
 8003028:	08003649 	.word	0x08003649
 800302c:	08003649 	.word	0x08003649
 8003030:	08003649 	.word	0x08003649
 8003034:	08003649 	.word	0x08003649
 8003038:	08003649 	.word	0x08003649
 800303c:	08003649 	.word	0x08003649
 8003040:	08003649 	.word	0x08003649
 8003044:	08003649 	.word	0x08003649
 8003048:	08003649 	.word	0x08003649
 800304c:	08003649 	.word	0x08003649
 8003050:	08003649 	.word	0x08003649
 8003054:	08003649 	.word	0x08003649
 8003058:	08003649 	.word	0x08003649
 800305c:	08003649 	.word	0x08003649
 8003060:	08003649 	.word	0x08003649
 8003064:	08003649 	.word	0x08003649
 8003068:	08003649 	.word	0x08003649
 800306c:	08003649 	.word	0x08003649
 8003070:	08003649 	.word	0x08003649
 8003074:	08003649 	.word	0x08003649
 8003078:	08003649 	.word	0x08003649
 800307c:	08003649 	.word	0x08003649
 8003080:	08003649 	.word	0x08003649
 8003084:	08003649 	.word	0x08003649
 8003088:	08003649 	.word	0x08003649
 800308c:	08003649 	.word	0x08003649
 8003090:	0800361b 	.word	0x0800361b
 8003094:	08003649 	.word	0x08003649
 8003098:	08003649 	.word	0x08003649
 800309c:	08003649 	.word	0x08003649
 80030a0:	08003649 	.word	0x08003649
 80030a4:	08003649 	.word	0x08003649
 80030a8:	08003649 	.word	0x08003649
 80030ac:	08003649 	.word	0x08003649
 80030b0:	08003649 	.word	0x08003649
 80030b4:	08003649 	.word	0x08003649
 80030b8:	08003649 	.word	0x08003649
 80030bc:	08003649 	.word	0x08003649
 80030c0:	08003649 	.word	0x08003649
 80030c4:	08003649 	.word	0x08003649
 80030c8:	08003649 	.word	0x08003649
 80030cc:	08003649 	.word	0x08003649
 80030d0:	08003621 	.word	0x08003621
 80030d4:	08003649 	.word	0x08003649
 80030d8:	08003649 	.word	0x08003649
 80030dc:	08003649 	.word	0x08003649
 80030e0:	08003649 	.word	0x08003649
 80030e4:	08003649 	.word	0x08003649
 80030e8:	08003649 	.word	0x08003649
 80030ec:	08003649 	.word	0x08003649
 80030f0:	08003649 	.word	0x08003649
 80030f4:	08003649 	.word	0x08003649
 80030f8:	08003649 	.word	0x08003649
 80030fc:	08003649 	.word	0x08003649
 8003100:	08003649 	.word	0x08003649
 8003104:	08003649 	.word	0x08003649
 8003108:	08003649 	.word	0x08003649
 800310c:	08003649 	.word	0x08003649
 8003110:	0800362f 	.word	0x0800362f
 8003114:	08003607 	.word	0x08003607
 8003118:	08003649 	.word	0x08003649
 800311c:	08003649 	.word	0x08003649
 8003120:	08003649 	.word	0x08003649
 8003124:	08003649 	.word	0x08003649
 8003128:	08003649 	.word	0x08003649
 800312c:	08003649 	.word	0x08003649
 8003130:	08003649 	.word	0x08003649
 8003134:	08003649 	.word	0x08003649
 8003138:	08003649 	.word	0x08003649
 800313c:	08003649 	.word	0x08003649
 8003140:	08003649 	.word	0x08003649
 8003144:	08003649 	.word	0x08003649
 8003148:	08003649 	.word	0x08003649
 800314c:	08003649 	.word	0x08003649
 8003150:	0800363d 	.word	0x0800363d
 8003154:	080035f3 	.word	0x080035f3
 8003158:	08003649 	.word	0x08003649
 800315c:	08003649 	.word	0x08003649
 8003160:	08003649 	.word	0x08003649
 8003164:	08003649 	.word	0x08003649
 8003168:	08003649 	.word	0x08003649
 800316c:	08003649 	.word	0x08003649
 8003170:	08003649 	.word	0x08003649
 8003174:	08003649 	.word	0x08003649
 8003178:	08003649 	.word	0x08003649
 800317c:	08003649 	.word	0x08003649
 8003180:	08003649 	.word	0x08003649
 8003184:	08003649 	.word	0x08003649
 8003188:	08003649 	.word	0x08003649
 800318c:	08003649 	.word	0x08003649
 8003190:	08003643 	.word	0x08003643
 8003194:	24001a9c 	.word	0x24001a9c
 8003198:	24001e3c 	.word	0x24001e3c
	case 0x10: {
		printf("SDN1 ON\n");
 800319c:	48b8      	ldr	r0, [pc, #736]	; (8003480 <HAL_UART_RxCpltCallback+0x6d4>)
 800319e:	f017 faf3 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 80031a2:	4bb8      	ldr	r3, [pc, #736]	; (8003484 <HAL_UART_RxCpltCallback+0x6d8>)
 80031a4:	2104      	movs	r1, #4
 80031a6:	2201      	movs	r2, #1
 80031a8:	4618      	mov	r0, r3
 80031aa:	f008 fac5 	bl	800b738 <HAL_GPIO_WritePin>
		break;
 80031ae:	e256      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x00: {
		printf("SDN1 OFF\n");
 80031b0:	48b5      	ldr	r0, [pc, #724]	; (8003488 <HAL_UART_RxCpltCallback+0x6dc>)
 80031b2:	f017 fae9 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET);
 80031b6:	4bb3      	ldr	r3, [pc, #716]	; (8003484 <HAL_UART_RxCpltCallback+0x6d8>)
 80031b8:	2104      	movs	r1, #4
 80031ba:	2200      	movs	r2, #0
 80031bc:	4618      	mov	r0, r3
 80031be:	f008 fabb 	bl	800b738 <HAL_GPIO_WritePin>
		break;
 80031c2:	e24c      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x11: {
		printf("SYS ON PB5\n");
 80031c4:	48b1      	ldr	r0, [pc, #708]	; (800348c <HAL_UART_RxCpltCallback+0x6e0>)
 80031c6:	f017 fadf 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 80031ca:	4bae      	ldr	r3, [pc, #696]	; (8003484 <HAL_UART_RxCpltCallback+0x6d8>)
 80031cc:	2120      	movs	r1, #32
 80031ce:	2201      	movs	r2, #1
 80031d0:	4618      	mov	r0, r3
 80031d2:	f008 fab1 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_2v5, 1);
 80031d6:	2101      	movs	r1, #1
 80031d8:	2008      	movs	r0, #8
 80031da:	f002 fc3b 	bl	8005a54 <set_rail_monitor_enable>
		break;
 80031de:	e23e      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x01: {
		printf("SYS OFF PB5\n");
 80031e0:	48ab      	ldr	r0, [pc, #684]	; (8003490 <HAL_UART_RxCpltCallback+0x6e4>)
 80031e2:	f017 fad1 	bl	801a788 <puts>

		// Turning off all voltage enables (including high voltages) in order from highest to lowest, including SYS_ON
		for (int i = 8; i > 0; i--) {
 80031e6:	2308      	movs	r3, #8
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	e00f      	b.n	800320c <HAL_UART_RxCpltCallback+0x460>
			HAL_GPIO_WritePin(gpios[i].gpio, gpios[i].pin, GPIO_PIN_RESET);
 80031ec:	4aa9      	ldr	r2, [pc, #676]	; (8003494 <HAL_UART_RxCpltCallback+0x6e8>)
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80031f4:	4aa7      	ldr	r2, [pc, #668]	; (8003494 <HAL_UART_RxCpltCallback+0x6e8>)
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	4413      	add	r3, r2
 80031fc:	889b      	ldrh	r3, [r3, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	4619      	mov	r1, r3
 8003202:	f008 fa99 	bl	800b738 <HAL_GPIO_WritePin>
		for (int i = 8; i > 0; i--) {
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	3b01      	subs	r3, #1
 800320a:	617b      	str	r3, [r7, #20]
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	2b00      	cmp	r3, #0
 8003210:	dcec      	bgt.n	80031ec <HAL_UART_RxCpltCallback+0x440>
		}

		for (int i = RAIL_n800v; i >= RAIL_2v5; i--) {
 8003212:	2310      	movs	r3, #16
 8003214:	613b      	str	r3, [r7, #16]
 8003216:	e008      	b.n	800322a <HAL_UART_RxCpltCallback+0x47e>
			set_rail_monitor_enable(i, 0);
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	b2db      	uxtb	r3, r3
 800321c:	2100      	movs	r1, #0
 800321e:	4618      	mov	r0, r3
 8003220:	f002 fc18 	bl	8005a54 <set_rail_monitor_enable>
		for (int i = RAIL_n800v; i >= RAIL_2v5; i--) {
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	3b01      	subs	r3, #1
 8003228:	613b      	str	r3, [r7, #16]
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	2b07      	cmp	r3, #7
 800322e:	dcf3      	bgt.n	8003218 <HAL_UART_RxCpltCallback+0x46c>
		}

		break;
 8003230:	e215      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x12: {
		printf("3v3 ON PC10\n");
 8003232:	4899      	ldr	r0, [pc, #612]	; (8003498 <HAL_UART_RxCpltCallback+0x6ec>)
 8003234:	f017 faa8 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 8003238:	4b98      	ldr	r3, [pc, #608]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 800323a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800323e:	2201      	movs	r2, #1
 8003240:	4618      	mov	r0, r3
 8003242:	f008 fa79 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_3v3, 1);
 8003246:	2101      	movs	r1, #1
 8003248:	2009      	movs	r0, #9
 800324a:	f002 fc03 	bl	8005a54 <set_rail_monitor_enable>

		break;
 800324e:	e206      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x02: {
		printf("3v3 OFF PC10\n");
 8003250:	4893      	ldr	r0, [pc, #588]	; (80034a0 <HAL_UART_RxCpltCallback+0x6f4>)
 8003252:	f017 fa99 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8003256:	4b91      	ldr	r3, [pc, #580]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 8003258:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800325c:	2200      	movs	r2, #0
 800325e:	4618      	mov	r0, r3
 8003260:	f008 fa6a 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_3v3, 0);
 8003264:	2100      	movs	r1, #0
 8003266:	2009      	movs	r0, #9
 8003268:	f002 fbf4 	bl	8005a54 <set_rail_monitor_enable>
		break;
 800326c:	e1f7      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x13: {
		printf("5v ON PC7\n");
 800326e:	488d      	ldr	r0, [pc, #564]	; (80034a4 <HAL_UART_RxCpltCallback+0x6f8>)
 8003270:	f017 fa8a 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 8003274:	4b89      	ldr	r3, [pc, #548]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 8003276:	2180      	movs	r1, #128	; 0x80
 8003278:	2201      	movs	r2, #1
 800327a:	4618      	mov	r0, r3
 800327c:	f008 fa5c 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_5v, 1);
 8003280:	2101      	movs	r1, #1
 8003282:	200a      	movs	r0, #10
 8003284:	f002 fbe6 	bl	8005a54 <set_rail_monitor_enable>

		break;
 8003288:	e1e9      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x03: {
		printf("5v OFF PC7\n");
 800328a:	4887      	ldr	r0, [pc, #540]	; (80034a8 <HAL_UART_RxCpltCallback+0x6fc>)
 800328c:	f017 fa7c 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8003290:	4b82      	ldr	r3, [pc, #520]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 8003292:	2180      	movs	r1, #128	; 0x80
 8003294:	2200      	movs	r2, #0
 8003296:	4618      	mov	r0, r3
 8003298:	f008 fa4e 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_5v, 0);
 800329c:	2100      	movs	r1, #0
 800329e:	200a      	movs	r0, #10
 80032a0:	f002 fbd8 	bl	8005a54 <set_rail_monitor_enable>
		break;
 80032a4:	e1db      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x14: {
		printf("n3v3 ON PC6\n");
 80032a6:	4881      	ldr	r0, [pc, #516]	; (80034ac <HAL_UART_RxCpltCallback+0x700>)
 80032a8:	f017 fa6e 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 80032ac:	4b7b      	ldr	r3, [pc, #492]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 80032ae:	2140      	movs	r1, #64	; 0x40
 80032b0:	2201      	movs	r2, #1
 80032b2:	4618      	mov	r0, r3
 80032b4:	f008 fa40 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n3v3, 1);
 80032b8:	2101      	movs	r1, #1
 80032ba:	200b      	movs	r0, #11
 80032bc:	f002 fbca 	bl	8005a54 <set_rail_monitor_enable>

		break;
 80032c0:	e1cd      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x04: {
		printf("n3v3 OFF PC6\n");
 80032c2:	487b      	ldr	r0, [pc, #492]	; (80034b0 <HAL_UART_RxCpltCallback+0x704>)
 80032c4:	f017 fa60 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 80032c8:	4b74      	ldr	r3, [pc, #464]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 80032ca:	2140      	movs	r1, #64	; 0x40
 80032cc:	2200      	movs	r2, #0
 80032ce:	4618      	mov	r0, r3
 80032d0:	f008 fa32 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n3v3, 0);
 80032d4:	2100      	movs	r1, #0
 80032d6:	200b      	movs	r0, #11
 80032d8:	f002 fbbc 	bl	8005a54 <set_rail_monitor_enable>
		break;
 80032dc:	e1bf      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x15: {
		printf("n5v ON PC8\n");
 80032de:	4875      	ldr	r0, [pc, #468]	; (80034b4 <HAL_UART_RxCpltCallback+0x708>)
 80032e0:	f017 fa52 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 80032e4:	4b6d      	ldr	r3, [pc, #436]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 80032e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032ea:	2201      	movs	r2, #1
 80032ec:	4618      	mov	r0, r3
 80032ee:	f008 fa23 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n5v, 1);
 80032f2:	2101      	movs	r1, #1
 80032f4:	200c      	movs	r0, #12
 80032f6:	f002 fbad 	bl	8005a54 <set_rail_monitor_enable>

		break;
 80032fa:	e1b0      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x05: {
		printf("n5v OFF PC8\n");
 80032fc:	486e      	ldr	r0, [pc, #440]	; (80034b8 <HAL_UART_RxCpltCallback+0x70c>)
 80032fe:	f017 fa43 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8003302:	4b66      	ldr	r3, [pc, #408]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 8003304:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003308:	2200      	movs	r2, #0
 800330a:	4618      	mov	r0, r3
 800330c:	f008 fa14 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n5v, 0);
 8003310:	2100      	movs	r1, #0
 8003312:	200c      	movs	r0, #12
 8003314:	f002 fb9e 	bl	8005a54 <set_rail_monitor_enable>
		break;
 8003318:	e1a1      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x16: {
		printf("15v ON PC9\n");
 800331a:	4868      	ldr	r0, [pc, #416]	; (80034bc <HAL_UART_RxCpltCallback+0x710>)
 800331c:	f017 fa34 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 8003320:	4b5e      	ldr	r3, [pc, #376]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 8003322:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003326:	2201      	movs	r2, #1
 8003328:	4618      	mov	r0, r3
 800332a:	f008 fa05 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_15v, 1);
 800332e:	2101      	movs	r1, #1
 8003330:	200d      	movs	r0, #13
 8003332:	f002 fb8f 	bl	8005a54 <set_rail_monitor_enable>

		break;
 8003336:	e192      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x06: {
		printf("15v OFF PC9\n");
 8003338:	4861      	ldr	r0, [pc, #388]	; (80034c0 <HAL_UART_RxCpltCallback+0x714>)
 800333a:	f017 fa25 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 800333e:	4b57      	ldr	r3, [pc, #348]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 8003340:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003344:	2200      	movs	r2, #0
 8003346:	4618      	mov	r0, r3
 8003348:	f008 f9f6 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_15v, 0);
 800334c:	2100      	movs	r1, #0
 800334e:	200d      	movs	r0, #13
 8003350:	f002 fb80 	bl	8005a54 <set_rail_monitor_enable>
		break;
 8003354:	e183      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x17: {
		printf("n200v ON PC13\n");
 8003356:	485b      	ldr	r0, [pc, #364]	; (80034c4 <HAL_UART_RxCpltCallback+0x718>)
 8003358:	f017 fa16 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 800335c:	4b4f      	ldr	r3, [pc, #316]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 800335e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003362:	2201      	movs	r2, #1
 8003364:	4618      	mov	r0, r3
 8003366:	f008 f9e7 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n200v, 1);
 800336a:	2101      	movs	r1, #1
 800336c:	200f      	movs	r0, #15
 800336e:	f002 fb71 	bl	8005a54 <set_rail_monitor_enable>

		break;
 8003372:	e174      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x07: {
		printf("n200v OFF PC13\n");
 8003374:	4854      	ldr	r0, [pc, #336]	; (80034c8 <HAL_UART_RxCpltCallback+0x71c>)
 8003376:	f017 fa07 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 800337a:	4b48      	ldr	r3, [pc, #288]	; (800349c <HAL_UART_RxCpltCallback+0x6f0>)
 800337c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003380:	2200      	movs	r2, #0
 8003382:	4618      	mov	r0, r3
 8003384:	f008 f9d8 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n200v, 0);
 8003388:	2100      	movs	r1, #0
 800338a:	200f      	movs	r0, #15
 800338c:	f002 fb62 	bl	8005a54 <set_rail_monitor_enable>
		break;
 8003390:	e165      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x18: {
		printf("800v ON PB6\n");
 8003392:	484e      	ldr	r0, [pc, #312]	; (80034cc <HAL_UART_RxCpltCallback+0x720>)
 8003394:	f017 f9f8 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 8003398:	4b3a      	ldr	r3, [pc, #232]	; (8003484 <HAL_UART_RxCpltCallback+0x6d8>)
 800339a:	2140      	movs	r1, #64	; 0x40
 800339c:	2201      	movs	r2, #1
 800339e:	4618      	mov	r0, r3
 80033a0:	f008 f9ca 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n800v, 1);
 80033a4:	2101      	movs	r1, #1
 80033a6:	2010      	movs	r0, #16
 80033a8:	f002 fb54 	bl	8005a54 <set_rail_monitor_enable>

		break;
 80033ac:	e157      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x08: {
		printf("800v OFF PB6\n");
 80033ae:	4848      	ldr	r0, [pc, #288]	; (80034d0 <HAL_UART_RxCpltCallback+0x724>)
 80033b0:	f017 f9ea 	bl	801a788 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 80033b4:	4b33      	ldr	r3, [pc, #204]	; (8003484 <HAL_UART_RxCpltCallback+0x6d8>)
 80033b6:	2140      	movs	r1, #64	; 0x40
 80033b8:	2200      	movs	r2, #0
 80033ba:	4618      	mov	r0, r3
 80033bc:	f008 f9bc 	bl	800b738 <HAL_GPIO_WritePin>
		set_rail_monitor_enable(RAIL_n800v, 0);
 80033c0:	2100      	movs	r1, #0
 80033c2:	2010      	movs	r0, #16
 80033c4:	f002 fb46 	bl	8005a54 <set_rail_monitor_enable>
		break;
 80033c8:	e149      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x19: {
		printf("AUTOSWEEP ON\n");
 80033ca:	4842      	ldr	r0, [pc, #264]	; (80034d4 <HAL_UART_RxCpltCallback+0x728>)
 80033cc:	f017 f9dc 	bl	801a788 <puts>
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, DAC_OUT, 32, DAC_ALIGN_12B_R);
 80033d0:	2300      	movs	r3, #0
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	2320      	movs	r3, #32
 80033d6:	4a40      	ldr	r2, [pc, #256]	; (80034d8 <HAL_UART_RxCpltCallback+0x72c>)
 80033d8:	2100      	movs	r1, #0
 80033da:	4840      	ldr	r0, [pc, #256]	; (80034dc <HAL_UART_RxCpltCallback+0x730>)
 80033dc:	f004 fb28 	bl	8007a30 <HAL_DAC_Start_DMA>
		break;
 80033e0:	e13d      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x09: {
		printf("AUTOSWEEP OFF\n");
 80033e2:	483f      	ldr	r0, [pc, #252]	; (80034e0 <HAL_UART_RxCpltCallback+0x734>)
 80033e4:	f017 f9d0 	bl	801a788 <puts>
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80033e8:	2100      	movs	r1, #0
 80033ea:	483c      	ldr	r0, [pc, #240]	; (80034dc <HAL_UART_RxCpltCallback+0x730>)
 80033ec:	f004 fbe0 	bl	8007bb0 <HAL_DAC_Stop_DMA>
		break;
 80033f0:	e135      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x1A: {
		printf("ERPA ON\n");
 80033f2:	483c      	ldr	r0, [pc, #240]	; (80034e4 <HAL_UART_RxCpltCallback+0x738>)
 80033f4:	f017 f9c8 	bl	801a788 <puts>
		osEventFlagsSet(packet_event_flags, ERPA_FLAG_ID);
 80033f8:	4b3b      	ldr	r3, [pc, #236]	; (80034e8 <HAL_UART_RxCpltCallback+0x73c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2102      	movs	r1, #2
 80033fe:	4618      	mov	r0, r3
 8003400:	f013 ff84 	bl	801730c <osEventFlagsSet>
		TIM2->CCR4 = 312;
 8003404:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003408:	f44f 729c 	mov.w	r2, #312	; 0x138
 800340c:	641a      	str	r2, [r3, #64]	; 0x40
		ERPA_ENABLED = 1;
 800340e:	4b37      	ldr	r3, [pc, #220]	; (80034ec <HAL_UART_RxCpltCallback+0x740>)
 8003410:	2201      	movs	r2, #1
 8003412:	701a      	strb	r2, [r3, #0]

		break;
 8003414:	e123      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x0A: {
		printf("ERPA OFF\n");
 8003416:	4836      	ldr	r0, [pc, #216]	; (80034f0 <HAL_UART_RxCpltCallback+0x744>)
 8003418:	f017 f9b6 	bl	801a788 <puts>
		ERPA_ENABLED = 0;
 800341c:	4b33      	ldr	r3, [pc, #204]	; (80034ec <HAL_UART_RxCpltCallback+0x740>)
 800341e:	2200      	movs	r2, #0
 8003420:	701a      	strb	r2, [r3, #0]
		TIM2->CCR4 = 0;
 8003422:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003426:	2200      	movs	r2, #0
 8003428:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 800342a:	e118      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x1B: {
		printf("PMT ON\n");
 800342c:	4831      	ldr	r0, [pc, #196]	; (80034f4 <HAL_UART_RxCpltCallback+0x748>)
 800342e:	f017 f9ab 	bl	801a788 <puts>
		HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8003432:	2100      	movs	r1, #0
 8003434:	4830      	ldr	r0, [pc, #192]	; (80034f8 <HAL_UART_RxCpltCallback+0x74c>)
 8003436:	f00f fc39 	bl	8012cac <HAL_TIM_OC_Start_IT>
		osEventFlagsSet(packet_event_flags, PMT_FLAG_ID);
 800343a:	4b2b      	ldr	r3, [pc, #172]	; (80034e8 <HAL_UART_RxCpltCallback+0x73c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2101      	movs	r1, #1
 8003440:	4618      	mov	r0, r3
 8003442:	f013 ff63 	bl	801730c <osEventFlagsSet>
		break;
 8003446:	e10a      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x0B: {
		printf("PMT OFF\n");
 8003448:	482c      	ldr	r0, [pc, #176]	; (80034fc <HAL_UART_RxCpltCallback+0x750>)
 800344a:	f017 f99d 	bl	801a788 <puts>
		HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_1);
 800344e:	2100      	movs	r1, #0
 8003450:	4829      	ldr	r0, [pc, #164]	; (80034f8 <HAL_UART_RxCpltCallback+0x74c>)
 8003452:	f00f fd85 	bl	8012f60 <HAL_TIM_OC_Stop_IT>
		break;
 8003456:	e102      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x1C: {
		printf("HK ON \n");
 8003458:	4829      	ldr	r0, [pc, #164]	; (8003500 <HAL_UART_RxCpltCallback+0x754>)
 800345a:	f017 f995 	bl	801a788 <puts>
		osEventFlagsSet(packet_event_flags, HK_FLAG_ID);
 800345e:	4b22      	ldr	r3, [pc, #136]	; (80034e8 <HAL_UART_RxCpltCallback+0x73c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	2104      	movs	r1, #4
 8003464:	4618      	mov	r0, r3
 8003466:	f013 ff51 	bl	801730c <osEventFlagsSet>
		HK_ENABLED = 1;
 800346a:	4b26      	ldr	r3, [pc, #152]	; (8003504 <HAL_UART_RxCpltCallback+0x758>)
 800346c:	2201      	movs	r2, #1
 800346e:	701a      	strb	r2, [r3, #0]
		break;
 8003470:	e0f5      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0x0C: {
		printf("HK OFF\n");
 8003472:	4825      	ldr	r0, [pc, #148]	; (8003508 <HAL_UART_RxCpltCallback+0x75c>)
 8003474:	f017 f988 	bl	801a788 <puts>
		HK_ENABLED = 0;
 8003478:	4b22      	ldr	r3, [pc, #136]	; (8003504 <HAL_UART_RxCpltCallback+0x758>)
 800347a:	2200      	movs	r2, #0
 800347c:	701a      	strb	r2, [r3, #0]
		break;
 800347e:	e0ee      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
 8003480:	0801b150 	.word	0x0801b150
 8003484:	58020400 	.word	0x58020400
 8003488:	0801b158 	.word	0x0801b158
 800348c:	0801b164 	.word	0x0801b164
 8003490:	0801b170 	.word	0x0801b170
 8003494:	0801b46c 	.word	0x0801b46c
 8003498:	0801b17c 	.word	0x0801b17c
 800349c:	58020800 	.word	0x58020800
 80034a0:	0801b188 	.word	0x0801b188
 80034a4:	0801b198 	.word	0x0801b198
 80034a8:	0801b1a4 	.word	0x0801b1a4
 80034ac:	0801b1b0 	.word	0x0801b1b0
 80034b0:	0801b1bc 	.word	0x0801b1bc
 80034b4:	0801b1cc 	.word	0x0801b1cc
 80034b8:	0801b1d8 	.word	0x0801b1d8
 80034bc:	0801b1e4 	.word	0x0801b1e4
 80034c0:	0801b1f0 	.word	0x0801b1f0
 80034c4:	0801b1fc 	.word	0x0801b1fc
 80034c8:	0801b20c 	.word	0x0801b20c
 80034cc:	0801b21c 	.word	0x0801b21c
 80034d0:	0801b228 	.word	0x0801b228
 80034d4:	0801b238 	.word	0x0801b238
 80034d8:	2400003c 	.word	0x2400003c
 80034dc:	24000314 	.word	0x24000314
 80034e0:	0801b248 	.word	0x0801b248
 80034e4:	0801b258 	.word	0x0801b258
 80034e8:	24001a90 	.word	0x24001a90
 80034ec:	24001add 	.word	0x24001add
 80034f0:	0801b260 	.word	0x0801b260
 80034f4:	0801b26c 	.word	0x0801b26c
 80034f8:	24001da4 	.word	0x24001da4
 80034fc:	0801b274 	.word	0x0801b274
 8003500:	0801b27c 	.word	0x0801b27c
 8003504:	24001adc 	.word	0x24001adc
 8003508:	0801b284 	.word	0x0801b284
	}
	case 0x1D: {
		printf("Step Up\n");
 800350c:	4856      	ldr	r0, [pc, #344]	; (8003668 <HAL_UART_RxCpltCallback+0x8bc>)
 800350e:	f017 f93b 	bl	801a788 <puts>
		if (step < 14) {
 8003512:	4b56      	ldr	r3, [pc, #344]	; (800366c <HAL_UART_RxCpltCallback+0x8c0>)
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b0d      	cmp	r3, #13
 800351a:	f200 8099 	bhi.w	8003650 <HAL_UART_RxCpltCallback+0x8a4>
			step += 2;
 800351e:	4b53      	ldr	r3, [pc, #332]	; (800366c <HAL_UART_RxCpltCallback+0x8c0>)
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	b2db      	uxtb	r3, r3
 8003524:	3302      	adds	r3, #2
 8003526:	b2da      	uxtb	r2, r3
 8003528:	4b50      	ldr	r3, [pc, #320]	; (800366c <HAL_UART_RxCpltCallback+0x8c0>)
 800352a:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 800352c:	4b4f      	ldr	r3, [pc, #316]	; (800366c <HAL_UART_RxCpltCallback+0x8c0>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	b2db      	uxtb	r3, r3
 8003532:	461a      	mov	r2, r3
 8003534:	4b4e      	ldr	r3, [pc, #312]	; (8003670 <HAL_UART_RxCpltCallback+0x8c4>)
 8003536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800353a:	2200      	movs	r2, #0
 800353c:	2100      	movs	r1, #0
 800353e:	484d      	ldr	r0, [pc, #308]	; (8003674 <HAL_UART_RxCpltCallback+0x8c8>)
 8003540:	f004 fbd9 	bl	8007cf6 <HAL_DAC_SetValue>
					DAC_OUT[step]);
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8003544:	2100      	movs	r1, #0
 8003546:	484b      	ldr	r0, [pc, #300]	; (8003674 <HAL_UART_RxCpltCallback+0x8c8>)
 8003548:	f004 fa1a 	bl	8007980 <HAL_DAC_Start>
		}
		break;
 800354c:	e080      	b.n	8003650 <HAL_UART_RxCpltCallback+0x8a4>
	}
	case 0x0D: {
		printf("Step Down\n");
 800354e:	484a      	ldr	r0, [pc, #296]	; (8003678 <HAL_UART_RxCpltCallback+0x8cc>)
 8003550:	f017 f91a 	bl	801a788 <puts>
		if (step > 1) {
 8003554:	4b45      	ldr	r3, [pc, #276]	; (800366c <HAL_UART_RxCpltCallback+0x8c0>)
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b01      	cmp	r3, #1
 800355c:	d97a      	bls.n	8003654 <HAL_UART_RxCpltCallback+0x8a8>
			step -= 2;
 800355e:	4b43      	ldr	r3, [pc, #268]	; (800366c <HAL_UART_RxCpltCallback+0x8c0>)
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	b2db      	uxtb	r3, r3
 8003564:	3b02      	subs	r3, #2
 8003566:	b2da      	uxtb	r2, r3
 8003568:	4b40      	ldr	r3, [pc, #256]	; (800366c <HAL_UART_RxCpltCallback+0x8c0>)
 800356a:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 800356c:	4b3f      	ldr	r3, [pc, #252]	; (800366c <HAL_UART_RxCpltCallback+0x8c0>)
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	b2db      	uxtb	r3, r3
 8003572:	461a      	mov	r2, r3
 8003574:	4b3e      	ldr	r3, [pc, #248]	; (8003670 <HAL_UART_RxCpltCallback+0x8c4>)
 8003576:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800357a:	2200      	movs	r2, #0
 800357c:	2100      	movs	r1, #0
 800357e:	483d      	ldr	r0, [pc, #244]	; (8003674 <HAL_UART_RxCpltCallback+0x8c8>)
 8003580:	f004 fbb9 	bl	8007cf6 <HAL_DAC_SetValue>
					DAC_OUT[step]);
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8003584:	2100      	movs	r1, #0
 8003586:	483b      	ldr	r0, [pc, #236]	; (8003674 <HAL_UART_RxCpltCallback+0x8c8>)
 8003588:	f004 f9fa 	bl	8007980 <HAL_DAC_Start>
		}
		break;
 800358c:	e062      	b.n	8003654 <HAL_UART_RxCpltCallback+0x8a8>
	}
	case 0x1E: {
		printf("Factor Up\n");
 800358e:	483b      	ldr	r0, [pc, #236]	; (800367c <HAL_UART_RxCpltCallback+0x8d0>)
 8003590:	f017 f8fa 	bl	801a788 <puts>
		if (cadence <= 50000) {
 8003594:	4b3a      	ldr	r3, [pc, #232]	; (8003680 <HAL_UART_RxCpltCallback+0x8d4>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f24c 3250 	movw	r2, #50000	; 0xc350
 800359c:	4293      	cmp	r3, r2
 800359e:	d85b      	bhi.n	8003658 <HAL_UART_RxCpltCallback+0x8ac>
			cadence *= 2;
 80035a0:	4b37      	ldr	r3, [pc, #220]	; (8003680 <HAL_UART_RxCpltCallback+0x8d4>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	4a36      	ldr	r2, [pc, #216]	; (8003680 <HAL_UART_RxCpltCallback+0x8d4>)
 80035a8:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 80035aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80035ae:	4b34      	ldr	r3, [pc, #208]	; (8003680 <HAL_UART_RxCpltCallback+0x8d4>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 80035b4:	e050      	b.n	8003658 <HAL_UART_RxCpltCallback+0x8ac>
	}
	case 0x0E: {
		printf("Factor Down\n");
 80035b6:	4833      	ldr	r0, [pc, #204]	; (8003684 <HAL_UART_RxCpltCallback+0x8d8>)
 80035b8:	f017 f8e6 	bl	801a788 <puts>
		if (cadence >= 6250) {
 80035bc:	4b30      	ldr	r3, [pc, #192]	; (8003680 <HAL_UART_RxCpltCallback+0x8d4>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f641 0269 	movw	r2, #6249	; 0x1869
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d949      	bls.n	800365c <HAL_UART_RxCpltCallback+0x8b0>
			cadence /= 2;
 80035c8:	4b2d      	ldr	r3, [pc, #180]	; (8003680 <HAL_UART_RxCpltCallback+0x8d4>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	085b      	lsrs	r3, r3, #1
 80035ce:	4a2c      	ldr	r2, [pc, #176]	; (8003680 <HAL_UART_RxCpltCallback+0x8d4>)
 80035d0:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 80035d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80035d6:	4b2a      	ldr	r3, [pc, #168]	; (8003680 <HAL_UART_RxCpltCallback+0x8d4>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 80035dc:	e03e      	b.n	800365c <HAL_UART_RxCpltCallback+0x8b0>
	}
	case 0x0F: {
		printf("Enter STOP mode\n");
 80035de:	482a      	ldr	r0, [pc, #168]	; (8003688 <HAL_UART_RxCpltCallback+0x8dc>)
 80035e0:	f017 f8d2 	bl	801a788 <puts>
		osEventFlagsSet(utility_event_flags, STOP_FLAG);
 80035e4:	4b29      	ldr	r3, [pc, #164]	; (800368c <HAL_UART_RxCpltCallback+0x8e0>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2102      	movs	r1, #2
 80035ea:	4618      	mov	r0, r3
 80035ec:	f013 fe8e 	bl	801730c <osEventFlagsSet>
		break;
 80035f0:	e035      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xE0: {
		printf("Auto Init\n");
 80035f2:	4827      	ldr	r0, [pc, #156]	; (8003690 <HAL_UART_RxCpltCallback+0x8e4>)
 80035f4:	f017 f8c8 	bl	801a788 <puts>
		osEventFlagsSet(utility_event_flags, AUTOINIT_FLAG);
 80035f8:	4b24      	ldr	r3, [pc, #144]	; (800368c <HAL_UART_RxCpltCallback+0x8e0>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2104      	movs	r1, #4
 80035fe:	4618      	mov	r0, r3
 8003600:	f013 fe84 	bl	801730c <osEventFlagsSet>
		break;
 8003604:	e02b      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xD0: {
		printf("Auto Deinit\n");
 8003606:	4823      	ldr	r0, [pc, #140]	; (8003694 <HAL_UART_RxCpltCallback+0x8e8>)
 8003608:	f017 f8be 	bl	801a788 <puts>
		osEventFlagsSet(utility_event_flags, AUTODEINIT_FLAG);
 800360c:	4b1f      	ldr	r3, [pc, #124]	; (800368c <HAL_UART_RxCpltCallback+0x8e0>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2108      	movs	r1, #8
 8003612:	4618      	mov	r0, r3
 8003614:	f013 fe7a 	bl	801730c <osEventFlagsSet>
		break;
 8003618:	e021      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xAF: {
		sync();
 800361a:	f000 f999 	bl	8003950 <sync>
		break;
 800361e:	e01e      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xBF: {
		osEventFlagsSet(mode_event_flags, SCIENCE_FLAG);
 8003620:	4b1d      	ldr	r3, [pc, #116]	; (8003698 <HAL_UART_RxCpltCallback+0x8ec>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2101      	movs	r1, #1
 8003626:	4618      	mov	r0, r3
 8003628:	f013 fe70 	bl	801730c <osEventFlagsSet>
		break;
 800362c:	e017      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xCF: {
		osEventFlagsSet(mode_event_flags, IDLE_FLAG);
 800362e:	4b1a      	ldr	r3, [pc, #104]	; (8003698 <HAL_UART_RxCpltCallback+0x8ec>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2102      	movs	r1, #2
 8003634:	4618      	mov	r0, r3
 8003636:	f013 fe69 	bl	801730c <osEventFlagsSet>
		break;
 800363a:	e010      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xDF: {
		reset_error_counters();
 800363c:	f7fe fd36 	bl	80020ac <reset_error_counters>
		break;
 8003640:	e00d      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	case 0xEF: {
#ifdef ERROR_HANDLING_ENABLED
		send_previous_error_packet();
 8003642:	f7fe fee3 	bl	800240c <send_previous_error_packet>
#endif
		break;
 8003646:	e00a      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
	}
	default: {
		printf("Unknown Command\n");
 8003648:	4814      	ldr	r0, [pc, #80]	; (800369c <HAL_UART_RxCpltCallback+0x8f0>)
 800364a:	f017 f89d 	bl	801a788 <puts>
		break;
 800364e:	e006      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
		break;
 8003650:	bf00      	nop
 8003652:	e004      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
		break;
 8003654:	bf00      	nop
 8003656:	e002      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
		break;
 8003658:	bf00      	nop
 800365a:	e000      	b.n	800365e <HAL_UART_RxCpltCallback+0x8b2>
		break;
 800365c:	bf00      	nop
	}
	}
}
 800365e:	bf00      	nop
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	0801b28c 	.word	0x0801b28c
 800366c:	24001ade 	.word	0x24001ade
 8003670:	2400003c 	.word	0x2400003c
 8003674:	24000314 	.word	0x24000314
 8003678:	0801b294 	.word	0x0801b294
 800367c:	0801b2a0 	.word	0x0801b2a0
 8003680:	240000bc 	.word	0x240000bc
 8003684:	0801b2ac 	.word	0x0801b2ac
 8003688:	0801b2b8 	.word	0x0801b2b8
 800368c:	24001a94 	.word	0x24001a94
 8003690:	0801b2c8 	.word	0x0801b2c8
 8003694:	0801b2d4 	.word	0x0801b2d4
 8003698:	24001a98 	.word	0x24001a98
 800369c:	0801b2e0 	.word	0x0801b2e0

080036a0 <get_reset_cause>:

void get_reset_cause()
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
	ERROR_STRUCT error;

	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDG1RST))
 80036a6:	4b14      	ldr	r3, [pc, #80]	; (80036f8 <get_reset_cause+0x58>)
 80036a8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80036ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d007      	beq.n	80036c4 <get_reset_cause+0x24>
    {
        error.category = EC_watchdog;
 80036b4:	2304      	movs	r3, #4
 80036b6:	713b      	strb	r3, [r7, #4]
        error.detail = ED_UNDEFINED;
 80036b8:	231a      	movs	r3, #26
 80036ba:	717b      	strb	r3, [r7, #5]
        handle_error(error);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7fe fc4d 	bl	8001f5c <handle_error>
 80036c2:	e00d      	b.n	80036e0 <get_reset_cause+0x40>
    }
    // Needs to come *after* checking the `RCC_FLAG_PORRST` flag in order to
    // ensure first that the reset cause is NOT a POR/PDR reset. See note
    // below.
    else if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST))
 80036c4:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <get_reset_cause+0x58>)
 80036c6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80036ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d006      	beq.n	80036e0 <get_reset_cause+0x40>
    {
        error.category = EC_brownout;
 80036d2:	2303      	movs	r3, #3
 80036d4:	713b      	strb	r3, [r7, #4]
        error.detail = ED_UNDEFINED;
 80036d6:	231a      	movs	r3, #26
 80036d8:	717b      	strb	r3, [r7, #5]
        handle_error(error);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f7fe fc3e 	bl	8001f5c <handle_error>
    }

    // Clear all the reset flags or else they will remain set during future
    // resets until system power is fully removed.
    __HAL_RCC_CLEAR_RESET_FLAGS();
 80036e0:	4b05      	ldr	r3, [pc, #20]	; (80036f8 <get_reset_cause+0x58>)
 80036e2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80036e6:	4a04      	ldr	r2, [pc, #16]	; (80036f8 <get_reset_cause+0x58>)
 80036e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036ec:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
}
 80036f0:	bf00      	nop
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	58024400 	.word	0x58024400

080036fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003700:	f002 fbaa 	bl	8005e58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003704:	f000 f828 	bl	8003758 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8003708:	f000 f8a8 	bl	800385c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800370c:	f7ff f948 	bl	80029a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8003710:	f7fd faea 	bl	8000ce8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003714:	f001 fed6 	bl	80054c4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8003718:	f7ff f9bc 	bl	8002a94 <MX_I2C1_Init>
  MX_SPI2_Init();
 800371c:	f000 fe60 	bl	80043e0 <MX_SPI2_Init>
  MX_TIM2_Init();
 8003720:	f001 fb4c 	bl	8004dbc <MX_TIM2_Init>
  MX_TIM1_Init();
 8003724:	f001 fa9c 	bl	8004c60 <MX_TIM1_Init>
  MX_ADC3_Init();
 8003728:	f7fd f87e 	bl	8000828 <MX_ADC3_Init>
  MX_ADC1_Init();
 800372c:	f7fc ff5a 	bl	80005e4 <MX_ADC1_Init>
  MX_DAC1_Init();
 8003730:	f7fd fa26 	bl	8000b80 <MX_DAC1_Init>
  MX_SPI1_Init();
 8003734:	f000 fdfc 	bl	8004330 <MX_SPI1_Init>
  MX_RTC_Init();
 8003738:	f000 fbc8 	bl	8003ecc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

#ifdef ERROR_HANDLING_ENABLED
  	error_counter_init();
 800373c:	f7fe fc42 	bl	8001fc4 <error_counter_init>
  	get_reset_cause();
 8003740:	f7ff ffae 	bl	80036a0 <get_reset_cause>
#endif

  system_setup();
 8003744:	f000 f8ba 	bl	80038bc <system_setup>
//  handle_error(error);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8003748:	f013 fc48 	bl	8016fdc <osKernelInitialize>
  MX_FREERTOS_Init();
 800374c:	f7fe fed8 	bl	8002500 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003750:	f013 fc68 	bl	8017024 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8003754:	e7fe      	b.n	8003754 <main+0x58>
	...

08003758 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b09c      	sub	sp, #112	; 0x70
 800375c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800375e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003762:	224c      	movs	r2, #76	; 0x4c
 8003764:	2100      	movs	r1, #0
 8003766:	4618      	mov	r0, r3
 8003768:	f016 ff98 	bl	801a69c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800376c:	1d3b      	adds	r3, r7, #4
 800376e:	2220      	movs	r2, #32
 8003770:	2100      	movs	r1, #0
 8003772:	4618      	mov	r0, r3
 8003774:	f016 ff92 	bl	801a69c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003778:	2002      	movs	r0, #2
 800377a:	f00a fba7 	bl	800decc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800377e:	2300      	movs	r3, #0
 8003780:	603b      	str	r3, [r7, #0]
 8003782:	4b34      	ldr	r3, [pc, #208]	; (8003854 <SystemClock_Config+0xfc>)
 8003784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003786:	4a33      	ldr	r2, [pc, #204]	; (8003854 <SystemClock_Config+0xfc>)
 8003788:	f023 0301 	bic.w	r3, r3, #1
 800378c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800378e:	4b31      	ldr	r3, [pc, #196]	; (8003854 <SystemClock_Config+0xfc>)
 8003790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	603b      	str	r3, [r7, #0]
 8003798:	4b2f      	ldr	r3, [pc, #188]	; (8003858 <SystemClock_Config+0x100>)
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80037a0:	4a2d      	ldr	r2, [pc, #180]	; (8003858 <SystemClock_Config+0x100>)
 80037a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037a6:	6193      	str	r3, [r2, #24]
 80037a8:	4b2b      	ldr	r3, [pc, #172]	; (8003858 <SystemClock_Config+0x100>)
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80037b0:	603b      	str	r3, [r7, #0]
 80037b2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80037b4:	bf00      	nop
 80037b6:	4b28      	ldr	r3, [pc, #160]	; (8003858 <SystemClock_Config+0x100>)
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037c2:	d1f8      	bne.n	80037b6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 80037c4:	230b      	movs	r3, #11
 80037c6:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80037c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80037cc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 80037ce:	2309      	movs	r3, #9
 80037d0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80037d2:	2340      	movs	r3, #64	; 0x40
 80037d4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80037d6:	2301      	movs	r3, #1
 80037d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80037da:	2302      	movs	r3, #2
 80037dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80037de:	2302      	movs	r3, #2
 80037e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80037e2:	2304      	movs	r3, #4
 80037e4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 80037e6:	2318      	movs	r3, #24
 80037e8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80037ea:	2302      	movs	r3, #2
 80037ec:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80037ee:	2302      	movs	r3, #2
 80037f0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80037f2:	2302      	movs	r3, #2
 80037f4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80037f6:	2308      	movs	r3, #8
 80037f8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80037fa:	2302      	movs	r3, #2
 80037fc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80037fe:	2300      	movs	r3, #0
 8003800:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003802:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003806:	4618      	mov	r0, r3
 8003808:	f00a fb9a 	bl	800df40 <HAL_RCC_OscConfig>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8003812:	f000 f955 	bl	8003ac0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003816:	233f      	movs	r3, #63	; 0x3f
 8003818:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800381a:	2303      	movs	r3, #3
 800381c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800381e:	2300      	movs	r3, #0
 8003820:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8003822:	2300      	movs	r3, #0
 8003824:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8003826:	2300      	movs	r3, #0
 8003828:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800382a:	2340      	movs	r3, #64	; 0x40
 800382c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800382e:	2300      	movs	r3, #0
 8003830:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8003832:	2300      	movs	r3, #0
 8003834:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003836:	1d3b      	adds	r3, r7, #4
 8003838:	2101      	movs	r1, #1
 800383a:	4618      	mov	r0, r3
 800383c:	f00a ffda 	bl	800e7f4 <HAL_RCC_ClockConfig>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8003846:	f000 f93b 	bl	8003ac0 <Error_Handler>
  }
}
 800384a:	bf00      	nop
 800384c:	3770      	adds	r7, #112	; 0x70
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	58000400 	.word	0x58000400
 8003858:	58024800 	.word	0x58024800

0800385c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b0b0      	sub	sp, #192	; 0xc0
 8003860:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003862:	463b      	mov	r3, r7
 8003864:	22c0      	movs	r2, #192	; 0xc0
 8003866:	2100      	movs	r1, #0
 8003868:	4618      	mov	r0, r3
 800386a:	f016 ff17 	bl	801a69c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800386e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003872:	f04f 0300 	mov.w	r3, #0
 8003876:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 800387a:	2304      	movs	r3, #4
 800387c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 24;
 800387e:	2318      	movs	r3, #24
 8003880:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 8003882:	2308      	movs	r3, #8
 8003884:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8003886:	2302      	movs	r3, #2
 8003888:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800388a:	2302      	movs	r3, #2
 800388c:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 800388e:	2380      	movs	r3, #128	; 0x80
 8003890:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8003892:	2320      	movs	r3, #32
 8003894:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8003896:	2300      	movs	r3, #0
 8003898:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800389a:	2300      	movs	r3, #0
 800389c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80038a0:	463b      	mov	r3, r7
 80038a2:	4618      	mov	r0, r3
 80038a4:	f00b fb74 	bl	800ef90 <HAL_RCCEx_PeriphCLKConfig>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80038ae:	f000 f907 	bl	8003ac0 <Error_Handler>
  }
}
 80038b2:	bf00      	nop
 80038b4:	37c0      	adds	r7, #192	; 0xc0
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <system_setup>:

/* USER CODE BEGIN 4 */
void system_setup() {
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
	// 6 -- Init ADC DMA
	// 7 -- Start UART receive interrupts



	packet_event_flags = osEventFlagsNew(NULL);
 80038c0:	2000      	movs	r0, #0
 80038c2:	f013 fce4 	bl	801728e <osEventFlagsNew>
 80038c6:	4603      	mov	r3, r0
 80038c8:	4a1b      	ldr	r2, [pc, #108]	; (8003938 <system_setup+0x7c>)
 80038ca:	6013      	str	r3, [r2, #0]
    if (packet_event_flags == NULL) {
 80038cc:	4b1a      	ldr	r3, [pc, #104]	; (8003938 <system_setup+0x7c>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d100      	bne.n	80038d6 <system_setup+0x1a>
        while (1);
 80038d4:	e7fe      	b.n	80038d4 <system_setup+0x18>
    }

    utility_event_flags = osEventFlagsNew(NULL);
 80038d6:	2000      	movs	r0, #0
 80038d8:	f013 fcd9 	bl	801728e <osEventFlagsNew>
 80038dc:	4603      	mov	r3, r0
 80038de:	4a17      	ldr	r2, [pc, #92]	; (800393c <system_setup+0x80>)
 80038e0:	6013      	str	r3, [r2, #0]
    if (utility_event_flags == NULL) {
 80038e2:	4b16      	ldr	r3, [pc, #88]	; (800393c <system_setup+0x80>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d100      	bne.n	80038ec <system_setup+0x30>
        while (1);
 80038ea:	e7fe      	b.n	80038ea <system_setup+0x2e>
    }

    mode_event_flags = osEventFlagsNew(NULL);
 80038ec:	2000      	movs	r0, #0
 80038ee:	f013 fcce 	bl	801728e <osEventFlagsNew>
 80038f2:	4603      	mov	r3, r0
 80038f4:	4a12      	ldr	r2, [pc, #72]	; (8003940 <system_setup+0x84>)
 80038f6:	6013      	str	r3, [r2, #0]
    if (mode_event_flags == NULL) {
 80038f8:	4b11      	ldr	r3, [pc, #68]	; (8003940 <system_setup+0x84>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d100      	bne.n	8003902 <system_setup+0x46>
        while (1);
 8003900:	e7fe      	b.n	8003900 <system_setup+0x44>
    }

    TIM2->CCR4 = 0;
 8003902:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003906:	2200      	movs	r2, #0
 8003908:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 800390a:	210c      	movs	r1, #12
 800390c:	480d      	ldr	r0, [pc, #52]	; (8003944 <system_setup+0x88>)
 800390e:	f00f f9cd 	bl	8012cac <HAL_TIM_OC_Start_IT>

	if (!voltage_monitor_init()) {
 8003912:	f001 fee1 	bl	80056d8 <voltage_monitor_init>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d100      	bne.n	800391e <system_setup+0x62>
		while (1);
 800391c:	e7fe      	b.n	800391c <system_setup+0x60>
	}

	if (!init_adc_dma()) {
 800391e:	f000 fb67 	bl	8003ff0 <init_adc_dma>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d100      	bne.n	800392a <system_setup+0x6e>
		while (1);
 8003928:	e7fe      	b.n	8003928 <system_setup+0x6c>
	}

	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 800392a:	2201      	movs	r2, #1
 800392c:	4906      	ldr	r1, [pc, #24]	; (8003948 <system_setup+0x8c>)
 800392e:	4807      	ldr	r0, [pc, #28]	; (800394c <system_setup+0x90>)
 8003930:	f010 fe9c 	bl	801466c <HAL_UART_Receive_IT>

	//MX_IWDG1_Init();

}
 8003934:	bf00      	nop
 8003936:	bd80      	pop	{r7, pc}
 8003938:	24001a90 	.word	0x24001a90
 800393c:	24001a94 	.word	0x24001a94
 8003940:	24001a98 	.word	0x24001a98
 8003944:	24001df0 	.word	0x24001df0
 8003948:	24001a9c 	.word	0x24001a9c
 800394c:	24001e3c 	.word	0x24001e3c

08003950 <sync>:

void sync() {
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
	send_ACK();
 8003956:	f000 f821 	bl	800399c <send_ACK>

	uint8_t key;

	// Wait for 0xFF to be received
	HAL_UART_AbortReceive(&huart1);
 800395a:	480e      	ldr	r0, [pc, #56]	; (8003994 <sync+0x44>)
 800395c:	f010 fed2 	bl	8014704 <HAL_UART_AbortReceive>
	do {
		HAL_UART_Receive(&huart1, UART_RX_BUFFER, 9, 100);
 8003960:	2364      	movs	r3, #100	; 0x64
 8003962:	2209      	movs	r2, #9
 8003964:	490c      	ldr	r1, [pc, #48]	; (8003998 <sync+0x48>)
 8003966:	480b      	ldr	r0, [pc, #44]	; (8003994 <sync+0x44>)
 8003968:	f010 fdb8 	bl	80144dc <HAL_UART_Receive>
		key = UART_RX_BUFFER[0];
 800396c:	4b0a      	ldr	r3, [pc, #40]	; (8003998 <sync+0x48>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	71fb      	strb	r3, [r7, #7]
	} while (key != 0xFF);
 8003972:	79fb      	ldrb	r3, [r7, #7]
 8003974:	2bff      	cmp	r3, #255	; 0xff
 8003976:	d1f3      	bne.n	8003960 <sync+0x10>

	calibrateRTC(UART_RX_BUFFER); // TODO: calibrate rtc
 8003978:	4807      	ldr	r0, [pc, #28]	; (8003998 <sync+0x48>)
 800397a:	f001 fce1 	bl	8005340 <calibrateRTC>
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 800397e:	2201      	movs	r2, #1
 8003980:	4905      	ldr	r1, [pc, #20]	; (8003998 <sync+0x48>)
 8003982:	4804      	ldr	r0, [pc, #16]	; (8003994 <sync+0x44>)
 8003984:	f010 fe72 	bl	801466c <HAL_UART_Receive_IT>
	send_error_counter_packet();
 8003988:	f7fe fc04 	bl	8002194 <send_error_counter_packet>
}
 800398c:	bf00      	nop
 800398e:	3708      	adds	r7, #8
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	24001e3c 	.word	0x24001e3c
 8003998:	24001a9c 	.word	0x24001a9c

0800399c <send_ACK>:

void send_ACK() {
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
	static uint8_t tx_buffer[1];

	tx_buffer[0] = ACK;
 80039a0:	4b05      	ldr	r3, [pc, #20]	; (80039b8 <send_ACK+0x1c>)
 80039a2:	22ff      	movs	r2, #255	; 0xff
 80039a4:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, tx_buffer, 1, 100);
 80039a6:	2364      	movs	r3, #100	; 0x64
 80039a8:	2201      	movs	r2, #1
 80039aa:	4903      	ldr	r1, [pc, #12]	; (80039b8 <send_ACK+0x1c>)
 80039ac:	4803      	ldr	r0, [pc, #12]	; (80039bc <send_ACK+0x20>)
 80039ae:	f010 fd07 	bl	80143c0 <HAL_UART_Transmit>
}
 80039b2:	bf00      	nop
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	24001ae8 	.word	0x24001ae8
 80039bc:	24001e3c 	.word	0x24001e3c

080039c0 <get_current_step>:
	tx_buffer[0] = NACK;
	HAL_UART_Transmit(&huart1, tx_buffer, 1, 100);

}

uint8_t get_current_step() {
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
	int dac_value;

	dac_value = DAC1->DHR12R1;
 80039c6:	4b2e      	ldr	r3, [pc, #184]	; (8003a80 <get_current_step+0xc0>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	607b      	str	r3, [r7, #4]

	switch (dac_value) {
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f640 72ff 	movw	r2, #4095	; 0xfff
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d04a      	beq.n	8003a6c <get_current_step+0xac>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039dc:	da48      	bge.n	8003a70 <get_current_step+0xb0>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f640 628b 	movw	r2, #3723	; 0xe8b
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d03f      	beq.n	8003a68 <get_current_step+0xa8>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f640 628b 	movw	r2, #3723	; 0xe8b
 80039ee:	4293      	cmp	r3, r2
 80039f0:	dc3e      	bgt.n	8003a70 <get_current_step+0xb0>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f640 421f 	movw	r2, #3103	; 0xc1f
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d033      	beq.n	8003a64 <get_current_step+0xa4>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f5b3 6f42 	cmp.w	r3, #3104	; 0xc20
 8003a02:	da35      	bge.n	8003a70 <get_current_step+0xb0>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f640 12b2 	movw	r2, #2482	; 0x9b2
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d028      	beq.n	8003a60 <get_current_step+0xa0>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f640 12b2 	movw	r2, #2482	; 0x9b2
 8003a14:	4293      	cmp	r3, r2
 8003a16:	dc2b      	bgt.n	8003a70 <get_current_step+0xb0>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f240 7245 	movw	r2, #1861	; 0x745
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d01c      	beq.n	8003a5c <get_current_step+0x9c>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f240 7245 	movw	r2, #1861	; 0x745
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	dc21      	bgt.n	8003a70 <get_current_step+0xb0>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f240 42d9 	movw	r2, #1241	; 0x4d9
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d010      	beq.n	8003a58 <get_current_step+0x98>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	f240 42d9 	movw	r2, #1241	; 0x4d9
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	dc17      	bgt.n	8003a70 <get_current_step+0xb0>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d004      	beq.n	8003a50 <get_current_step+0x90>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f5b3 7f1b 	cmp.w	r3, #620	; 0x26c
 8003a4c:	d002      	beq.n	8003a54 <get_current_step+0x94>
 8003a4e:	e00f      	b.n	8003a70 <get_current_step+0xb0>
	case 0:
		return 0;
 8003a50:	2300      	movs	r3, #0
 8003a52:	e00e      	b.n	8003a72 <get_current_step+0xb2>
	case 620:
		return 1;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e00c      	b.n	8003a72 <get_current_step+0xb2>
	case 1241:
		return 2;
 8003a58:	2302      	movs	r3, #2
 8003a5a:	e00a      	b.n	8003a72 <get_current_step+0xb2>
	case 1861:
		return 3;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e008      	b.n	8003a72 <get_current_step+0xb2>
	case 2482:
		return 4;
 8003a60:	2304      	movs	r3, #4
 8003a62:	e006      	b.n	8003a72 <get_current_step+0xb2>
	case 3103:
		return 5;
 8003a64:	2305      	movs	r3, #5
 8003a66:	e004      	b.n	8003a72 <get_current_step+0xb2>
	case 3723:
		return 6;
 8003a68:	2306      	movs	r3, #6
 8003a6a:	e002      	b.n	8003a72 <get_current_step+0xb2>
	case 4095:
		return 7;
 8003a6c:	2307      	movs	r3, #7
 8003a6e:	e000      	b.n	8003a72 <get_current_step+0xb2>
	default:
		return -1;
 8003a70:	23ff      	movs	r3, #255	; 0xff
	}
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	40007400 	.word	0x40007400

08003a84 <enter_stop>:

void enter_stop() {
 8003a84:	b580      	push	{r7, lr}
 8003a86:	af00      	add	r7, sp, #0
	  send_ACK();
 8003a88:	f7ff ff88 	bl	800399c <send_ACK>

	  vTaskSuspendAll();
 8003a8c:	f015 f89c 	bl	8018bc8 <vTaskSuspendAll>
	  HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8003a90:	2101      	movs	r1, #1
 8003a92:	2001      	movs	r0, #1
 8003a94:	f00a f9de 	bl	800de54 <HAL_PWR_EnterSTOPMode>

		// When MCU is triggered to wake up, it resumes right here.
		// That's why it looks like we enter stop mode and then instantly
		// configure the clock and resume tasks, but in reality the MCU
		// just stops right here.
	  NVIC_SystemReset();
 8003a98:	f7ff f91c 	bl	8002cd4 <__NVIC_SystemReset>

08003a9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a04      	ldr	r2, [pc, #16]	; (8003abc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d101      	bne.n	8003ab2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003aae:	f002 fa0f 	bl	8005ed0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003ab2:	bf00      	nop
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	40001000 	.word	0x40001000

08003ac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	ERROR_STRUCT error;
	error.category = EC_peripheral;
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	713b      	strb	r3, [r7, #4]
	error.detail = ED_UNDEFINED;
 8003aca:	231a      	movs	r3, #26
 8003acc:	717b      	strb	r3, [r7, #5]
	handle_error(error);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f7fe fa44 	bl	8001f5c <handle_error>
  /* USER CODE END Error_Handler_Debug */
}
 8003ad4:	bf00      	nop
 8003ad6:	3708      	adds	r7, #8
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <create_pmt_packet>:
uint32_t erpa_seq = 0;
uint16_t hk_seq = 0;



void create_pmt_packet() {
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) {
 8003ae2:	bf00      	nop
 8003ae4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ae8:	481c      	ldr	r0, [pc, #112]	; (8003b5c <create_pmt_packet+0x80>)
 8003aea:	f007 fe0d 	bl	800b708 <HAL_GPIO_ReadPin>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d1f7      	bne.n	8003ae4 <create_pmt_packet+0x8>
	}
	uint8_t buffer[PMT_DATA_SIZE];
	uint8_t pmt_spi[2];
	uint8_t uptime[UPTIME_SIZE];

	get_uptime(uptime);
 8003af4:	1d3b      	adds	r3, r7, #4
 8003af6:	4618      	mov	r0, r3
 8003af8:	f001 fa98 	bl	800502c <get_uptime>
	sample_pmt_spi(pmt_spi);
 8003afc:	f107 0308 	add.w	r3, r7, #8
 8003b00:	4618      	mov	r0, r3
 8003b02:	f000 fac9 	bl	8004098 <sample_pmt_spi>

	buffer[0] = PMT_SYNC;
 8003b06:	23ff      	movs	r3, #255	; 0xff
 8003b08:	733b      	strb	r3, [r7, #12]
	buffer[1] = PMT_SYNC;
 8003b0a:	23ff      	movs	r3, #255	; 0xff
 8003b0c:	737b      	strb	r3, [r7, #13]
	buffer[2] = ((pmt_seq & 0xFF00) >> 8);
 8003b0e:	4b14      	ldr	r3, [pc, #80]	; (8003b60 <create_pmt_packet+0x84>)
 8003b10:	881b      	ldrh	r3, [r3, #0]
 8003b12:	0a1b      	lsrs	r3, r3, #8
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	73bb      	strb	r3, [r7, #14]
	buffer[3] = (pmt_seq & 0xFF);
 8003b1a:	4b11      	ldr	r3, [pc, #68]	; (8003b60 <create_pmt_packet+0x84>)
 8003b1c:	881b      	ldrh	r3, [r3, #0]
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	73fb      	strb	r3, [r7, #15]
	buffer[4] = pmt_spi[0];
 8003b22:	7a3b      	ldrb	r3, [r7, #8]
 8003b24:	743b      	strb	r3, [r7, #16]
	buffer[5] = pmt_spi[1];
 8003b26:	7a7b      	ldrb	r3, [r7, #9]
 8003b28:	747b      	strb	r3, [r7, #17]
	buffer[6] = uptime[0];
 8003b2a:	793b      	ldrb	r3, [r7, #4]
 8003b2c:	74bb      	strb	r3, [r7, #18]
	buffer[7] = uptime[1];
 8003b2e:	797b      	ldrb	r3, [r7, #5]
 8003b30:	74fb      	strb	r3, [r7, #19]
	buffer[8] = uptime[2];
 8003b32:	79bb      	ldrb	r3, [r7, #6]
 8003b34:	753b      	strb	r3, [r7, #20]
	buffer[9] = uptime[3];
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	757b      	strb	r3, [r7, #21]

	HAL_UART_Transmit(&huart1, buffer, PMT_DATA_SIZE, 100);
 8003b3a:	f107 010c 	add.w	r1, r7, #12
 8003b3e:	2364      	movs	r3, #100	; 0x64
 8003b40:	220a      	movs	r2, #10
 8003b42:	4808      	ldr	r0, [pc, #32]	; (8003b64 <create_pmt_packet+0x88>)
 8003b44:	f010 fc3c 	bl	80143c0 <HAL_UART_Transmit>

	pmt_seq++;
 8003b48:	4b05      	ldr	r3, [pc, #20]	; (8003b60 <create_pmt_packet+0x84>)
 8003b4a:	881b      	ldrh	r3, [r3, #0]
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	4b03      	ldr	r3, [pc, #12]	; (8003b60 <create_pmt_packet+0x84>)
 8003b52:	801a      	strh	r2, [r3, #0]
}
 8003b54:	bf00      	nop
 8003b56:	3718      	adds	r7, #24
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	58020000 	.word	0x58020000
 8003b60:	24001aea 	.word	0x24001aea
 8003b64:	24001e3c 	.word	0x24001e3c

08003b68 <create_erpa_packet>:


void create_erpa_packet() {
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b088      	sub	sp, #32
 8003b6c:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)) {
 8003b6e:	bf00      	nop
 8003b70:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b74:	4828      	ldr	r0, [pc, #160]	; (8003c18 <create_erpa_packet+0xb0>)
 8003b76:	f007 fdc7 	bl	800b708 <HAL_GPIO_ReadPin>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1f7      	bne.n	8003b70 <create_erpa_packet+0x8>

	uint8_t buffer[ERPA_DATA_SIZE];
	uint8_t erpa_spi[2];
	uint16_t erpa_adc[1];
	uint8_t uptime[UPTIME_SIZE];
	uint8_t sweep_step = -1;
 8003b80:	23ff      	movs	r3, #255	; 0xff
 8003b82:	77fb      	strb	r3, [r7, #31]

	get_uptime(uptime);
 8003b84:	1d3b      	adds	r3, r7, #4
 8003b86:	4618      	mov	r0, r3
 8003b88:	f001 fa50 	bl	800502c <get_uptime>
	sweep_step = get_current_step();
 8003b8c:	f7ff ff18 	bl	80039c0 <get_current_step>
 8003b90:	4603      	mov	r3, r0
 8003b92:	77fb      	strb	r3, [r7, #31]

	sample_erpa_spi(erpa_spi);
 8003b94:	f107 030c 	add.w	r3, r7, #12
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f000 fa9d 	bl	80040d8 <sample_erpa_spi>
	sample_erpa_adc(erpa_adc);
 8003b9e:	f107 0308 	add.w	r3, r7, #8
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 fab8 	bl	8004118 <sample_erpa_adc>

	buffer[0] = ERPA_SYNC;
 8003ba8:	23ee      	movs	r3, #238	; 0xee
 8003baa:	743b      	strb	r3, [r7, #16]
	buffer[1] = ERPA_SYNC;
 8003bac:	23ee      	movs	r3, #238	; 0xee
 8003bae:	747b      	strb	r3, [r7, #17]
	buffer[2] = ((erpa_seq >> 16) & 0xFF);
 8003bb0:	4b1a      	ldr	r3, [pc, #104]	; (8003c1c <create_erpa_packet+0xb4>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	0c1b      	lsrs	r3, r3, #16
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	74bb      	strb	r3, [r7, #18]
	buffer[3] = ((erpa_seq >> 8) & 0xFF);
 8003bba:	4b18      	ldr	r3, [pc, #96]	; (8003c1c <create_erpa_packet+0xb4>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	0a1b      	lsrs	r3, r3, #8
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	74fb      	strb	r3, [r7, #19]
	buffer[4] = erpa_seq & 0xFF;
 8003bc4:	4b15      	ldr	r3, [pc, #84]	; (8003c1c <create_erpa_packet+0xb4>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	753b      	strb	r3, [r7, #20]
	buffer[5] = sweep_step;
 8003bcc:	7ffb      	ldrb	r3, [r7, #31]
 8003bce:	757b      	strb	r3, [r7, #21]
	buffer[6] = ((erpa_adc[0] & 0xFF00) >> 8);	// SWP Monitored MSB
 8003bd0:	893b      	ldrh	r3, [r7, #8]
 8003bd2:	0a1b      	lsrs	r3, r3, #8
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	75bb      	strb	r3, [r7, #22]
	buffer[7] = (erpa_adc[0] & 0xFF);           // SWP Monitored LSB
 8003bda:	893b      	ldrh	r3, [r7, #8]
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	75fb      	strb	r3, [r7, #23]
	buffer[8] = erpa_spi[0];					// ERPA eADC MSB
 8003be0:	7b3b      	ldrb	r3, [r7, #12]
 8003be2:	763b      	strb	r3, [r7, #24]
	buffer[9] = erpa_spi[1];					// ERPA eADC LSB
 8003be4:	7b7b      	ldrb	r3, [r7, #13]
 8003be6:	767b      	strb	r3, [r7, #25]
	buffer[10] = uptime[0];
 8003be8:	793b      	ldrb	r3, [r7, #4]
 8003bea:	76bb      	strb	r3, [r7, #26]
	buffer[11] = uptime[1];
 8003bec:	797b      	ldrb	r3, [r7, #5]
 8003bee:	76fb      	strb	r3, [r7, #27]
	buffer[12] = uptime[2];
 8003bf0:	79bb      	ldrb	r3, [r7, #6]
 8003bf2:	773b      	strb	r3, [r7, #28]
	buffer[13] = uptime[3];
 8003bf4:	79fb      	ldrb	r3, [r7, #7]
 8003bf6:	777b      	strb	r3, [r7, #29]

	HAL_UART_Transmit(&huart1, buffer, ERPA_DATA_SIZE, 100);
 8003bf8:	f107 0110 	add.w	r1, r7, #16
 8003bfc:	2364      	movs	r3, #100	; 0x64
 8003bfe:	220e      	movs	r2, #14
 8003c00:	4807      	ldr	r0, [pc, #28]	; (8003c20 <create_erpa_packet+0xb8>)
 8003c02:	f010 fbdd 	bl	80143c0 <HAL_UART_Transmit>

	erpa_seq++;
 8003c06:	4b05      	ldr	r3, [pc, #20]	; (8003c1c <create_erpa_packet+0xb4>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	4a03      	ldr	r2, [pc, #12]	; (8003c1c <create_erpa_packet+0xb4>)
 8003c0e:	6013      	str	r3, [r2, #0]
}
 8003c10:	bf00      	nop
 8003c12:	3720      	adds	r7, #32
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	58020400 	.word	0x58020400
 8003c1c:	24001aec 	.word	0x24001aec
 8003c20:	24001e3c 	.word	0x24001e3c

08003c24 <create_hk_packet>:


void create_hk_packet() {
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b092      	sub	sp, #72	; 0x48
 8003c28:	af00      	add	r7, sp, #0
	VOLTAGE_RAIL *rail_monitor_ptr;
	uint8_t buffer[HK_DATA_SIZE];
	uint8_t timestamp[TIMESTAMP_SIZE];
	uint8_t uptime[UPTIME_SIZE];

	get_uptime(uptime);
 8003c2a:	1d3b      	adds	r3, r7, #4
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f001 f9fd 	bl	800502c <get_uptime>
	get_unix_time(timestamp);
 8003c32:	f107 0308 	add.w	r3, r7, #8
 8003c36:	4618      	mov	r0, r3
 8003c38:	f001 fa48 	bl	80050cc <get_unix_time>
	rail_monitor_ptr = get_rail_monitor();
 8003c3c:	f001 ff8c 	bl	8005b58 <get_rail_monitor>
 8003c40:	6478      	str	r0, [r7, #68]	; 0x44


	buffer[0] = HK_SYNC;                     	// HK SYNC 0xCC MSB
 8003c42:	23dd      	movs	r3, #221	; 0xdd
 8003c44:	743b      	strb	r3, [r7, #16]
	buffer[1] = HK_SYNC;                     	// HK SYNC 0xCC LSB
 8003c46:	23dd      	movs	r3, #221	; 0xdd
 8003c48:	747b      	strb	r3, [r7, #17]
	buffer[2] = ((hk_seq & 0xFF00) >> 8);    	// HK SEQ # MSB
 8003c4a:	4b93      	ldr	r3, [pc, #588]	; (8003e98 <create_hk_packet+0x274>)
 8003c4c:	881b      	ldrh	r3, [r3, #0]
 8003c4e:	0a1b      	lsrs	r3, r3, #8
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	74bb      	strb	r3, [r7, #18]
	buffer[3] = (hk_seq & 0xFF);             	// HK SEQ # LSB
 8003c56:	4b90      	ldr	r3, [pc, #576]	; (8003e98 <create_hk_packet+0x274>)
 8003c58:	881b      	ldrh	r3, [r3, #0]
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	74fb      	strb	r3, [r7, #19]
	buffer[4] = ((rail_monitor_ptr[RAIL_vsense].data & 0xFF00) >> 8);		// HK vsense MSB
 8003c5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c60:	889b      	ldrh	r3, [r3, #4]
 8003c62:	0a1b      	lsrs	r3, r3, #8
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	753b      	strb	r3, [r7, #20]
	buffer[5] = (rail_monitor_ptr[RAIL_vsense].data & 0xFF);				// HK vsense LSB
 8003c6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c6c:	889b      	ldrh	r3, [r3, #4]
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	757b      	strb	r3, [r7, #21]
	buffer[6] = ((rail_monitor_ptr[RAIL_vrefint].data & 0xFF00) >> 8);		// HK vrefint MSB
 8003c72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c74:	330a      	adds	r3, #10
 8003c76:	889b      	ldrh	r3, [r3, #4]
 8003c78:	0a1b      	lsrs	r3, r3, #8
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	75bb      	strb	r3, [r7, #22]
	buffer[7] = (rail_monitor_ptr[RAIL_vrefint].data & 0xFF);				// HK vrefint LSB
 8003c80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c82:	330a      	adds	r3, #10
 8003c84:	889b      	ldrh	r3, [r3, #4]
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	75fb      	strb	r3, [r7, #23]
	buffer[8] = ((rail_monitor_ptr[RAIL_TEMP1].data & 0xFF00) >> 8);	// HK TEMP1 MSB
 8003c8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c8c:	3314      	adds	r3, #20
 8003c8e:	889b      	ldrh	r3, [r3, #4]
 8003c90:	0a1b      	lsrs	r3, r3, #8
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	763b      	strb	r3, [r7, #24]
	buffer[9] = (rail_monitor_ptr[RAIL_TEMP1].data & 0xFF);				// HK TEMP1 LSB
 8003c98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c9a:	3314      	adds	r3, #20
 8003c9c:	889b      	ldrh	r3, [r3, #4]
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	767b      	strb	r3, [r7, #25]
	buffer[10] = ((rail_monitor_ptr[RAIL_TEMP2].data & 0xFF00) >> 8);	// HK TEMP2 MSB
 8003ca2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ca4:	331e      	adds	r3, #30
 8003ca6:	889b      	ldrh	r3, [r3, #4]
 8003ca8:	0a1b      	lsrs	r3, r3, #8
 8003caa:	b29b      	uxth	r3, r3
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	76bb      	strb	r3, [r7, #26]
	buffer[11] = (rail_monitor_ptr[RAIL_TEMP2].data & 0xFF);			// HK TEMP2 LSB
 8003cb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cb2:	331e      	adds	r3, #30
 8003cb4:	889b      	ldrh	r3, [r3, #4]
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	76fb      	strb	r3, [r7, #27]
	buffer[12] = ((rail_monitor_ptr[RAIL_TEMP3].data & 0xFF00) >> 8);	// HK TEMP3 MSB
 8003cba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cbc:	3328      	adds	r3, #40	; 0x28
 8003cbe:	889b      	ldrh	r3, [r3, #4]
 8003cc0:	0a1b      	lsrs	r3, r3, #8
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	773b      	strb	r3, [r7, #28]
	buffer[13] = (rail_monitor_ptr[RAIL_TEMP3].data & 0xFF);			// HK TEMP3 LSB
 8003cc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cca:	3328      	adds	r3, #40	; 0x28
 8003ccc:	889b      	ldrh	r3, [r3, #4]
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	777b      	strb	r3, [r7, #29]
	buffer[14] = ((rail_monitor_ptr[RAIL_TEMP4].data & 0xFF00) >> 8);	// HK TEMP4 MSB
 8003cd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cd4:	3332      	adds	r3, #50	; 0x32
 8003cd6:	889b      	ldrh	r3, [r3, #4]
 8003cd8:	0a1b      	lsrs	r3, r3, #8
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	77bb      	strb	r3, [r7, #30]
	buffer[15] = (rail_monitor_ptr[RAIL_TEMP4].data & 0xFF);			// HK TEMP4 LSB
 8003ce0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ce2:	3332      	adds	r3, #50	; 0x32
 8003ce4:	889b      	ldrh	r3, [r3, #4]
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	77fb      	strb	r3, [r7, #31]
	buffer[16] = ((rail_monitor_ptr[RAIL_busvmon].data & 0xFF00) >> 8);	// HK BUSvmon MSB
 8003cea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cec:	333c      	adds	r3, #60	; 0x3c
 8003cee:	889b      	ldrh	r3, [r3, #4]
 8003cf0:	0a1b      	lsrs	r3, r3, #8
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	f887 3020 	strb.w	r3, [r7, #32]
	buffer[17] = (rail_monitor_ptr[RAIL_busvmon].data & 0xFF);				// HK BUSvmon LSB
 8003cfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cfc:	333c      	adds	r3, #60	; 0x3c
 8003cfe:	889b      	ldrh	r3, [r3, #4]
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	buffer[18] = ((rail_monitor_ptr[RAIL_busimon].data & 0xFF00) >> 8);	// HK BUSimon MSB
 8003d06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d08:	3346      	adds	r3, #70	; 0x46
 8003d0a:	889b      	ldrh	r3, [r3, #4]
 8003d0c:	0a1b      	lsrs	r3, r3, #8
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	buffer[19] = (rail_monitor_ptr[RAIL_busimon].data & 0xFF);				// HK BUSimon LSB
 8003d16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d18:	3346      	adds	r3, #70	; 0x46
 8003d1a:	889b      	ldrh	r3, [r3, #4]
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	buffer[20] = ((rail_monitor_ptr[RAIL_2v5].data & 0xFF00) >> 8);		// HK 2v5mon MSB
 8003d22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d24:	3350      	adds	r3, #80	; 0x50
 8003d26:	889b      	ldrh	r3, [r3, #4]
 8003d28:	0a1b      	lsrs	r3, r3, #8
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	b2db      	uxtb	r3, r3
 8003d2e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	buffer[21] = (rail_monitor_ptr[RAIL_2v5].data & 0xFF);					// HK 2v5mon LSB
 8003d32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d34:	3350      	adds	r3, #80	; 0x50
 8003d36:	889b      	ldrh	r3, [r3, #4]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	buffer[22] = ((rail_monitor_ptr[RAIL_3v3].data & 0xFF00) >> 8);		// HK 3v3mon MSB
 8003d3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d40:	335a      	adds	r3, #90	; 0x5a
 8003d42:	889b      	ldrh	r3, [r3, #4]
 8003d44:	0a1b      	lsrs	r3, r3, #8
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	buffer[23] = (rail_monitor_ptr[RAIL_3v3].data & 0xFF);					// HK 3v3mon LSB
 8003d4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d50:	335a      	adds	r3, #90	; 0x5a
 8003d52:	889b      	ldrh	r3, [r3, #4]
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	buffer[24] = ((rail_monitor_ptr[RAIL_5v].data & 0xFF00) >> 8);			// HK 5vmon MSB
 8003d5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d5c:	3364      	adds	r3, #100	; 0x64
 8003d5e:	889b      	ldrh	r3, [r3, #4]
 8003d60:	0a1b      	lsrs	r3, r3, #8
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	buffer[25] = (rail_monitor_ptr[RAIL_5v].data & 0xFF);					// HK 5vmon LSB
 8003d6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d6c:	3364      	adds	r3, #100	; 0x64
 8003d6e:	889b      	ldrh	r3, [r3, #4]
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	buffer[26] = ((rail_monitor_ptr[RAIL_n3v3].data & 0xFF00) >> 8);		// HK n3v3mon MSB
 8003d76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d78:	336e      	adds	r3, #110	; 0x6e
 8003d7a:	889b      	ldrh	r3, [r3, #4]
 8003d7c:	0a1b      	lsrs	r3, r3, #8
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	buffer[27] = (rail_monitor_ptr[RAIL_n3v3].data & 0xFF);				// HK n3v3mon LSB
 8003d86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d88:	336e      	adds	r3, #110	; 0x6e
 8003d8a:	889b      	ldrh	r3, [r3, #4]
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	buffer[28] = ((rail_monitor_ptr[RAIL_n5v].data & 0xFF00) >> 8);		// HK n5vmon MSB
 8003d92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d94:	3378      	adds	r3, #120	; 0x78
 8003d96:	889b      	ldrh	r3, [r3, #4]
 8003d98:	0a1b      	lsrs	r3, r3, #8
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	buffer[29] = (rail_monitor_ptr[RAIL_n5v].data & 0xFF);					// HK n5vmon LSB
 8003da2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003da4:	3378      	adds	r3, #120	; 0x78
 8003da6:	889b      	ldrh	r3, [r3, #4]
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	buffer[30] = ((rail_monitor_ptr[RAIL_15v].data & 0xFF00) >> 8);		// HK 15vmon MSB
 8003dae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003db0:	3382      	adds	r3, #130	; 0x82
 8003db2:	889b      	ldrh	r3, [r3, #4]
 8003db4:	0a1b      	lsrs	r3, r3, #8
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	buffer[31] = (rail_monitor_ptr[RAIL_15v].data & 0xFF);					// HK 15vmon LSB
 8003dbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dc0:	3382      	adds	r3, #130	; 0x82
 8003dc2:	889b      	ldrh	r3, [r3, #4]
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	buffer[32] = ((rail_monitor_ptr[RAIL_5vref].data & 0xFF00) >> 8);		// HK 5vrefmon MSB
 8003dca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dcc:	338c      	adds	r3, #140	; 0x8c
 8003dce:	889b      	ldrh	r3, [r3, #4]
 8003dd0:	0a1b      	lsrs	r3, r3, #8
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	buffer[33] = (rail_monitor_ptr[RAIL_5vref].data & 0xFF);				// HK 5vrefmon LSB
 8003dda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ddc:	338c      	adds	r3, #140	; 0x8c
 8003dde:	889b      	ldrh	r3, [r3, #4]
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	buffer[34] = ((rail_monitor_ptr[RAIL_n200v].data & 0xFF00) >> 8);		// HK n150vmon MSB
 8003de6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003de8:	3396      	adds	r3, #150	; 0x96
 8003dea:	889b      	ldrh	r3, [r3, #4]
 8003dec:	0a1b      	lsrs	r3, r3, #8
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	buffer[35] = (rail_monitor_ptr[RAIL_n200v].data & 0xFF);				// HK n150vmon LSB
 8003df6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003df8:	3396      	adds	r3, #150	; 0x96
 8003dfa:	889b      	ldrh	r3, [r3, #4]
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	buffer[36] = ((rail_monitor_ptr[RAIL_n800v].data & 0xFF00) >> 8);		// HK n800vmon MSB
 8003e02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e04:	33a0      	adds	r3, #160	; 0xa0
 8003e06:	889b      	ldrh	r3, [r3, #4]
 8003e08:	0a1b      	lsrs	r3, r3, #8
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	buffer[37] = (rail_monitor_ptr[RAIL_n800v].data & 0xFF);				// HK n800vmon LSB
 8003e12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e14:	33a0      	adds	r3, #160	; 0xa0
 8003e16:	889b      	ldrh	r3, [r3, #4]
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	buffer[38] = ((rail_monitor_ptr[RAIL_TMP1].data & 0xFF00) >> 8);  // TEMPURATURE 1 MSB
 8003e1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e20:	33aa      	adds	r3, #170	; 0xaa
 8003e22:	889b      	ldrh	r3, [r3, #4]
 8003e24:	0a1b      	lsrs	r3, r3, #8
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	buffer[39] = (rail_monitor_ptr[RAIL_TMP1].data & 0xFF);           // TEMPURATURE 1 LSB
 8003e2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e30:	33aa      	adds	r3, #170	; 0xaa
 8003e32:	889b      	ldrh	r3, [r3, #4]
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	buffer[40] = timestamp[0];
 8003e3a:	7a3b      	ldrb	r3, [r7, #8]
 8003e3c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	buffer[41] = timestamp[1];
 8003e40:	7a7b      	ldrb	r3, [r7, #9]
 8003e42:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	buffer[42] = timestamp[2];
 8003e46:	7abb      	ldrb	r3, [r7, #10]
 8003e48:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	buffer[43] = timestamp[3];
 8003e4c:	7afb      	ldrb	r3, [r7, #11]
 8003e4e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	buffer[44] = timestamp[4];
 8003e52:	7b3b      	ldrb	r3, [r7, #12]
 8003e54:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	buffer[45] = timestamp[5];
 8003e58:	7b7b      	ldrb	r3, [r7, #13]
 8003e5a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	buffer[46] = uptime[0];
 8003e5e:	793b      	ldrb	r3, [r7, #4]
 8003e60:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	buffer[47] = uptime[1];
 8003e64:	797b      	ldrb	r3, [r7, #5]
 8003e66:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	buffer[48] = uptime[2];
 8003e6a:	79bb      	ldrb	r3, [r7, #6]
 8003e6c:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	buffer[49] = uptime[3];
 8003e70:	79fb      	ldrb	r3, [r7, #7]
 8003e72:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41

	HAL_UART_Transmit(&huart1, buffer, HK_DATA_SIZE, 100);
 8003e76:	f107 0110 	add.w	r1, r7, #16
 8003e7a:	2364      	movs	r3, #100	; 0x64
 8003e7c:	2232      	movs	r2, #50	; 0x32
 8003e7e:	4807      	ldr	r0, [pc, #28]	; (8003e9c <create_hk_packet+0x278>)
 8003e80:	f010 fa9e 	bl	80143c0 <HAL_UART_Transmit>

	hk_seq++;
 8003e84:	4b04      	ldr	r3, [pc, #16]	; (8003e98 <create_hk_packet+0x274>)
 8003e86:	881b      	ldrh	r3, [r3, #0]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	4b02      	ldr	r3, [pc, #8]	; (8003e98 <create_hk_packet+0x274>)
 8003e8e:	801a      	strh	r2, [r3, #0]
}
 8003e90:	bf00      	nop
 8003e92:	3748      	adds	r7, #72	; 0x48
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	24001af0 	.word	0x24001af0
 8003e9c:	24001e3c 	.word	0x24001e3c

08003ea0 <reset_packet_sequence_numbers>:

void reset_packet_sequence_numbers() {
 8003ea0:	b480      	push	{r7}
 8003ea2:	af00      	add	r7, sp, #0
	pmt_seq = 0;
 8003ea4:	4b06      	ldr	r3, [pc, #24]	; (8003ec0 <reset_packet_sequence_numbers+0x20>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	801a      	strh	r2, [r3, #0]
	erpa_seq = 0;
 8003eaa:	4b06      	ldr	r3, [pc, #24]	; (8003ec4 <reset_packet_sequence_numbers+0x24>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	601a      	str	r2, [r3, #0]
	hk_seq = 0;
 8003eb0:	4b05      	ldr	r3, [pc, #20]	; (8003ec8 <reset_packet_sequence_numbers+0x28>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	801a      	strh	r2, [r3, #0]
}
 8003eb6:	bf00      	nop
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr
 8003ec0:	24001aea 	.word	0x24001aea
 8003ec4:	24001aec 	.word	0x24001aec
 8003ec8:	24001af0 	.word	0x24001af0

08003ecc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b086      	sub	sp, #24
 8003ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003ed2:	1d3b      	adds	r3, r7, #4
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	605a      	str	r2, [r3, #4]
 8003eda:	609a      	str	r2, [r3, #8]
 8003edc:	60da      	str	r2, [r3, #12]
 8003ede:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003ee4:	4b26      	ldr	r3, [pc, #152]	; (8003f80 <MX_RTC_Init+0xb4>)
 8003ee6:	4a27      	ldr	r2, [pc, #156]	; (8003f84 <MX_RTC_Init+0xb8>)
 8003ee8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003eea:	4b25      	ldr	r3, [pc, #148]	; (8003f80 <MX_RTC_Init+0xb4>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 100-1;
 8003ef0:	4b23      	ldr	r3, [pc, #140]	; (8003f80 <MX_RTC_Init+0xb4>)
 8003ef2:	2263      	movs	r2, #99	; 0x63
 8003ef4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 10000-1;
 8003ef6:	4b22      	ldr	r3, [pc, #136]	; (8003f80 <MX_RTC_Init+0xb4>)
 8003ef8:	f242 720f 	movw	r2, #9999	; 0x270f
 8003efc:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003efe:	4b20      	ldr	r3, [pc, #128]	; (8003f80 <MX_RTC_Init+0xb4>)
 8003f00:	2200      	movs	r2, #0
 8003f02:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003f04:	4b1e      	ldr	r3, [pc, #120]	; (8003f80 <MX_RTC_Init+0xb4>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003f0a:	4b1d      	ldr	r3, [pc, #116]	; (8003f80 <MX_RTC_Init+0xb4>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003f10:	4b1b      	ldr	r3, [pc, #108]	; (8003f80 <MX_RTC_Init+0xb4>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003f16:	481a      	ldr	r0, [pc, #104]	; (8003f80 <MX_RTC_Init+0xb4>)
 8003f18:	f00d fd38 	bl	801198c <HAL_RTC_Init>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d001      	beq.n	8003f26 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8003f22:	f7ff fdcd 	bl	8003ac0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003f26:	2300      	movs	r3, #0
 8003f28:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003f32:	2300      	movs	r3, #0
 8003f34:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003f36:	2300      	movs	r3, #0
 8003f38:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003f3a:	1d3b      	adds	r3, r7, #4
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	4619      	mov	r1, r3
 8003f40:	480f      	ldr	r0, [pc, #60]	; (8003f80 <MX_RTC_Init+0xb4>)
 8003f42:	f00d fda5 	bl	8011a90 <HAL_RTC_SetTime>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d001      	beq.n	8003f50 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8003f4c:	f7ff fdb8 	bl	8003ac0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003f50:	2301      	movs	r3, #1
 8003f52:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8003f54:	2301      	movs	r3, #1
 8003f56:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003f60:	463b      	mov	r3, r7
 8003f62:	2201      	movs	r2, #1
 8003f64:	4619      	mov	r1, r3
 8003f66:	4806      	ldr	r0, [pc, #24]	; (8003f80 <MX_RTC_Init+0xb4>)
 8003f68:	f00d fe8c 	bl	8011c84 <HAL_RTC_SetDate>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d001      	beq.n	8003f76 <MX_RTC_Init+0xaa>
  {
    Error_Handler();
 8003f72:	f7ff fda5 	bl	8003ac0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003f76:	bf00      	nop
 8003f78:	3718      	adds	r7, #24
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	24001af4 	.word	0x24001af4
 8003f84:	58004000 	.word	0x58004000

08003f88 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b0b2      	sub	sp, #200	; 0xc8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f90:	f107 0308 	add.w	r3, r7, #8
 8003f94:	22c0      	movs	r2, #192	; 0xc0
 8003f96:	2100      	movs	r1, #0
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f016 fb7f 	bl	801a69c <memset>
  if(rtcHandle->Instance==RTC)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a10      	ldr	r2, [pc, #64]	; (8003fe4 <HAL_RTC_MspInit+0x5c>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d118      	bne.n	8003fda <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003fa8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003fac:	f04f 0300 	mov.w	r3, #0
 8003fb0:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV25;
 8003fb4:	4b0c      	ldr	r3, [pc, #48]	; (8003fe8 <HAL_RTC_MspInit+0x60>)
 8003fb6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003fba:	f107 0308 	add.w	r3, r7, #8
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f00a ffe6 	bl	800ef90 <HAL_RCCEx_PeriphCLKConfig>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <HAL_RTC_MspInit+0x46>
    {
      Error_Handler();
 8003fca:	f7ff fd79 	bl	8003ac0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003fce:	4b07      	ldr	r3, [pc, #28]	; (8003fec <HAL_RTC_MspInit+0x64>)
 8003fd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fd2:	4a06      	ldr	r2, [pc, #24]	; (8003fec <HAL_RTC_MspInit+0x64>)
 8003fd4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fd8:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003fda:	bf00      	nop
 8003fdc:	37c8      	adds	r7, #200	; 0xc8
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	58004000 	.word	0x58004000
 8003fe8:	00019300 	.word	0x00019300
 8003fec:	58024400 	.word	0x58024400

08003ff0 <init_adc_dma>:
static uint16_t erpa_spi_raw_data[1];
static uint16_t pmt_spi_raw_data[1];
static uint8_t raw_i2c[2];

// Public Functions
uint8_t init_adc_dma() {
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	71fb      	strb	r3, [r7, #7]

	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY,
 8003ffa:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8003ffe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004002:	481f      	ldr	r0, [pc, #124]	; (8004080 <init_adc_dma+0x90>)
 8004004:	f003 fa78 	bl	80074f8 <HAL_ADCEx_Calibration_Start>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <init_adc_dma+0x22>
	ADC_SINGLE_ENDED) != HAL_OK) {
		Error_Handler();
 800400e:	f7ff fd57 	bl	8003ac0 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_raw_data,
 8004012:	220b      	movs	r2, #11
 8004014:	491b      	ldr	r1, [pc, #108]	; (8004084 <init_adc_dma+0x94>)
 8004016:	481a      	ldr	r0, [pc, #104]	; (8004080 <init_adc_dma+0x90>)
 8004018:	f002 fb4c 	bl	80066b4 <HAL_ADC_Start_DMA>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d001      	beq.n	8004026 <init_adc_dma+0x36>
	ADC1_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 8004022:	f7ff fd4d 	bl	8003ac0 <Error_Handler>
	}

	if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY,
 8004026:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800402a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800402e:	4816      	ldr	r0, [pc, #88]	; (8004088 <init_adc_dma+0x98>)
 8004030:	f003 fa62 	bl	80074f8 <HAL_ADCEx_Calibration_Start>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d001      	beq.n	800403e <init_adc_dma+0x4e>
	ADC_SINGLE_ENDED) != HAL_OK) {
		Error_Handler();
 800403a:	f7ff fd41 	bl	8003ac0 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC3_raw_data,
 800403e:	2204      	movs	r2, #4
 8004040:	4912      	ldr	r1, [pc, #72]	; (800408c <init_adc_dma+0x9c>)
 8004042:	4811      	ldr	r0, [pc, #68]	; (8004088 <init_adc_dma+0x98>)
 8004044:	f002 fb36 	bl	80066b4 <HAL_ADC_Start_DMA>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <init_adc_dma+0x62>
	ADC3_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 800404e:	f7ff fd37 	bl	8003ac0 <Error_Handler>
	}
	hspi2.Instance->CR1 |= 1 << 10;
 8004052:	4b0f      	ldr	r3, [pc, #60]	; (8004090 <init_adc_dma+0xa0>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	4b0d      	ldr	r3, [pc, #52]	; (8004090 <init_adc_dma+0xa0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004060:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 |= 1 << 10;
 8004062:	4b0c      	ldr	r3, [pc, #48]	; (8004094 <init_adc_dma+0xa4>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	4b0a      	ldr	r3, [pc, #40]	; (8004094 <init_adc_dma+0xa4>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004070:	601a      	str	r2, [r3, #0]


	status = 1;
 8004072:	2301      	movs	r3, #1
 8004074:	71fb      	strb	r3, [r7, #7]

	return status;
 8004076:	79fb      	ldrb	r3, [r7, #7]
}
 8004078:	4618      	mov	r0, r3
 800407a:	3708      	adds	r7, #8
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}
 8004080:	2400015c 	.word	0x2400015c
 8004084:	24001b20 	.word	0x24001b20
 8004088:	240001c0 	.word	0x240001c0
 800408c:	24001b40 	.word	0x24001b40
 8004090:	24001bdc 	.word	0x24001bdc
 8004094:	24001b54 	.word	0x24001b54

08004098 <sample_pmt_spi>:
//{
//	HAL_SPI_Receive_IT(&hspi2, (uint8_t*) erpa_spi_raw_data, 1);
//
//}

void sample_pmt_spi(uint8_t *buffer) {
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
	uint8_t spi_MSB;
	uint8_t spi_LSB;

	HAL_SPI_Receive_DMA(&hspi1, (uint8_t*) pmt_spi_raw_data, 1);
 80040a0:	2201      	movs	r2, #1
 80040a2:	490b      	ldr	r1, [pc, #44]	; (80040d0 <sample_pmt_spi+0x38>)
 80040a4:	480b      	ldr	r0, [pc, #44]	; (80040d4 <sample_pmt_spi+0x3c>)
 80040a6:	f00e f8b7 	bl	8012218 <HAL_SPI_Receive_DMA>

	spi_LSB = ((pmt_spi_raw_data[0] & 0xFF00) >> 8);
 80040aa:	4b09      	ldr	r3, [pc, #36]	; (80040d0 <sample_pmt_spi+0x38>)
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	0a1b      	lsrs	r3, r3, #8
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (pmt_spi_raw_data[0] & 0xFF);
 80040b4:	4b06      	ldr	r3, [pc, #24]	; (80040d0 <sample_pmt_spi+0x38>)
 80040b6:	881b      	ldrh	r3, [r3, #0]
 80040b8:	73bb      	strb	r3, [r7, #14]


	buffer[0] = spi_LSB;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	7bfa      	ldrb	r2, [r7, #15]
 80040be:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_MSB;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3301      	adds	r3, #1
 80040c4:	7bba      	ldrb	r2, [r7, #14]
 80040c6:	701a      	strb	r2, [r3, #0]
}
 80040c8:	bf00      	nop
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	24001b4c 	.word	0x24001b4c
 80040d4:	24001b54 	.word	0x24001b54

080040d8 <sample_erpa_spi>:


void sample_erpa_spi(uint8_t *buffer) {
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
	uint8_t spi_MSB;
	uint8_t spi_LSB;
	HAL_SPI_Receive_DMA(&hspi2, (uint8_t*) erpa_spi_raw_data, 1);
 80040e0:	2201      	movs	r2, #1
 80040e2:	490b      	ldr	r1, [pc, #44]	; (8004110 <sample_erpa_spi+0x38>)
 80040e4:	480b      	ldr	r0, [pc, #44]	; (8004114 <sample_erpa_spi+0x3c>)
 80040e6:	f00e f897 	bl	8012218 <HAL_SPI_Receive_DMA>

	spi_LSB = ((erpa_spi_raw_data[0] & 0xFF00) >> 8);
 80040ea:	4b09      	ldr	r3, [pc, #36]	; (8004110 <sample_erpa_spi+0x38>)
 80040ec:	881b      	ldrh	r3, [r3, #0]
 80040ee:	0a1b      	lsrs	r3, r3, #8
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (erpa_spi_raw_data[0] & 0xFF);
 80040f4:	4b06      	ldr	r3, [pc, #24]	; (8004110 <sample_erpa_spi+0x38>)
 80040f6:	881b      	ldrh	r3, [r3, #0]
 80040f8:	73bb      	strb	r3, [r7, #14]


	buffer[0] = spi_LSB;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	7bfa      	ldrb	r2, [r7, #15]
 80040fe:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_MSB;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3301      	adds	r3, #1
 8004104:	7bba      	ldrb	r2, [r7, #14]
 8004106:	701a      	strb	r2, [r3, #0]
}
 8004108:	bf00      	nop
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	24001b48 	.word	0x24001b48
 8004114:	24001bdc 	.word	0x24001bdc

08004118 <sample_erpa_adc>:




void sample_erpa_adc(uint16_t *buffer) {
 8004118:	b480      	push	{r7}
 800411a:	b085      	sub	sp, #20
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
	uint16_t PC4 = ADC1_raw_data[1];
 8004120:	4b05      	ldr	r3, [pc, #20]	; (8004138 <sample_erpa_adc+0x20>)
 8004122:	885b      	ldrh	r3, [r3, #2]
 8004124:	81fb      	strh	r3, [r7, #14]

	buffer[0] = PC4;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	89fa      	ldrh	r2, [r7, #14]
 800412a:	801a      	strh	r2, [r3, #0]
}
 800412c:	bf00      	nop
 800412e:	3714      	adds	r7, #20
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	24001b20 	.word	0x24001b20

0800413c <sample_hk_i2c>:

void sample_hk_i2c(int16_t *buffer) {
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
	int16_t output1 = poll_i2c_sensor(ADT7410_1);
 8004144:	2390      	movs	r3, #144	; 0x90
 8004146:	4618      	mov	r0, r3
 8004148:	f000 f8a2 	bl	8004290 <poll_i2c_sensor>
 800414c:	4603      	mov	r3, r0
 800414e:	81fb      	strh	r3, [r7, #14]
	int16_t output2 = poll_i2c_sensor(ADT7410_2);
 8004150:	2394      	movs	r3, #148	; 0x94
 8004152:	4618      	mov	r0, r3
 8004154:	f000 f89c 	bl	8004290 <poll_i2c_sensor>
 8004158:	4603      	mov	r3, r0
 800415a:	81bb      	strh	r3, [r7, #12]
	int16_t output3 = poll_i2c_sensor(ADT7410_3);
 800415c:	2392      	movs	r3, #146	; 0x92
 800415e:	4618      	mov	r0, r3
 8004160:	f000 f896 	bl	8004290 <poll_i2c_sensor>
 8004164:	4603      	mov	r3, r0
 8004166:	817b      	strh	r3, [r7, #10]
	int16_t output4 = poll_i2c_sensor(ADT7410_4);
 8004168:	2396      	movs	r3, #150	; 0x96
 800416a:	4618      	mov	r0, r3
 800416c:	f000 f890 	bl	8004290 <poll_i2c_sensor>
 8004170:	4603      	mov	r3, r0
 8004172:	813b      	strh	r3, [r7, #8]

	buffer[0] = output1;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	89fa      	ldrh	r2, [r7, #14]
 8004178:	801a      	strh	r2, [r3, #0]
	buffer[1] = output2;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	3302      	adds	r3, #2
 800417e:	89ba      	ldrh	r2, [r7, #12]
 8004180:	801a      	strh	r2, [r3, #0]
	buffer[2] = output3;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	3304      	adds	r3, #4
 8004186:	897a      	ldrh	r2, [r7, #10]
 8004188:	801a      	strh	r2, [r3, #0]
	buffer[3] = output4;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	3306      	adds	r3, #6
 800418e:	893a      	ldrh	r2, [r7, #8]
 8004190:	801a      	strh	r2, [r3, #0]
}
 8004192:	bf00      	nop
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
	...

0800419c <sample_hk_adc1>:

void sample_hk_adc1(uint16_t *buffer) {
 800419c:	b480      	push	{r7}
 800419e:	b089      	sub	sp, #36	; 0x24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
	uint16_t PA1 = ADC1_raw_data[10];
 80041a4:	4b25      	ldr	r3, [pc, #148]	; (800423c <sample_hk_adc1+0xa0>)
 80041a6:	8a9b      	ldrh	r3, [r3, #20]
 80041a8:	83fb      	strh	r3, [r7, #30]
	uint16_t PA2 = ADC1_raw_data[8];
 80041aa:	4b24      	ldr	r3, [pc, #144]	; (800423c <sample_hk_adc1+0xa0>)
 80041ac:	8a1b      	ldrh	r3, [r3, #16]
 80041ae:	83bb      	strh	r3, [r7, #28]
	uint16_t PC0 = ADC1_raw_data[6];
 80041b0:	4b22      	ldr	r3, [pc, #136]	; (800423c <sample_hk_adc1+0xa0>)
 80041b2:	899b      	ldrh	r3, [r3, #12]
 80041b4:	837b      	strh	r3, [r7, #26]
	uint16_t PA3 = ADC1_raw_data[9];
 80041b6:	4b21      	ldr	r3, [pc, #132]	; (800423c <sample_hk_adc1+0xa0>)
 80041b8:	8a5b      	ldrh	r3, [r3, #18]
 80041ba:	833b      	strh	r3, [r7, #24]
	uint16_t PB1 = ADC1_raw_data[2];
 80041bc:	4b1f      	ldr	r3, [pc, #124]	; (800423c <sample_hk_adc1+0xa0>)
 80041be:	889b      	ldrh	r3, [r3, #4]
 80041c0:	82fb      	strh	r3, [r7, #22]
	uint16_t PA7 = ADC1_raw_data[3];
 80041c2:	4b1e      	ldr	r3, [pc, #120]	; (800423c <sample_hk_adc1+0xa0>)
 80041c4:	88db      	ldrh	r3, [r3, #6]
 80041c6:	82bb      	strh	r3, [r7, #20]
	uint16_t PC1 = ADC1_raw_data[7];
 80041c8:	4b1c      	ldr	r3, [pc, #112]	; (800423c <sample_hk_adc1+0xa0>)
 80041ca:	89db      	ldrh	r3, [r3, #14]
 80041cc:	827b      	strh	r3, [r7, #18]
	uint16_t PC5 = ADC1_raw_data[4];
 80041ce:	4b1b      	ldr	r3, [pc, #108]	; (800423c <sample_hk_adc1+0xa0>)
 80041d0:	891b      	ldrh	r3, [r3, #8]
 80041d2:	823b      	strh	r3, [r7, #16]
	uint16_t PA6 = ADC1_raw_data[0];
 80041d4:	4b19      	ldr	r3, [pc, #100]	; (800423c <sample_hk_adc1+0xa0>)
 80041d6:	881b      	ldrh	r3, [r3, #0]
 80041d8:	81fb      	strh	r3, [r7, #14]
	uint16_t PB0 = ADC1_raw_data[5];
 80041da:	4b18      	ldr	r3, [pc, #96]	; (800423c <sample_hk_adc1+0xa0>)
 80041dc:	895b      	ldrh	r3, [r3, #10]
 80041de:	81bb      	strh	r3, [r7, #12]

	buffer[0] = PA1;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	8bfa      	ldrh	r2, [r7, #30]
 80041e4:	801a      	strh	r2, [r3, #0]
	buffer[1] = PA2;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	3302      	adds	r3, #2
 80041ea:	8bba      	ldrh	r2, [r7, #28]
 80041ec:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC0;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	3304      	adds	r3, #4
 80041f2:	8b7a      	ldrh	r2, [r7, #26]
 80041f4:	801a      	strh	r2, [r3, #0]
	buffer[3] = PA3;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	3306      	adds	r3, #6
 80041fa:	8b3a      	ldrh	r2, [r7, #24]
 80041fc:	801a      	strh	r2, [r3, #0]
	buffer[4] = PB1;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	3308      	adds	r3, #8
 8004202:	8afa      	ldrh	r2, [r7, #22]
 8004204:	801a      	strh	r2, [r3, #0]
	buffer[5] = PA7;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	330a      	adds	r3, #10
 800420a:	8aba      	ldrh	r2, [r7, #20]
 800420c:	801a      	strh	r2, [r3, #0]
	buffer[6] = PC1;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	330c      	adds	r3, #12
 8004212:	8a7a      	ldrh	r2, [r7, #18]
 8004214:	801a      	strh	r2, [r3, #0]
	buffer[7] = PC5;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	330e      	adds	r3, #14
 800421a:	8a3a      	ldrh	r2, [r7, #16]
 800421c:	801a      	strh	r2, [r3, #0]
	buffer[8] = PA6;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	3310      	adds	r3, #16
 8004222:	89fa      	ldrh	r2, [r7, #14]
 8004224:	801a      	strh	r2, [r3, #0]
	buffer[9] = PB0;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	3312      	adds	r3, #18
 800422a:	89ba      	ldrh	r2, [r7, #12]
 800422c:	801a      	strh	r2, [r3, #0]
}
 800422e:	bf00      	nop
 8004230:	3724      	adds	r7, #36	; 0x24
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	24001b20 	.word	0x24001b20

08004240 <sample_hk_adc3>:

void sample_hk_adc3(uint16_t *buffer) {
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
	uint16_t vrefint = ADC3_raw_data[0];
 8004248:	4b10      	ldr	r3, [pc, #64]	; (800428c <sample_hk_adc3+0x4c>)
 800424a:	881b      	ldrh	r3, [r3, #0]
 800424c:	81fb      	strh	r3, [r7, #14]
	uint16_t vsense = ADC3_raw_data[1];
 800424e:	4b0f      	ldr	r3, [pc, #60]	; (800428c <sample_hk_adc3+0x4c>)
 8004250:	885b      	ldrh	r3, [r3, #2]
 8004252:	81bb      	strh	r3, [r7, #12]
	uint16_t PC2 = ADC3_raw_data[2];
 8004254:	4b0d      	ldr	r3, [pc, #52]	; (800428c <sample_hk_adc3+0x4c>)
 8004256:	889b      	ldrh	r3, [r3, #4]
 8004258:	817b      	strh	r3, [r7, #10]
	uint16_t PC3 = ADC3_raw_data[3];
 800425a:	4b0c      	ldr	r3, [pc, #48]	; (800428c <sample_hk_adc3+0x4c>)
 800425c:	88db      	ldrh	r3, [r3, #6]
 800425e:	813b      	strh	r3, [r7, #8]

	buffer[0] = vrefint;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	89fa      	ldrh	r2, [r7, #14]
 8004264:	801a      	strh	r2, [r3, #0]
	buffer[1] = vsense;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	3302      	adds	r3, #2
 800426a:	89ba      	ldrh	r2, [r7, #12]
 800426c:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC2;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	3304      	adds	r3, #4
 8004272:	897a      	ldrh	r2, [r7, #10]
 8004274:	801a      	strh	r2, [r3, #0]
	buffer[3] = PC3;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	3306      	adds	r3, #6
 800427a:	893a      	ldrh	r2, [r7, #8]
 800427c:	801a      	strh	r2, [r3, #0]
}
 800427e:	bf00      	nop
 8004280:	3714      	adds	r7, #20
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	24001b40 	.word	0x24001b40

08004290 <poll_i2c_sensor>:


int16_t poll_i2c_sensor(const uint8_t TEMP_ADDR) {
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	4603      	mov	r3, r0
 8004298:	71fb      	strb	r3, [r7, #7]
	int16_t output;
	HAL_StatusTypeDef ret;
	raw_i2c[0] = REG_TEMP;
 800429a:	2200      	movs	r2, #0
 800429c:	4b20      	ldr	r3, [pc, #128]	; (8004320 <poll_i2c_sensor+0x90>)
 800429e:	701a      	strb	r2, [r3, #0]


	ret = HAL_I2C_Master_Transmit_DMA(&hi2c1, TEMP_ADDR, (uint8_t*) raw_i2c, 1);
 80042a0:	79fb      	ldrb	r3, [r7, #7]
 80042a2:	b299      	uxth	r1, r3
 80042a4:	2301      	movs	r3, #1
 80042a6:	4a1e      	ldr	r2, [pc, #120]	; (8004320 <poll_i2c_sensor+0x90>)
 80042a8:	481e      	ldr	r0, [pc, #120]	; (8004324 <poll_i2c_sensor+0x94>)
 80042aa:	f007 fafb 	bl	800b8a4 <HAL_I2C_Master_Transmit_DMA>
 80042ae:	4603      	mov	r3, r0
 80042b0:	737b      	strb	r3, [r7, #13]
	if (ret != HAL_OK) {
 80042b2:	7b7b      	ldrb	r3, [r7, #13]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d003      	beq.n	80042c0 <poll_i2c_sensor+0x30>
		printf("I2C TX Error\n");
 80042b8:	481b      	ldr	r0, [pc, #108]	; (8004328 <poll_i2c_sensor+0x98>)
 80042ba:	f016 fa65 	bl	801a788 <puts>
 80042be:	e028      	b.n	8004312 <poll_i2c_sensor+0x82>
	} else {
		/* Read 2 bytes from the temperature register */
		while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {};
 80042c0:	bf00      	nop
 80042c2:	4818      	ldr	r0, [pc, #96]	; (8004324 <poll_i2c_sensor+0x94>)
 80042c4:	f007 fdd5 	bl	800be72 <HAL_I2C_GetState>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b20      	cmp	r3, #32
 80042cc:	d1f9      	bne.n	80042c2 <poll_i2c_sensor+0x32>
		ret = HAL_I2C_Master_Receive_DMA(&hi2c1, TEMP_ADDR, (uint8_t*) raw_i2c, 2);
 80042ce:	79fb      	ldrb	r3, [r7, #7]
 80042d0:	b299      	uxth	r1, r3
 80042d2:	2302      	movs	r3, #2
 80042d4:	4a12      	ldr	r2, [pc, #72]	; (8004320 <poll_i2c_sensor+0x90>)
 80042d6:	4813      	ldr	r0, [pc, #76]	; (8004324 <poll_i2c_sensor+0x94>)
 80042d8:	f007 fbf8 	bl	800bacc <HAL_I2C_Master_Receive_DMA>
 80042dc:	4603      	mov	r3, r0
 80042de:	737b      	strb	r3, [r7, #13]
		if (ret != HAL_OK) {
 80042e0:	7b7b      	ldrb	r3, [r7, #13]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d003      	beq.n	80042ee <poll_i2c_sensor+0x5e>
			printf("I2C RX Error\n");
 80042e6:	4811      	ldr	r0, [pc, #68]	; (800432c <poll_i2c_sensor+0x9c>)
 80042e8:	f016 fa4e 	bl	801a788 <puts>
 80042ec:	e011      	b.n	8004312 <poll_i2c_sensor+0x82>
		} else {
			while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {};
 80042ee:	bf00      	nop
 80042f0:	480c      	ldr	r0, [pc, #48]	; (8004324 <poll_i2c_sensor+0x94>)
 80042f2:	f007 fdbe 	bl	800be72 <HAL_I2C_GetState>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b20      	cmp	r3, #32
 80042fa:	d1f9      	bne.n	80042f0 <poll_i2c_sensor+0x60>
			output = (int16_t) (raw_i2c[0] << 8);
 80042fc:	4b08      	ldr	r3, [pc, #32]	; (8004320 <poll_i2c_sensor+0x90>)
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	021b      	lsls	r3, r3, #8
 8004302:	81fb      	strh	r3, [r7, #14]
			output = (output | raw_i2c[1]) >> 3;
 8004304:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004308:	4a05      	ldr	r2, [pc, #20]	; (8004320 <poll_i2c_sensor+0x90>)
 800430a:	7852      	ldrb	r2, [r2, #1]
 800430c:	4313      	orrs	r3, r2
 800430e:	10db      	asrs	r3, r3, #3
 8004310:	81fb      	strh	r3, [r7, #14]
		}
	}
	return output;
 8004312:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8004316:	4618      	mov	r0, r3
 8004318:	3710      	adds	r7, #16
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	24001b50 	.word	0x24001b50
 8004324:	2400193c 	.word	0x2400193c
 8004328:	0801b2f0 	.word	0x0801b2f0
 800432c:	0801b300 	.word	0x0801b300

08004330 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi2_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004334:	4b28      	ldr	r3, [pc, #160]	; (80043d8 <MX_SPI1_Init+0xa8>)
 8004336:	4a29      	ldr	r2, [pc, #164]	; (80043dc <MX_SPI1_Init+0xac>)
 8004338:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800433a:	4b27      	ldr	r3, [pc, #156]	; (80043d8 <MX_SPI1_Init+0xa8>)
 800433c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004340:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8004342:	4b25      	ldr	r3, [pc, #148]	; (80043d8 <MX_SPI1_Init+0xa8>)
 8004344:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8004348:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800434a:	4b23      	ldr	r3, [pc, #140]	; (80043d8 <MX_SPI1_Init+0xa8>)
 800434c:	220f      	movs	r2, #15
 800434e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004350:	4b21      	ldr	r3, [pc, #132]	; (80043d8 <MX_SPI1_Init+0xa8>)
 8004352:	2200      	movs	r2, #0
 8004354:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004356:	4b20      	ldr	r3, [pc, #128]	; (80043d8 <MX_SPI1_Init+0xa8>)
 8004358:	2200      	movs	r2, #0
 800435a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800435c:	4b1e      	ldr	r3, [pc, #120]	; (80043d8 <MX_SPI1_Init+0xa8>)
 800435e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004362:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8004364:	4b1c      	ldr	r3, [pc, #112]	; (80043d8 <MX_SPI1_Init+0xa8>)
 8004366:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800436a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800436c:	4b1a      	ldr	r3, [pc, #104]	; (80043d8 <MX_SPI1_Init+0xa8>)
 800436e:	2200      	movs	r2, #0
 8004370:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004372:	4b19      	ldr	r3, [pc, #100]	; (80043d8 <MX_SPI1_Init+0xa8>)
 8004374:	2200      	movs	r2, #0
 8004376:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004378:	4b17      	ldr	r3, [pc, #92]	; (80043d8 <MX_SPI1_Init+0xa8>)
 800437a:	2200      	movs	r2, #0
 800437c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800437e:	4b16      	ldr	r3, [pc, #88]	; (80043d8 <MX_SPI1_Init+0xa8>)
 8004380:	2200      	movs	r2, #0
 8004382:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004384:	4b14      	ldr	r3, [pc, #80]	; (80043d8 <MX_SPI1_Init+0xa8>)
 8004386:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800438a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800438c:	4b12      	ldr	r3, [pc, #72]	; (80043d8 <MX_SPI1_Init+0xa8>)
 800438e:	2200      	movs	r2, #0
 8004390:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8004392:	4b11      	ldr	r3, [pc, #68]	; (80043d8 <MX_SPI1_Init+0xa8>)
 8004394:	2200      	movs	r2, #0
 8004396:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8004398:	4b0f      	ldr	r3, [pc, #60]	; (80043d8 <MX_SPI1_Init+0xa8>)
 800439a:	2200      	movs	r2, #0
 800439c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800439e:	4b0e      	ldr	r3, [pc, #56]	; (80043d8 <MX_SPI1_Init+0xa8>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80043a4:	4b0c      	ldr	r3, [pc, #48]	; (80043d8 <MX_SPI1_Init+0xa8>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80043aa:	4b0b      	ldr	r3, [pc, #44]	; (80043d8 <MX_SPI1_Init+0xa8>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80043b0:	4b09      	ldr	r3, [pc, #36]	; (80043d8 <MX_SPI1_Init+0xa8>)
 80043b2:	2200      	movs	r2, #0
 80043b4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80043b6:	4b08      	ldr	r3, [pc, #32]	; (80043d8 <MX_SPI1_Init+0xa8>)
 80043b8:	2200      	movs	r2, #0
 80043ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80043bc:	4b06      	ldr	r3, [pc, #24]	; (80043d8 <MX_SPI1_Init+0xa8>)
 80043be:	2200      	movs	r2, #0
 80043c0:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80043c2:	4805      	ldr	r0, [pc, #20]	; (80043d8 <MX_SPI1_Init+0xa8>)
 80043c4:	f00d fe04 	bl	8011fd0 <HAL_SPI_Init>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 80043ce:	f7ff fb77 	bl	8003ac0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80043d2:	bf00      	nop
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	24001b54 	.word	0x24001b54
 80043dc:	40013000 	.word	0x40013000

080043e0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80043e4:	4b28      	ldr	r3, [pc, #160]	; (8004488 <MX_SPI2_Init+0xa8>)
 80043e6:	4a29      	ldr	r2, [pc, #164]	; (800448c <MX_SPI2_Init+0xac>)
 80043e8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80043ea:	4b27      	ldr	r3, [pc, #156]	; (8004488 <MX_SPI2_Init+0xa8>)
 80043ec:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80043f0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80043f2:	4b25      	ldr	r3, [pc, #148]	; (8004488 <MX_SPI2_Init+0xa8>)
 80043f4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80043f8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 80043fa:	4b23      	ldr	r3, [pc, #140]	; (8004488 <MX_SPI2_Init+0xa8>)
 80043fc:	220f      	movs	r2, #15
 80043fe:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004400:	4b21      	ldr	r3, [pc, #132]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004402:	2200      	movs	r2, #0
 8004404:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004406:	4b20      	ldr	r3, [pc, #128]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004408:	2200      	movs	r2, #0
 800440a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800440c:	4b1e      	ldr	r3, [pc, #120]	; (8004488 <MX_SPI2_Init+0xa8>)
 800440e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004412:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8004414:	4b1c      	ldr	r3, [pc, #112]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004416:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800441a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800441c:	4b1a      	ldr	r3, [pc, #104]	; (8004488 <MX_SPI2_Init+0xa8>)
 800441e:	2200      	movs	r2, #0
 8004420:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004422:	4b19      	ldr	r3, [pc, #100]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004424:	2200      	movs	r2, #0
 8004426:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004428:	4b17      	ldr	r3, [pc, #92]	; (8004488 <MX_SPI2_Init+0xa8>)
 800442a:	2200      	movs	r2, #0
 800442c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800442e:	4b16      	ldr	r3, [pc, #88]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004430:	2200      	movs	r2, #0
 8004432:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004434:	4b14      	ldr	r3, [pc, #80]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004436:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800443a:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800443c:	4b12      	ldr	r3, [pc, #72]	; (8004488 <MX_SPI2_Init+0xa8>)
 800443e:	2200      	movs	r2, #0
 8004440:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8004442:	4b11      	ldr	r3, [pc, #68]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004444:	2200      	movs	r2, #0
 8004446:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8004448:	4b0f      	ldr	r3, [pc, #60]	; (8004488 <MX_SPI2_Init+0xa8>)
 800444a:	2200      	movs	r2, #0
 800444c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800444e:	4b0e      	ldr	r3, [pc, #56]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004450:	2200      	movs	r2, #0
 8004452:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8004454:	4b0c      	ldr	r3, [pc, #48]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004456:	2200      	movs	r2, #0
 8004458:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800445a:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <MX_SPI2_Init+0xa8>)
 800445c:	2200      	movs	r2, #0
 800445e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8004460:	4b09      	ldr	r3, [pc, #36]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004462:	2200      	movs	r2, #0
 8004464:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8004466:	4b08      	ldr	r3, [pc, #32]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004468:	2200      	movs	r2, #0
 800446a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800446c:	4b06      	ldr	r3, [pc, #24]	; (8004488 <MX_SPI2_Init+0xa8>)
 800446e:	2200      	movs	r2, #0
 8004470:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004472:	4805      	ldr	r0, [pc, #20]	; (8004488 <MX_SPI2_Init+0xa8>)
 8004474:	f00d fdac 	bl	8011fd0 <HAL_SPI_Init>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 800447e:	f7ff fb1f 	bl	8003ac0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004482:	bf00      	nop
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	24001bdc 	.word	0x24001bdc
 800448c:	40003800 	.word	0x40003800

08004490 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b0bc      	sub	sp, #240	; 0xf0
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004498:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800449c:	2200      	movs	r2, #0
 800449e:	601a      	str	r2, [r3, #0]
 80044a0:	605a      	str	r2, [r3, #4]
 80044a2:	609a      	str	r2, [r3, #8]
 80044a4:	60da      	str	r2, [r3, #12]
 80044a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80044a8:	f107 0318 	add.w	r3, r7, #24
 80044ac:	22c0      	movs	r2, #192	; 0xc0
 80044ae:	2100      	movs	r1, #0
 80044b0:	4618      	mov	r0, r3
 80044b2:	f016 f8f3 	bl	801a69c <memset>
  if(spiHandle->Instance==SPI1)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a83      	ldr	r2, [pc, #524]	; (80046c8 <HAL_SPI_MspInit+0x238>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d17c      	bne.n	80045ba <HAL_SPI_MspInit+0x12a>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80044c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80044c4:	f04f 0300 	mov.w	r3, #0
 80044c8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80044cc:	2300      	movs	r3, #0
 80044ce:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80044d0:	f107 0318 	add.w	r3, r7, #24
 80044d4:	4618      	mov	r0, r3
 80044d6:	f00a fd5b 	bl	800ef90 <HAL_RCCEx_PeriphCLKConfig>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d001      	beq.n	80044e4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80044e0:	f7ff faee 	bl	8003ac0 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80044e4:	4b79      	ldr	r3, [pc, #484]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 80044e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80044ea:	4a78      	ldr	r2, [pc, #480]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 80044ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80044f0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80044f4:	4b75      	ldr	r3, [pc, #468]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 80044f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80044fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044fe:	617b      	str	r3, [r7, #20]
 8004500:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004502:	4b72      	ldr	r3, [pc, #456]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 8004504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004508:	4a70      	ldr	r2, [pc, #448]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 800450a:	f043 0302 	orr.w	r3, r3, #2
 800450e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004512:	4b6e      	ldr	r3, [pc, #440]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 8004514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	613b      	str	r3, [r7, #16]
 800451e:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8004520:	2318      	movs	r3, #24
 8004522:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004526:	2302      	movs	r3, #2
 8004528:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800452c:	2300      	movs	r3, #0
 800452e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004532:	2300      	movs	r3, #0
 8004534:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004538:	2305      	movs	r3, #5
 800453a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800453e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004542:	4619      	mov	r1, r3
 8004544:	4862      	ldr	r0, [pc, #392]	; (80046d0 <HAL_SPI_MspInit+0x240>)
 8004546:	f006 ff2f 	bl	800b3a8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream4;
 800454a:	4b62      	ldr	r3, [pc, #392]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 800454c:	4a62      	ldr	r2, [pc, #392]	; (80046d8 <HAL_SPI_MspInit+0x248>)
 800454e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8004550:	4b60      	ldr	r3, [pc, #384]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 8004552:	2225      	movs	r2, #37	; 0x25
 8004554:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004556:	4b5f      	ldr	r3, [pc, #380]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 8004558:	2200      	movs	r2, #0
 800455a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800455c:	4b5d      	ldr	r3, [pc, #372]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 800455e:	2200      	movs	r2, #0
 8004560:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004562:	4b5c      	ldr	r3, [pc, #368]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 8004564:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004568:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800456a:	4b5a      	ldr	r3, [pc, #360]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 800456c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004570:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004572:	4b58      	ldr	r3, [pc, #352]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 8004574:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004578:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800457a:	4b56      	ldr	r3, [pc, #344]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 800457c:	2200      	movs	r2, #0
 800457e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004580:	4b54      	ldr	r3, [pc, #336]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 8004582:	2200      	movs	r2, #0
 8004584:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004586:	4b53      	ldr	r3, [pc, #332]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 8004588:	2200      	movs	r2, #0
 800458a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800458c:	4851      	ldr	r0, [pc, #324]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 800458e:	f003 fddb 	bl	8008148 <HAL_DMA_Init>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d001      	beq.n	800459c <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8004598:	f7ff fa92 	bl	8003ac0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a4d      	ldr	r2, [pc, #308]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 80045a0:	67da      	str	r2, [r3, #124]	; 0x7c
 80045a2:	4a4c      	ldr	r2, [pc, #304]	; (80046d4 <HAL_SPI_MspInit+0x244>)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80045a8:	2200      	movs	r2, #0
 80045aa:	2105      	movs	r1, #5
 80045ac:	2023      	movs	r0, #35	; 0x23
 80045ae:	f003 f99d 	bl	80078ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80045b2:	2023      	movs	r0, #35	; 0x23
 80045b4:	f003 f9b4 	bl	8007920 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80045b8:	e081      	b.n	80046be <HAL_SPI_MspInit+0x22e>
  else if(spiHandle->Instance==SPI2)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a47      	ldr	r2, [pc, #284]	; (80046dc <HAL_SPI_MspInit+0x24c>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d17c      	bne.n	80046be <HAL_SPI_MspInit+0x22e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80045c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80045c8:	f04f 0300 	mov.w	r3, #0
 80045cc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80045d0:	2300      	movs	r3, #0
 80045d2:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80045d4:	f107 0318 	add.w	r3, r7, #24
 80045d8:	4618      	mov	r0, r3
 80045da:	f00a fcd9 	bl	800ef90 <HAL_RCCEx_PeriphCLKConfig>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d001      	beq.n	80045e8 <HAL_SPI_MspInit+0x158>
      Error_Handler();
 80045e4:	f7ff fa6c 	bl	8003ac0 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80045e8:	4b38      	ldr	r3, [pc, #224]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 80045ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80045ee:	4a37      	ldr	r2, [pc, #220]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 80045f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045f4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80045f8:	4b34      	ldr	r3, [pc, #208]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 80045fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80045fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004602:	60fb      	str	r3, [r7, #12]
 8004604:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004606:	4b31      	ldr	r3, [pc, #196]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 8004608:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800460c:	4a2f      	ldr	r2, [pc, #188]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 800460e:	f043 0302 	orr.w	r3, r3, #2
 8004612:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004616:	4b2d      	ldr	r3, [pc, #180]	; (80046cc <HAL_SPI_MspInit+0x23c>)
 8004618:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	60bb      	str	r3, [r7, #8]
 8004622:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8004624:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8004628:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800462c:	2302      	movs	r3, #2
 800462e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004632:	2300      	movs	r3, #0
 8004634:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004638:	2300      	movs	r3, #0
 800463a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800463e:	2305      	movs	r3, #5
 8004640:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004644:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004648:	4619      	mov	r1, r3
 800464a:	4821      	ldr	r0, [pc, #132]	; (80046d0 <HAL_SPI_MspInit+0x240>)
 800464c:	f006 feac 	bl	800b3a8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8004650:	4b23      	ldr	r3, [pc, #140]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 8004652:	4a24      	ldr	r2, [pc, #144]	; (80046e4 <HAL_SPI_MspInit+0x254>)
 8004654:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8004656:	4b22      	ldr	r3, [pc, #136]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 8004658:	2227      	movs	r2, #39	; 0x27
 800465a:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800465c:	4b20      	ldr	r3, [pc, #128]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 800465e:	2200      	movs	r2, #0
 8004660:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004662:	4b1f      	ldr	r3, [pc, #124]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 8004664:	2200      	movs	r2, #0
 8004666:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004668:	4b1d      	ldr	r3, [pc, #116]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 800466a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800466e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004670:	4b1b      	ldr	r3, [pc, #108]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 8004672:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004676:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004678:	4b19      	ldr	r3, [pc, #100]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 800467a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800467e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8004680:	4b17      	ldr	r3, [pc, #92]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 8004682:	2200      	movs	r2, #0
 8004684:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004686:	4b16      	ldr	r3, [pc, #88]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 8004688:	2200      	movs	r2, #0
 800468a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800468c:	4b14      	ldr	r3, [pc, #80]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 800468e:	2200      	movs	r2, #0
 8004690:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004692:	4813      	ldr	r0, [pc, #76]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 8004694:	f003 fd58 	bl	8008148 <HAL_DMA_Init>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <HAL_SPI_MspInit+0x212>
      Error_Handler();
 800469e:	f7ff fa0f 	bl	8003ac0 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a0e      	ldr	r2, [pc, #56]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 80046a6:	67da      	str	r2, [r3, #124]	; 0x7c
 80046a8:	4a0d      	ldr	r2, [pc, #52]	; (80046e0 <HAL_SPI_MspInit+0x250>)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80046ae:	2200      	movs	r2, #0
 80046b0:	2105      	movs	r1, #5
 80046b2:	2024      	movs	r0, #36	; 0x24
 80046b4:	f003 f91a 	bl	80078ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80046b8:	2024      	movs	r0, #36	; 0x24
 80046ba:	f003 f931 	bl	8007920 <HAL_NVIC_EnableIRQ>
}
 80046be:	bf00      	nop
 80046c0:	37f0      	adds	r7, #240	; 0xf0
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	40013000 	.word	0x40013000
 80046cc:	58024400 	.word	0x58024400
 80046d0:	58020400 	.word	0x58020400
 80046d4:	24001c64 	.word	0x24001c64
 80046d8:	40020070 	.word	0x40020070
 80046dc:	40003800 	.word	0x40003800
 80046e0:	24001cdc 	.word	0x24001cdc
 80046e4:	40020058 	.word	0x40020058

080046e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80046ee:	4b0c      	ldr	r3, [pc, #48]	; (8004720 <HAL_MspInit+0x38>)
 80046f0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80046f4:	4a0a      	ldr	r2, [pc, #40]	; (8004720 <HAL_MspInit+0x38>)
 80046f6:	f043 0302 	orr.w	r3, r3, #2
 80046fa:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80046fe:	4b08      	ldr	r3, [pc, #32]	; (8004720 <HAL_MspInit+0x38>)
 8004700:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	607b      	str	r3, [r7, #4]
 800470a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800470c:	2200      	movs	r2, #0
 800470e:	210f      	movs	r1, #15
 8004710:	f06f 0001 	mvn.w	r0, #1
 8004714:	f003 f8ea 	bl	80078ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004718:	bf00      	nop
 800471a:	3708      	adds	r7, #8
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}
 8004720:	58024400 	.word	0x58024400

08004724 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b090      	sub	sp, #64	; 0x40
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2b0f      	cmp	r3, #15
 8004730:	d827      	bhi.n	8004782 <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8004732:	2200      	movs	r2, #0
 8004734:	6879      	ldr	r1, [r7, #4]
 8004736:	2036      	movs	r0, #54	; 0x36
 8004738:	f003 f8d8 	bl	80078ec <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800473c:	2036      	movs	r0, #54	; 0x36
 800473e:	f003 f8ef 	bl	8007920 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8004742:	4a29      	ldr	r2, [pc, #164]	; (80047e8 <HAL_InitTick+0xc4>)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004748:	4b28      	ldr	r3, [pc, #160]	; (80047ec <HAL_InitTick+0xc8>)
 800474a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800474e:	4a27      	ldr	r2, [pc, #156]	; (80047ec <HAL_InitTick+0xc8>)
 8004750:	f043 0310 	orr.w	r3, r3, #16
 8004754:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004758:	4b24      	ldr	r3, [pc, #144]	; (80047ec <HAL_InitTick+0xc8>)
 800475a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800475e:	f003 0310 	and.w	r3, r3, #16
 8004762:	60fb      	str	r3, [r7, #12]
 8004764:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004766:	f107 0210 	add.w	r2, r7, #16
 800476a:	f107 0314 	add.w	r3, r7, #20
 800476e:	4611      	mov	r1, r2
 8004770:	4618      	mov	r0, r3
 8004772:	f00a fbcb 	bl	800ef0c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004778:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800477a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800477c:	2b00      	cmp	r3, #0
 800477e:	d106      	bne.n	800478e <HAL_InitTick+0x6a>
 8004780:	e001      	b.n	8004786 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e02b      	b.n	80047de <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004786:	f00a fb95 	bl	800eeb4 <HAL_RCC_GetPCLK1Freq>
 800478a:	63f8      	str	r0, [r7, #60]	; 0x3c
 800478c:	e004      	b.n	8004798 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800478e:	f00a fb91 	bl	800eeb4 <HAL_RCC_GetPCLK1Freq>
 8004792:	4603      	mov	r3, r0
 8004794:	005b      	lsls	r3, r3, #1
 8004796:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004798:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800479a:	4a15      	ldr	r2, [pc, #84]	; (80047f0 <HAL_InitTick+0xcc>)
 800479c:	fba2 2303 	umull	r2, r3, r2, r3
 80047a0:	0c9b      	lsrs	r3, r3, #18
 80047a2:	3b01      	subs	r3, #1
 80047a4:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80047a6:	4b13      	ldr	r3, [pc, #76]	; (80047f4 <HAL_InitTick+0xd0>)
 80047a8:	4a13      	ldr	r2, [pc, #76]	; (80047f8 <HAL_InitTick+0xd4>)
 80047aa:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80047ac:	4b11      	ldr	r3, [pc, #68]	; (80047f4 <HAL_InitTick+0xd0>)
 80047ae:	f240 32e7 	movw	r2, #999	; 0x3e7
 80047b2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80047b4:	4a0f      	ldr	r2, [pc, #60]	; (80047f4 <HAL_InitTick+0xd0>)
 80047b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047b8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80047ba:	4b0e      	ldr	r3, [pc, #56]	; (80047f4 <HAL_InitTick+0xd0>)
 80047bc:	2200      	movs	r2, #0
 80047be:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047c0:	4b0c      	ldr	r3, [pc, #48]	; (80047f4 <HAL_InitTick+0xd0>)
 80047c2:	2200      	movs	r2, #0
 80047c4:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80047c6:	480b      	ldr	r0, [pc, #44]	; (80047f4 <HAL_InitTick+0xd0>)
 80047c8:	f00e f9a1 	bl	8012b0e <HAL_TIM_Base_Init>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d104      	bne.n	80047dc <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80047d2:	4808      	ldr	r0, [pc, #32]	; (80047f4 <HAL_InitTick+0xd0>)
 80047d4:	f00e f9f2 	bl	8012bbc <HAL_TIM_Base_Start_IT>
 80047d8:	4603      	mov	r3, r0
 80047da:	e000      	b.n	80047de <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3740      	adds	r7, #64	; 0x40
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	240000cc 	.word	0x240000cc
 80047ec:	58024400 	.word	0x58024400
 80047f0:	431bde83 	.word	0x431bde83
 80047f4:	24001d54 	.word	0x24001d54
 80047f8:	40001000 	.word	0x40001000

080047fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80047fc:	b480      	push	{r7}
 80047fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8004800:	e7fe      	b.n	8004800 <NMI_Handler+0x4>

08004802 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004802:	b480      	push	{r7}
 8004804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004806:	e7fe      	b.n	8004806 <HardFault_Handler+0x4>

08004808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004808:	b480      	push	{r7}
 800480a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800480c:	e7fe      	b.n	800480c <MemManage_Handler+0x4>

0800480e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800480e:	b480      	push	{r7}
 8004810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004812:	e7fe      	b.n	8004812 <BusFault_Handler+0x4>

08004814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004814:	b480      	push	{r7}
 8004816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004818:	e7fe      	b.n	8004818 <UsageFault_Handler+0x4>

0800481a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800481a:	b480      	push	{r7}
 800481c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800481e:	bf00      	nop
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800482c:	4802      	ldr	r0, [pc, #8]	; (8004838 <DMA1_Stream0_IRQHandler+0x10>)
 800482e:	f004 ffb5 	bl	800979c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004832:	bf00      	nop
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	24000224 	.word	0x24000224

0800483c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8004840:	4802      	ldr	r0, [pc, #8]	; (800484c <DMA1_Stream1_IRQHandler+0x10>)
 8004842:	f004 ffab 	bl	800979c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004846:	bf00      	nop
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	2400029c 	.word	0x2400029c

08004850 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004854:	4802      	ldr	r0, [pc, #8]	; (8004860 <DMA1_Stream2_IRQHandler+0x10>)
 8004856:	f004 ffa1 	bl	800979c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800485a:	bf00      	nop
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	24001ed0 	.word	0x24001ed0

08004864 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004868:	4802      	ldr	r0, [pc, #8]	; (8004874 <DMA1_Stream3_IRQHandler+0x10>)
 800486a:	f004 ff97 	bl	800979c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800486e:	bf00      	nop
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	24001cdc 	.word	0x24001cdc

08004878 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800487c:	4802      	ldr	r0, [pc, #8]	; (8004888 <DMA1_Stream4_IRQHandler+0x10>)
 800487e:	f004 ff8d 	bl	800979c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004882:	bf00      	nop
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	24001c64 	.word	0x24001c64

0800488c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8004890:	4802      	ldr	r0, [pc, #8]	; (800489c <DMA1_Stream5_IRQHandler+0x10>)
 8004892:	f004 ff83 	bl	800979c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004896:	bf00      	nop
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	24000328 	.word	0x24000328

080048a0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80048a4:	4802      	ldr	r0, [pc, #8]	; (80048b0 <DMA1_Stream6_IRQHandler+0x10>)
 80048a6:	f004 ff79 	bl	800979c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80048aa:	bf00      	nop
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	24001990 	.word	0x24001990

080048b4 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80048b8:	4802      	ldr	r0, [pc, #8]	; (80048c4 <TIM1_BRK_IRQHandler+0x10>)
 80048ba:	f00e fc96 	bl	80131ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80048be:	bf00      	nop
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	24001da4 	.word	0x24001da4

080048c8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80048cc:	4802      	ldr	r0, [pc, #8]	; (80048d8 <TIM1_UP_IRQHandler+0x10>)
 80048ce:	f00e fc8c 	bl	80131ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80048d2:	bf00      	nop
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	24001da4 	.word	0x24001da4

080048dc <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80048e0:	4802      	ldr	r0, [pc, #8]	; (80048ec <TIM1_TRG_COM_IRQHandler+0x10>)
 80048e2:	f00e fc82 	bl	80131ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 80048e6:	bf00      	nop
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	24001da4 	.word	0x24001da4

080048f0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80048f4:	4802      	ldr	r0, [pc, #8]	; (8004900 <TIM1_CC_IRQHandler+0x10>)
 80048f6:	f00e fc78 	bl	80131ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80048fa:	bf00      	nop
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	24001da4 	.word	0x24001da4

08004904 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004908:	4802      	ldr	r0, [pc, #8]	; (8004914 <TIM2_IRQHandler+0x10>)
 800490a:	f00e fc6e 	bl	80131ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800490e:	bf00      	nop
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	24001df0 	.word	0x24001df0

08004918 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800491c:	4802      	ldr	r0, [pc, #8]	; (8004928 <I2C1_EV_IRQHandler+0x10>)
 800491e:	f007 f9c5 	bl	800bcac <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004922:	bf00      	nop
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	2400193c 	.word	0x2400193c

0800492c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004930:	4802      	ldr	r0, [pc, #8]	; (800493c <I2C1_ER_IRQHandler+0x10>)
 8004932:	f007 f9d5 	bl	800bce0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004936:	bf00      	nop
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	2400193c 	.word	0x2400193c

08004940 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004944:	4802      	ldr	r0, [pc, #8]	; (8004950 <SPI1_IRQHandler+0x10>)
 8004946:	f00d fdaf 	bl	80124a8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800494a:	bf00      	nop
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	24001b54 	.word	0x24001b54

08004954 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004958:	4802      	ldr	r0, [pc, #8]	; (8004964 <SPI2_IRQHandler+0x10>)
 800495a:	f00d fda5 	bl	80124a8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800495e:	bf00      	nop
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	24001bdc 	.word	0x24001bdc

08004968 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800496c:	4802      	ldr	r0, [pc, #8]	; (8004978 <USART1_IRQHandler+0x10>)
 800496e:	f00f ff7f 	bl	8014870 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004972:	bf00      	nop
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	24001e3c 	.word	0x24001e3c

0800497c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004980:	4802      	ldr	r0, [pc, #8]	; (800498c <DMA1_Stream7_IRQHandler+0x10>)
 8004982:	f004 ff0b 	bl	800979c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8004986:	bf00      	nop
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	24001a08 	.word	0x24001a08

08004990 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac1.State != HAL_DAC_STATE_RESET) {
 8004994:	4b06      	ldr	r3, [pc, #24]	; (80049b0 <TIM6_DAC_IRQHandler+0x20>)
 8004996:	791b      	ldrb	r3, [r3, #4]
 8004998:	b2db      	uxtb	r3, r3
 800499a:	2b00      	cmp	r3, #0
 800499c:	d002      	beq.n	80049a4 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac1);
 800499e:	4804      	ldr	r0, [pc, #16]	; (80049b0 <TIM6_DAC_IRQHandler+0x20>)
 80049a0:	f003 f953 	bl	8007c4a <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 80049a4:	4803      	ldr	r0, [pc, #12]	; (80049b4 <TIM6_DAC_IRQHandler+0x24>)
 80049a6:	f00e fc20 	bl	80131ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80049aa:	bf00      	nop
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	24000314 	.word	0x24000314
 80049b4:	24001d54 	.word	0x24001d54

080049b8 <ITM_SendChar>:

// ITM Register Address
#define ITM_STIMULUS_PORT0 *((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN *((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch) {
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	4603      	mov	r3, r0
 80049c0:	71fb      	strb	r3, [r7, #7]
	DEMCR |= (1 << 24);
 80049c2:	4b0f      	ldr	r3, [pc, #60]	; (8004a00 <ITM_SendChar+0x48>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a0e      	ldr	r2, [pc, #56]	; (8004a00 <ITM_SendChar+0x48>)
 80049c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049cc:	6013      	str	r3, [r2, #0]

	ITM_TRACE_EN |= (1 << 0);
 80049ce:	4b0d      	ldr	r3, [pc, #52]	; (8004a04 <ITM_SendChar+0x4c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a0c      	ldr	r2, [pc, #48]	; (8004a04 <ITM_SendChar+0x4c>)
 80049d4:	f043 0301 	orr.w	r3, r3, #1
 80049d8:	6013      	str	r3, [r2, #0]

	while (!(ITM_STIMULUS_PORT0 & 1))
 80049da:	bf00      	nop
 80049dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d0f8      	beq.n	80049dc <ITM_SendChar+0x24>
		;

	ITM_STIMULUS_PORT0 = ch;
 80049ea:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80049ee:	79fb      	ldrb	r3, [r7, #7]
 80049f0:	6013      	str	r3, [r2, #0]
}
 80049f2:	bf00      	nop
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	e000edfc 	.word	0xe000edfc
 8004a04:	e0000e00 	.word	0xe0000e00

08004a08 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b086      	sub	sp, #24
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004a14:	2300      	movs	r3, #0
 8004a16:	617b      	str	r3, [r7, #20]
 8004a18:	e00a      	b.n	8004a30 <_read+0x28>
		*ptr++ = __io_getchar();
 8004a1a:	f3af 8000 	nop.w
 8004a1e:	4601      	mov	r1, r0
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	1c5a      	adds	r2, r3, #1
 8004a24:	60ba      	str	r2, [r7, #8]
 8004a26:	b2ca      	uxtb	r2, r1
 8004a28:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	3301      	adds	r3, #1
 8004a2e:	617b      	str	r3, [r7, #20]
 8004a30:	697a      	ldr	r2, [r7, #20]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	dbf0      	blt.n	8004a1a <_read+0x12>
	}

	return len;
 8004a38:	687b      	ldr	r3, [r7, #4]
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3718      	adds	r7, #24
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b086      	sub	sp, #24
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	60f8      	str	r0, [r7, #12]
 8004a4a:	60b9      	str	r1, [r7, #8]
 8004a4c:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004a4e:	2300      	movs	r3, #0
 8004a50:	617b      	str	r3, [r7, #20]
 8004a52:	e009      	b.n	8004a68 <_write+0x26>
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	1c5a      	adds	r2, r3, #1
 8004a58:	60ba      	str	r2, [r7, #8]
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f7ff ffab 	bl	80049b8 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	3301      	adds	r3, #1
 8004a66:	617b      	str	r3, [r7, #20]
 8004a68:	697a      	ldr	r2, [r7, #20]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	dbf1      	blt.n	8004a54 <_write+0x12>
	}
	return len;
 8004a70:	687b      	ldr	r3, [r7, #4]
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3718      	adds	r7, #24
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}

08004a7a <_close>:

int _close(int file) {
 8004a7a:	b480      	push	{r7}
 8004a7c:	b083      	sub	sp, #12
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8004a82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	370c      	adds	r7, #12
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr

08004a92 <_fstat>:

int _fstat(int file, struct stat *st) {
 8004a92:	b480      	push	{r7}
 8004a94:	b083      	sub	sp, #12
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
 8004a9a:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004aa2:	605a      	str	r2, [r3, #4]
	return 0;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr

08004ab2 <_isatty>:

int _isatty(int file) {
 8004ab2:	b480      	push	{r7}
 8004ab4:	b083      	sub	sp, #12
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8004aba:	2301      	movs	r3, #1
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3714      	adds	r7, #20
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
	...

08004ae4 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b086      	sub	sp, #24
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8004aec:	4a14      	ldr	r2, [pc, #80]	; (8004b40 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8004aee:	4b15      	ldr	r3, [pc, #84]	; (8004b44 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8004af0:	1ad3      	subs	r3, r2, r3
 8004af2:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8004af8:	4b13      	ldr	r3, [pc, #76]	; (8004b48 <_sbrk+0x64>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d102      	bne.n	8004b06 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8004b00:	4b11      	ldr	r3, [pc, #68]	; (8004b48 <_sbrk+0x64>)
 8004b02:	4a12      	ldr	r2, [pc, #72]	; (8004b4c <_sbrk+0x68>)
 8004b04:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8004b06:	4b10      	ldr	r3, [pc, #64]	; (8004b48 <_sbrk+0x64>)
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d207      	bcs.n	8004b24 <_sbrk+0x40>
		errno = ENOMEM;
 8004b14:	f015 fd8a 	bl	801a62c <__errno>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	220c      	movs	r2, #12
 8004b1c:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8004b1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004b22:	e009      	b.n	8004b38 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8004b24:	4b08      	ldr	r3, [pc, #32]	; (8004b48 <_sbrk+0x64>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8004b2a:	4b07      	ldr	r3, [pc, #28]	; (8004b48 <_sbrk+0x64>)
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4413      	add	r3, r2
 8004b32:	4a05      	ldr	r2, [pc, #20]	; (8004b48 <_sbrk+0x64>)
 8004b34:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8004b36:	68fb      	ldr	r3, [r7, #12]
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3718      	adds	r7, #24
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	24080000 	.word	0x24080000
 8004b44:	00000400 	.word	0x00000400
 8004b48:	24001da0 	.word	0x24001da0
 8004b4c:	24006980 	.word	0x24006980

08004b50 <SystemInit>:
 *         Initialize the FPU setting and  vector table location
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8004b50:	b480      	push	{r7}
 8004b52:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 8004b54:	4b37      	ldr	r3, [pc, #220]	; (8004c34 <SystemInit+0xe4>)
 8004b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b5a:	4a36      	ldr	r2, [pc, #216]	; (8004c34 <SystemInit+0xe4>)
 8004b5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/

	/* Increasing the CPU frequency */
	if (FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 8004b64:	4b34      	ldr	r3, [pc, #208]	; (8004c38 <SystemInit+0xe8>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 030f 	and.w	r3, r3, #15
 8004b6c:	2b06      	cmp	r3, #6
 8004b6e:	d807      	bhi.n	8004b80 <SystemInit+0x30>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8004b70:	4b31      	ldr	r3, [pc, #196]	; (8004c38 <SystemInit+0xe8>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f023 030f 	bic.w	r3, r3, #15
 8004b78:	4a2f      	ldr	r2, [pc, #188]	; (8004c38 <SystemInit+0xe8>)
 8004b7a:	f043 0307 	orr.w	r3, r3, #7
 8004b7e:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

	/* Set HSION bit */
	RCC->CR |= RCC_CR_HSION;
 8004b80:	4b2e      	ldr	r3, [pc, #184]	; (8004c3c <SystemInit+0xec>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a2d      	ldr	r2, [pc, #180]	; (8004c3c <SystemInit+0xec>)
 8004b86:	f043 0301 	orr.w	r3, r3, #1
 8004b8a:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 8004b8c:	4b2b      	ldr	r3, [pc, #172]	; (8004c3c <SystemInit+0xec>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	611a      	str	r2, [r3, #16]

	/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
	RCC->CR &= 0xEAF6ED7FU;
 8004b92:	4b2a      	ldr	r3, [pc, #168]	; (8004c3c <SystemInit+0xec>)
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	4929      	ldr	r1, [pc, #164]	; (8004c3c <SystemInit+0xec>)
 8004b98:	4b29      	ldr	r3, [pc, #164]	; (8004c40 <SystemInit+0xf0>)
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	600b      	str	r3, [r1, #0]

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 8004b9e:	4b26      	ldr	r3, [pc, #152]	; (8004c38 <SystemInit+0xe8>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0308 	and.w	r3, r3, #8
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d007      	beq.n	8004bba <SystemInit+0x6a>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8004baa:	4b23      	ldr	r3, [pc, #140]	; (8004c38 <SystemInit+0xe8>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f023 030f 	bic.w	r3, r3, #15
 8004bb2:	4a21      	ldr	r2, [pc, #132]	; (8004c38 <SystemInit+0xe8>)
 8004bb4:	f043 0307 	orr.w	r3, r3, #7
 8004bb8:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

#if defined(D3_SRAM_BASE)
	/* Reset D1CFGR register */
	RCC->D1CFGR = 0x00000000;
 8004bba:	4b20      	ldr	r3, [pc, #128]	; (8004c3c <SystemInit+0xec>)
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	619a      	str	r2, [r3, #24]

	/* Reset D2CFGR register */
	RCC->D2CFGR = 0x00000000;
 8004bc0:	4b1e      	ldr	r3, [pc, #120]	; (8004c3c <SystemInit+0xec>)
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	61da      	str	r2, [r3, #28]

	/* Reset D3CFGR register */
	RCC->D3CFGR = 0x00000000;
 8004bc6:	4b1d      	ldr	r3, [pc, #116]	; (8004c3c <SystemInit+0xec>)
 8004bc8:	2200      	movs	r2, #0
 8004bca:	621a      	str	r2, [r3, #32]

	/* Reset SRDCFGR register */
	RCC->SRDCFGR = 0x00000000;
#endif
	/* Reset PLLCKSELR register */
	RCC->PLLCKSELR = 0x02020200;
 8004bcc:	4b1b      	ldr	r3, [pc, #108]	; (8004c3c <SystemInit+0xec>)
 8004bce:	4a1d      	ldr	r2, [pc, #116]	; (8004c44 <SystemInit+0xf4>)
 8004bd0:	629a      	str	r2, [r3, #40]	; 0x28

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x01FF0000;
 8004bd2:	4b1a      	ldr	r3, [pc, #104]	; (8004c3c <SystemInit+0xec>)
 8004bd4:	4a1c      	ldr	r2, [pc, #112]	; (8004c48 <SystemInit+0xf8>)
 8004bd6:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Reset PLL1DIVR register */
	RCC->PLL1DIVR = 0x01010280;
 8004bd8:	4b18      	ldr	r3, [pc, #96]	; (8004c3c <SystemInit+0xec>)
 8004bda:	4a1c      	ldr	r2, [pc, #112]	; (8004c4c <SystemInit+0xfc>)
 8004bdc:	631a      	str	r2, [r3, #48]	; 0x30
	/* Reset PLL1FRACR register */
	RCC->PLL1FRACR = 0x00000000;
 8004bde:	4b17      	ldr	r3, [pc, #92]	; (8004c3c <SystemInit+0xec>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	635a      	str	r2, [r3, #52]	; 0x34

	/* Reset PLL2DIVR register */
	RCC->PLL2DIVR = 0x01010280;
 8004be4:	4b15      	ldr	r3, [pc, #84]	; (8004c3c <SystemInit+0xec>)
 8004be6:	4a19      	ldr	r2, [pc, #100]	; (8004c4c <SystemInit+0xfc>)
 8004be8:	639a      	str	r2, [r3, #56]	; 0x38

	/* Reset PLL2FRACR register */

	RCC->PLL2FRACR = 0x00000000;
 8004bea:	4b14      	ldr	r3, [pc, #80]	; (8004c3c <SystemInit+0xec>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	63da      	str	r2, [r3, #60]	; 0x3c
	/* Reset PLL3DIVR register */
	RCC->PLL3DIVR = 0x01010280;
 8004bf0:	4b12      	ldr	r3, [pc, #72]	; (8004c3c <SystemInit+0xec>)
 8004bf2:	4a16      	ldr	r2, [pc, #88]	; (8004c4c <SystemInit+0xfc>)
 8004bf4:	641a      	str	r2, [r3, #64]	; 0x40

	/* Reset PLL3FRACR register */
	RCC->PLL3FRACR = 0x00000000;
 8004bf6:	4b11      	ldr	r3, [pc, #68]	; (8004c3c <SystemInit+0xec>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	645a      	str	r2, [r3, #68]	; 0x44

	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8004bfc:	4b0f      	ldr	r3, [pc, #60]	; (8004c3c <SystemInit+0xec>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a0e      	ldr	r2, [pc, #56]	; (8004c3c <SystemInit+0xec>)
 8004c02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c06:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIER = 0x00000000;
 8004c08:	4b0c      	ldr	r3, [pc, #48]	; (8004c3c <SystemInit+0xec>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
	/* dual core CM7 or single core line */
	if ((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U) {
 8004c0e:	4b10      	ldr	r3, [pc, #64]	; (8004c50 <SystemInit+0x100>)
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	4b10      	ldr	r3, [pc, #64]	; (8004c54 <SystemInit+0x104>)
 8004c14:	4013      	ands	r3, r2
 8004c16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c1a:	d202      	bcs.n	8004c22 <SystemInit+0xd2>
		/* if stm32h7 revY*/
		/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
		*((__IO uint32_t*) 0x51008108) = 0x000000001U;
 8004c1c:	4b0e      	ldr	r3, [pc, #56]	; (8004c58 <SystemInit+0x108>)
 8004c1e:	2201      	movs	r2, #1
 8004c20:	601a      	str	r2, [r3, #0]
	/*
	 * Disable the FMC bank1 (enabled after reset).
	 * This, prevents CPU speculation access on this bank which blocks the use of FMC during
	 * 24us. During this time the others FMC master (such as LTDC) cannot use it!
	 */
	FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004c22:	4b0e      	ldr	r3, [pc, #56]	; (8004c5c <SystemInit+0x10c>)
 8004c24:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8004c28:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004c2a:	bf00      	nop
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr
 8004c34:	e000ed00 	.word	0xe000ed00
 8004c38:	52002000 	.word	0x52002000
 8004c3c:	58024400 	.word	0x58024400
 8004c40:	eaf6ed7f 	.word	0xeaf6ed7f
 8004c44:	02020200 	.word	0x02020200
 8004c48:	01ff0000 	.word	0x01ff0000
 8004c4c:	01010280 	.word	0x01010280
 8004c50:	5c001000 	.word	0x5c001000
 8004c54:	ffff0000 	.word	0xffff0000
 8004c58:	51008108 	.word	0x51008108
 8004c5c:	52004000 	.word	0x52004000

08004c60 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b09a      	sub	sp, #104	; 0x68
 8004c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004c66:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	601a      	str	r2, [r3, #0]
 8004c6e:	605a      	str	r2, [r3, #4]
 8004c70:	609a      	str	r2, [r3, #8]
 8004c72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c74:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004c78:	2200      	movs	r2, #0
 8004c7a:	601a      	str	r2, [r3, #0]
 8004c7c:	605a      	str	r2, [r3, #4]
 8004c7e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c80:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004c84:	2200      	movs	r2, #0
 8004c86:	601a      	str	r2, [r3, #0]
 8004c88:	605a      	str	r2, [r3, #4]
 8004c8a:	609a      	str	r2, [r3, #8]
 8004c8c:	60da      	str	r2, [r3, #12]
 8004c8e:	611a      	str	r2, [r3, #16]
 8004c90:	615a      	str	r2, [r3, #20]
 8004c92:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004c94:	1d3b      	adds	r3, r7, #4
 8004c96:	222c      	movs	r2, #44	; 0x2c
 8004c98:	2100      	movs	r1, #0
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f015 fcfe 	bl	801a69c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004ca0:	4b44      	ldr	r3, [pc, #272]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004ca2:	4a45      	ldr	r2, [pc, #276]	; (8004db8 <MX_TIM1_Init+0x158>)
 8004ca4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 75-1;
 8004ca6:	4b43      	ldr	r3, [pc, #268]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004ca8:	224a      	movs	r2, #74	; 0x4a
 8004caa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cac:	4b41      	ldr	r3, [pc, #260]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62500-1;
 8004cb2:	4b40      	ldr	r3, [pc, #256]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004cb4:	f24f 4223 	movw	r2, #62499	; 0xf423
 8004cb8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004cba:	4b3e      	ldr	r3, [pc, #248]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004cc0:	4b3c      	ldr	r3, [pc, #240]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004cc6:	4b3b      	ldr	r3, [pc, #236]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004cc8:	2200      	movs	r2, #0
 8004cca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004ccc:	4839      	ldr	r0, [pc, #228]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004cce:	f00d ff1e 	bl	8012b0e <HAL_TIM_Base_Init>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d001      	beq.n	8004cdc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004cd8:	f7fe fef2 	bl	8003ac0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004cdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ce0:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004ce2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	4832      	ldr	r0, [pc, #200]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004cea:	f00e fc99 	bl	8013620 <HAL_TIM_ConfigClockSource>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d001      	beq.n	8004cf8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004cf4:	f7fe fee4 	bl	8003ac0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004cf8:	482e      	ldr	r0, [pc, #184]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004cfa:	f00e fa15 	bl	8013128 <HAL_TIM_PWM_Init>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8004d04:	f7fe fedc 	bl	8003ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d10:	2300      	movs	r3, #0
 8004d12:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004d14:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004d18:	4619      	mov	r1, r3
 8004d1a:	4826      	ldr	r0, [pc, #152]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004d1c:	f00f f9d6 	bl	80140cc <HAL_TIMEx_MasterConfigSynchronization>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d001      	beq.n	8004d2a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8004d26:	f7fe fecb 	bl	8003ac0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d2a:	2360      	movs	r3, #96	; 0x60
 8004d2c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 480-1;
 8004d2e:	f240 13df 	movw	r3, #479	; 0x1df
 8004d32:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d34:	2300      	movs	r3, #0
 8004d36:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004d40:	2300      	movs	r3, #0
 8004d42:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004d44:	2300      	movs	r3, #0
 8004d46:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004d48:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	4619      	mov	r1, r3
 8004d50:	4818      	ldr	r0, [pc, #96]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004d52:	f00e fb51 	bl	80133f8 <HAL_TIM_PWM_ConfigChannel>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d001      	beq.n	8004d60 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8004d5c:	f7fe feb0 	bl	8003ac0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004d60:	2300      	movs	r3, #0
 8004d62:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004d64:	2300      	movs	r3, #0
 8004d66:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004d70:	2300      	movs	r3, #0
 8004d72:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004d74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d78:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004d82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d86:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004d90:	1d3b      	adds	r3, r7, #4
 8004d92:	4619      	mov	r1, r3
 8004d94:	4807      	ldr	r0, [pc, #28]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004d96:	f00f fa27 	bl	80141e8 <HAL_TIMEx_ConfigBreakDeadTime>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d001      	beq.n	8004da4 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8004da0:	f7fe fe8e 	bl	8003ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004da4:	4803      	ldr	r0, [pc, #12]	; (8004db4 <MX_TIM1_Init+0x154>)
 8004da6:	f000 f8dd 	bl	8004f64 <HAL_TIM_MspPostInit>

}
 8004daa:	bf00      	nop
 8004dac:	3768      	adds	r7, #104	; 0x68
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	bf00      	nop
 8004db4:	24001da4 	.word	0x24001da4
 8004db8:	40010000 	.word	0x40010000

08004dbc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b08e      	sub	sp, #56	; 0x38
 8004dc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004dc2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	605a      	str	r2, [r3, #4]
 8004dcc:	609a      	str	r2, [r3, #8]
 8004dce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004dd0:	f107 031c 	add.w	r3, r7, #28
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]
 8004dd8:	605a      	str	r2, [r3, #4]
 8004dda:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004ddc:	463b      	mov	r3, r7
 8004dde:	2200      	movs	r2, #0
 8004de0:	601a      	str	r2, [r3, #0]
 8004de2:	605a      	str	r2, [r3, #4]
 8004de4:	609a      	str	r2, [r3, #8]
 8004de6:	60da      	str	r2, [r3, #12]
 8004de8:	611a      	str	r2, [r3, #16]
 8004dea:	615a      	str	r2, [r3, #20]
 8004dec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004dee:	4b2d      	ldr	r3, [pc, #180]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004df0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004df4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 75-1;
 8004df6:	4b2b      	ldr	r3, [pc, #172]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004df8:	224a      	movs	r2, #74	; 0x4a
 8004dfa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004dfc:	4b29      	ldr	r3, [pc, #164]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3125-1;
 8004e02:	4b28      	ldr	r3, [pc, #160]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004e04:	f640 4234 	movw	r2, #3124	; 0xc34
 8004e08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e0a:	4b26      	ldr	r3, [pc, #152]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004e10:	4b24      	ldr	r3, [pc, #144]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004e12:	2280      	movs	r2, #128	; 0x80
 8004e14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004e16:	4823      	ldr	r0, [pc, #140]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004e18:	f00d fe79 	bl	8012b0e <HAL_TIM_Base_Init>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d001      	beq.n	8004e26 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8004e22:	f7fe fe4d 	bl	8003ac0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004e26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e2a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004e2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004e30:	4619      	mov	r1, r3
 8004e32:	481c      	ldr	r0, [pc, #112]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004e34:	f00e fbf4 	bl	8013620 <HAL_TIM_ConfigClockSource>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8004e3e:	f7fe fe3f 	bl	8003ac0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004e42:	4818      	ldr	r0, [pc, #96]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004e44:	f00e f970 	bl	8013128 <HAL_TIM_PWM_Init>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d001      	beq.n	8004e52 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8004e4e:	f7fe fe37 	bl	8003ac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004e52:	2320      	movs	r3, #32
 8004e54:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e56:	2300      	movs	r3, #0
 8004e58:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004e5a:	f107 031c 	add.w	r3, r7, #28
 8004e5e:	4619      	mov	r1, r3
 8004e60:	4810      	ldr	r0, [pc, #64]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004e62:	f00f f933 	bl	80140cc <HAL_TIMEx_MasterConfigSynchronization>
 8004e66:	4603      	mov	r3, r0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d001      	beq.n	8004e70 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8004e6c:	f7fe fe28 	bl	8003ac0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004e70:	2360      	movs	r3, #96	; 0x60
 8004e72:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004e74:	2300      	movs	r3, #0
 8004e76:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004e80:	463b      	mov	r3, r7
 8004e82:	220c      	movs	r2, #12
 8004e84:	4619      	mov	r1, r3
 8004e86:	4807      	ldr	r0, [pc, #28]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004e88:	f00e fab6 	bl	80133f8 <HAL_TIM_PWM_ConfigChannel>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d001      	beq.n	8004e96 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8004e92:	f7fe fe15 	bl	8003ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004e96:	4803      	ldr	r0, [pc, #12]	; (8004ea4 <MX_TIM2_Init+0xe8>)
 8004e98:	f000 f864 	bl	8004f64 <HAL_TIM_MspPostInit>

}
 8004e9c:	bf00      	nop
 8004e9e:	3738      	adds	r7, #56	; 0x38
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	24001df0 	.word	0x24001df0

08004ea8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a29      	ldr	r2, [pc, #164]	; (8004f5c <HAL_TIM_Base_MspInit+0xb4>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d12f      	bne.n	8004f1a <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004eba:	4b29      	ldr	r3, [pc, #164]	; (8004f60 <HAL_TIM_Base_MspInit+0xb8>)
 8004ebc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004ec0:	4a27      	ldr	r2, [pc, #156]	; (8004f60 <HAL_TIM_Base_MspInit+0xb8>)
 8004ec2:	f043 0301 	orr.w	r3, r3, #1
 8004ec6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8004eca:	4b25      	ldr	r3, [pc, #148]	; (8004f60 <HAL_TIM_Base_MspInit+0xb8>)
 8004ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 5, 0);
 8004ed8:	2200      	movs	r2, #0
 8004eda:	2105      	movs	r1, #5
 8004edc:	2018      	movs	r0, #24
 8004ede:	f002 fd05 	bl	80078ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8004ee2:	2018      	movs	r0, #24
 8004ee4:	f002 fd1c 	bl	8007920 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 8004ee8:	2200      	movs	r2, #0
 8004eea:	2105      	movs	r1, #5
 8004eec:	2019      	movs	r0, #25
 8004eee:	f002 fcfd 	bl	80078ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004ef2:	2019      	movs	r0, #25
 8004ef4:	f002 fd14 	bl	8007920 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 5, 0);
 8004ef8:	2200      	movs	r2, #0
 8004efa:	2105      	movs	r1, #5
 8004efc:	201a      	movs	r0, #26
 8004efe:	f002 fcf5 	bl	80078ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8004f02:	201a      	movs	r0, #26
 8004f04:	f002 fd0c 	bl	8007920 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8004f08:	2200      	movs	r2, #0
 8004f0a:	2105      	movs	r1, #5
 8004f0c:	201b      	movs	r0, #27
 8004f0e:	f002 fced 	bl	80078ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004f12:	201b      	movs	r0, #27
 8004f14:	f002 fd04 	bl	8007920 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8004f18:	e01b      	b.n	8004f52 <HAL_TIM_Base_MspInit+0xaa>
  else if(tim_baseHandle->Instance==TIM2)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f22:	d116      	bne.n	8004f52 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f24:	4b0e      	ldr	r3, [pc, #56]	; (8004f60 <HAL_TIM_Base_MspInit+0xb8>)
 8004f26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004f2a:	4a0d      	ldr	r2, [pc, #52]	; (8004f60 <HAL_TIM_Base_MspInit+0xb8>)
 8004f2c:	f043 0301 	orr.w	r3, r3, #1
 8004f30:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004f34:	4b0a      	ldr	r3, [pc, #40]	; (8004f60 <HAL_TIM_Base_MspInit+0xb8>)
 8004f36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	60bb      	str	r3, [r7, #8]
 8004f40:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8004f42:	2200      	movs	r2, #0
 8004f44:	2105      	movs	r1, #5
 8004f46:	201c      	movs	r0, #28
 8004f48:	f002 fcd0 	bl	80078ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004f4c:	201c      	movs	r0, #28
 8004f4e:	f002 fce7 	bl	8007920 <HAL_NVIC_EnableIRQ>
}
 8004f52:	bf00      	nop
 8004f54:	3710      	adds	r7, #16
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	40010000 	.word	0x40010000
 8004f60:	58024400 	.word	0x58024400

08004f64 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b08a      	sub	sp, #40	; 0x28
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f6c:	f107 0314 	add.w	r3, r7, #20
 8004f70:	2200      	movs	r2, #0
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	605a      	str	r2, [r3, #4]
 8004f76:	609a      	str	r2, [r3, #8]
 8004f78:	60da      	str	r2, [r3, #12]
 8004f7a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a26      	ldr	r2, [pc, #152]	; (800501c <HAL_TIM_MspPostInit+0xb8>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d120      	bne.n	8004fc8 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f86:	4b26      	ldr	r3, [pc, #152]	; (8005020 <HAL_TIM_MspPostInit+0xbc>)
 8004f88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004f8c:	4a24      	ldr	r2, [pc, #144]	; (8005020 <HAL_TIM_MspPostInit+0xbc>)
 8004f8e:	f043 0301 	orr.w	r3, r3, #1
 8004f92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004f96:	4b22      	ldr	r3, [pc, #136]	; (8005020 <HAL_TIM_MspPostInit+0xbc>)
 8004f98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004f9c:	f003 0301 	and.w	r3, r3, #1
 8004fa0:	613b      	str	r3, [r7, #16]
 8004fa2:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004fa4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004fa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004faa:	2302      	movs	r3, #2
 8004fac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fba:	f107 0314 	add.w	r3, r7, #20
 8004fbe:	4619      	mov	r1, r3
 8004fc0:	4818      	ldr	r0, [pc, #96]	; (8005024 <HAL_TIM_MspPostInit+0xc0>)
 8004fc2:	f006 f9f1 	bl	800b3a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004fc6:	e024      	b.n	8005012 <HAL_TIM_MspPostInit+0xae>
  else if(timHandle->Instance==TIM2)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fd0:	d11f      	bne.n	8005012 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fd2:	4b13      	ldr	r3, [pc, #76]	; (8005020 <HAL_TIM_MspPostInit+0xbc>)
 8004fd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004fd8:	4a11      	ldr	r2, [pc, #68]	; (8005020 <HAL_TIM_MspPostInit+0xbc>)
 8004fda:	f043 0302 	orr.w	r3, r3, #2
 8004fde:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004fe2:	4b0f      	ldr	r3, [pc, #60]	; (8005020 <HAL_TIM_MspPostInit+0xbc>)
 8004fe4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004fe8:	f003 0302 	and.w	r3, r3, #2
 8004fec:	60fb      	str	r3, [r7, #12]
 8004fee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004ff0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004ff4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ff6:	2302      	movs	r3, #2
 8004ff8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ffe:	2300      	movs	r3, #0
 8005000:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005002:	2301      	movs	r3, #1
 8005004:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005006:	f107 0314 	add.w	r3, r7, #20
 800500a:	4619      	mov	r1, r3
 800500c:	4806      	ldr	r0, [pc, #24]	; (8005028 <HAL_TIM_MspPostInit+0xc4>)
 800500e:	f006 f9cb 	bl	800b3a8 <HAL_GPIO_Init>
}
 8005012:	bf00      	nop
 8005014:	3728      	adds	r7, #40	; 0x28
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	40010000 	.word	0x40010000
 8005020:	58024400 	.word	0x58024400
 8005024:	58020000 	.word	0x58020000
 8005028:	58020400 	.word	0x58020400

0800502c <get_uptime>:
 *      Author: 3ucubed
 */

#include "time_tagging.h"

void get_uptime(uint8_t *buffer) {
 800502c:	b480      	push	{r7}
 800502e:	b087      	sub	sp, #28
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
	uint32_t uptime = 0;
 8005034:	2300      	movs	r3, #0
 8005036:	617b      	str	r3, [r7, #20]
	uint32_t ms = uptime_millis;
 8005038:	4b21      	ldr	r3, [pc, #132]	; (80050c0 <get_uptime+0x94>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	613b      	str	r3, [r7, #16]
	uint32_t st = SysTick->VAL;
 800503e:	4b21      	ldr	r3, [pc, #132]	; (80050c4 <get_uptime+0x98>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	60fb      	str	r3, [r7, #12]

	// Did uptime_millis rollover while reading SysTick->VAL?
	if (ms != uptime_millis) {
 8005044:	4b1e      	ldr	r3, [pc, #120]	; (80050c0 <get_uptime+0x94>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	693a      	ldr	r2, [r7, #16]
 800504a:	429a      	cmp	r2, r3
 800504c:	d005      	beq.n	800505a <get_uptime+0x2e>
		ms = uptime_millis;
 800504e:	4b1c      	ldr	r3, [pc, #112]	; (80050c0 <get_uptime+0x94>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	613b      	str	r3, [r7, #16]
		st = SysTick->VAL;
 8005054:	4b1b      	ldr	r3, [pc, #108]	; (80050c4 <get_uptime+0x98>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	60fb      	str	r3, [r7, #12]
	}
	uptime = ms * 1000 - st / ((SysTick->LOAD + 1) / 1000);
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005060:	fb03 f202 	mul.w	r2, r3, r2
 8005064:	4b17      	ldr	r3, [pc, #92]	; (80050c4 <get_uptime+0x98>)
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	3301      	adds	r3, #1
 800506a:	4917      	ldr	r1, [pc, #92]	; (80050c8 <get_uptime+0x9c>)
 800506c:	fba1 1303 	umull	r1, r3, r1, r3
 8005070:	099b      	lsrs	r3, r3, #6
 8005072:	68f9      	ldr	r1, [r7, #12]
 8005074:	fbb1 f3f3 	udiv	r3, r1, r3
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	617b      	str	r3, [r7, #20]

	if (ms == 0){
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d101      	bne.n	8005086 <get_uptime+0x5a>
		uptime = 0;
 8005082:	2300      	movs	r3, #0
 8005084:	617b      	str	r3, [r7, #20]
	}

	buffer[0] = ((uptime >> 24) & 0xFF);
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	0e1b      	lsrs	r3, r3, #24
 800508a:	b2da      	uxtb	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((uptime >> 16) & 0xFF);
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	0c1a      	lsrs	r2, r3, #16
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	3301      	adds	r3, #1
 8005098:	b2d2      	uxtb	r2, r2
 800509a:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((uptime >> 8) & 0xFF);
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	0a1a      	lsrs	r2, r3, #8
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	3302      	adds	r3, #2
 80050a4:	b2d2      	uxtb	r2, r2
 80050a6:	701a      	strb	r2, [r3, #0]
	buffer[3] = uptime & 0xFF;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	3303      	adds	r3, #3
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	701a      	strb	r2, [r3, #0]
}
 80050b2:	bf00      	nop
 80050b4:	371c      	adds	r7, #28
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	24001ae0 	.word	0x24001ae0
 80050c4:	e000e010 	.word	0xe000e010
 80050c8:	10624dd3 	.word	0x10624dd3

080050cc <get_unix_time>:

void get_unix_time(uint8_t* buffer) {
 80050cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050d0:	b09d      	sub	sp, #116	; 0x74
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	63f8      	str	r0, [r7, #60]	; 0x3c
	#define DAYS_IN_SECONDS   (24U * SECONDS_IN_1_HOUR)

	RTC_TimeTypeDef current_time;
	RTC_DateTypeDef current_date;

	HAL_RTC_GetTime(&hrtc, &current_time, RTC_FORMAT_BIN);
 80050d6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80050da:	2200      	movs	r2, #0
 80050dc:	4619      	mov	r1, r3
 80050de:	4893      	ldr	r0, [pc, #588]	; (800532c <get_unix_time+0x260>)
 80050e0:	f00c fd74 	bl	8011bcc <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &current_date, RTC_FORMAT_BIN);
 80050e4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80050e8:	2200      	movs	r2, #0
 80050ea:	4619      	mov	r1, r3
 80050ec:	488f      	ldr	r0, [pc, #572]	; (800532c <get_unix_time+0x260>)
 80050ee:	f00c fe51 	bl	8011d94 <HAL_RTC_GetDate>
	uint16_t milliseconds = (10000 - (current_time.SubSeconds)) / 10;
 80050f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050f4:	f242 7210 	movw	r2, #10000	; 0x2710
 80050f8:	1ad2      	subs	r2, r2, r3
 80050fa:	4b8d      	ldr	r3, [pc, #564]	; (8005330 <get_unix_time+0x264>)
 80050fc:	fba3 2302 	umull	r2, r3, r3, r2
 8005100:	08db      	lsrs	r3, r3, #3
 8005102:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

	uint16_t y;
	uint8_t m;
	uint8_t d;
	uint64_t unix_tm_val = 0;
 8005106:	f04f 0200 	mov.w	r2, #0
 800510a:	f04f 0300 	mov.w	r3, #0
 800510e:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60


	y = current_date.Year + 2000;
 8005112:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005116:	b29b      	uxth	r3, r3
 8005118:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800511c:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	m = current_date.Month;
 8005120:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005124:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
	d = current_date.Date;
 8005128:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800512c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	// January and February are counted as months 13 and 14 of the previous year
	if (m <= 2)
 8005130:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8005134:	2b02      	cmp	r3, #2
 8005136:	d809      	bhi.n	800514c <get_unix_time+0x80>
	{
		m += 12;
 8005138:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 800513c:	330c      	adds	r3, #12
 800513e:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
		y -= 1;
 8005142:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005146:	3b01      	subs	r3, #1
 8005148:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	}
	// convert years to days
	unix_tm_val = (365 * y) + (y / 4) - (y / 100) + (y / 400);
 800514c:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 8005150:	f240 136d 	movw	r3, #365	; 0x16d
 8005154:	fb03 f202 	mul.w	r2, r3, r2
 8005158:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800515c:	089b      	lsrs	r3, r3, #2
 800515e:	b29b      	uxth	r3, r3
 8005160:	18d1      	adds	r1, r2, r3
 8005162:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 8005166:	4b73      	ldr	r3, [pc, #460]	; (8005334 <get_unix_time+0x268>)
 8005168:	fba3 2302 	umull	r2, r3, r3, r2
 800516c:	095b      	lsrs	r3, r3, #5
 800516e:	b29b      	uxth	r3, r3
 8005170:	1ac9      	subs	r1, r1, r3
 8005172:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 8005176:	4b6f      	ldr	r3, [pc, #444]	; (8005334 <get_unix_time+0x268>)
 8005178:	fba3 2302 	umull	r2, r3, r3, r2
 800517c:	09db      	lsrs	r3, r3, #7
 800517e:	b29b      	uxth	r3, r3
 8005180:	440b      	add	r3, r1
 8005182:	17da      	asrs	r2, r3, #31
 8005184:	623b      	str	r3, [r7, #32]
 8005186:	627a      	str	r2, [r7, #36]	; 0x24
 8005188:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800518c:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	// convert months to days
	unix_tm_val += (30 * m) + (3 * (m + 1) / 5) + d;
 8005190:	f897 206d 	ldrb.w	r2, [r7, #109]	; 0x6d
 8005194:	4613      	mov	r3, r2
 8005196:	011b      	lsls	r3, r3, #4
 8005198:	1a9b      	subs	r3, r3, r2
 800519a:	005b      	lsls	r3, r3, #1
 800519c:	4618      	mov	r0, r3
 800519e:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80051a2:	1c5a      	adds	r2, r3, #1
 80051a4:	4613      	mov	r3, r2
 80051a6:	005b      	lsls	r3, r3, #1
 80051a8:	1899      	adds	r1, r3, r2
 80051aa:	4b63      	ldr	r3, [pc, #396]	; (8005338 <get_unix_time+0x26c>)
 80051ac:	fb83 2301 	smull	r2, r3, r3, r1
 80051b0:	105a      	asrs	r2, r3, #1
 80051b2:	17cb      	asrs	r3, r1, #31
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	18c2      	adds	r2, r0, r3
 80051b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80051bc:	4413      	add	r3, r2
 80051be:	17da      	asrs	r2, r3, #31
 80051c0:	633b      	str	r3, [r7, #48]	; 0x30
 80051c2:	637a      	str	r2, [r7, #52]	; 0x34
 80051c4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80051c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80051ca:	1851      	adds	r1, r2, r1
 80051cc:	61b9      	str	r1, [r7, #24]
 80051ce:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80051d0:	eb43 0101 	adc.w	r1, r3, r1
 80051d4:	61f9      	str	r1, [r7, #28]
 80051d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051da:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	// Unix time starts on January 1st, 1970
	unix_tm_val -= UNIX_TIME_CONST;
 80051de:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80051e2:	4956      	ldr	r1, [pc, #344]	; (800533c <get_unix_time+0x270>)
 80051e4:	1851      	adds	r1, r2, r1
 80051e6:	6139      	str	r1, [r7, #16]
 80051e8:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 80051ec:	617b      	str	r3, [r7, #20]
 80051ee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80051f2:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	// convert days to seconds
	unix_tm_val *= DAYS_IN_SECONDS;
 80051f6:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80051fa:	4602      	mov	r2, r0
 80051fc:	460b      	mov	r3, r1
 80051fe:	1896      	adds	r6, r2, r2
 8005200:	60be      	str	r6, [r7, #8]
 8005202:	415b      	adcs	r3, r3
 8005204:	60fb      	str	r3, [r7, #12]
 8005206:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800520a:	eb12 0800 	adds.w	r8, r2, r0
 800520e:	eb43 0901 	adc.w	r9, r3, r1
 8005212:	f04f 0200 	mov.w	r2, #0
 8005216:	f04f 0300 	mov.w	r3, #0
 800521a:	ea4f 1309 	mov.w	r3, r9, lsl #4
 800521e:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8005222:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8005226:	ebb2 0408 	subs.w	r4, r2, r8
 800522a:	eb63 0509 	sbc.w	r5, r3, r9
 800522e:	f04f 0200 	mov.w	r2, #0
 8005232:	f04f 0300 	mov.w	r3, #0
 8005236:	012b      	lsls	r3, r5, #4
 8005238:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800523c:	0122      	lsls	r2, r4, #4
 800523e:	ebb2 0a04 	subs.w	sl, r2, r4
 8005242:	eb63 0b05 	sbc.w	fp, r3, r5
 8005246:	f04f 0200 	mov.w	r2, #0
 800524a:	f04f 0300 	mov.w	r3, #0
 800524e:	ea4f 13cb 	mov.w	r3, fp, lsl #7
 8005252:	ea43 635a 	orr.w	r3, r3, sl, lsr #25
 8005256:	ea4f 12ca 	mov.w	r2, sl, lsl #7
 800525a:	4692      	mov	sl, r2
 800525c:	469b      	mov	fp, r3
 800525e:	e9c7 ab18 	strd	sl, fp, [r7, #96]	; 0x60
	//Add hours, minutes and seconds
	unix_tm_val += (SECONDS_IN_1_HOUR * current_time.Hours) + (SECONDS_IN_1_MIN * current_time.Minutes) + current_time.Seconds;
 8005262:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8005266:	461a      	mov	r2, r3
 8005268:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800526c:	fb03 f202 	mul.w	r2, r3, r2
 8005270:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8005274:	4619      	mov	r1, r3
 8005276:	460b      	mov	r3, r1
 8005278:	011b      	lsls	r3, r3, #4
 800527a:	1a5b      	subs	r3, r3, r1
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4413      	add	r3, r2
 8005280:	f897 204a 	ldrb.w	r2, [r7, #74]	; 0x4a
 8005284:	4413      	add	r3, r2
 8005286:	2200      	movs	r2, #0
 8005288:	62bb      	str	r3, [r7, #40]	; 0x28
 800528a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800528c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8005290:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8005294:	4621      	mov	r1, r4
 8005296:	1851      	adds	r1, r2, r1
 8005298:	6039      	str	r1, [r7, #0]
 800529a:	4629      	mov	r1, r5
 800529c:	eb43 0101 	adc.w	r1, r3, r1
 80052a0:	6079      	str	r1, [r7, #4]
 80052a2:	e9d7 3400 	ldrd	r3, r4, [r7]
 80052a6:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60

	buffer[0] = ((unix_tm_val >> 24) & 0xFF);
 80052aa:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80052ae:	f04f 0200 	mov.w	r2, #0
 80052b2:	f04f 0300 	mov.w	r3, #0
 80052b6:	0e02      	lsrs	r2, r0, #24
 80052b8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80052bc:	0e0b      	lsrs	r3, r1, #24
 80052be:	b2d2      	uxtb	r2, r2
 80052c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052c2:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((unix_tm_val >> 16) & 0xFF);
 80052c4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80052c8:	f04f 0200 	mov.w	r2, #0
 80052cc:	f04f 0300 	mov.w	r3, #0
 80052d0:	0c02      	lsrs	r2, r0, #16
 80052d2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80052d6:	0c0b      	lsrs	r3, r1, #16
 80052d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80052da:	3101      	adds	r1, #1
 80052dc:	b2d3      	uxtb	r3, r2
 80052de:	700b      	strb	r3, [r1, #0]
	buffer[2] = ((unix_tm_val >> 8) & 0xFF);
 80052e0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80052e4:	f04f 0200 	mov.w	r2, #0
 80052e8:	f04f 0300 	mov.w	r3, #0
 80052ec:	0a02      	lsrs	r2, r0, #8
 80052ee:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80052f2:	0a0b      	lsrs	r3, r1, #8
 80052f4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80052f6:	3102      	adds	r1, #2
 80052f8:	b2d3      	uxtb	r3, r2
 80052fa:	700b      	strb	r3, [r1, #0]
	buffer[3] = unix_tm_val & 0xFF;
 80052fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052fe:	3303      	adds	r3, #3
 8005300:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8005304:	701a      	strb	r2, [r3, #0]
	buffer[4] = ((milliseconds >> 8) & 0xFF);
 8005306:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800530a:	0a1b      	lsrs	r3, r3, #8
 800530c:	b29a      	uxth	r2, r3
 800530e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005310:	3304      	adds	r3, #4
 8005312:	b2d2      	uxtb	r2, r2
 8005314:	701a      	strb	r2, [r3, #0]
	buffer[5] = milliseconds & 0xFF;
 8005316:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005318:	3305      	adds	r3, #5
 800531a:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
 800531e:	b2d2      	uxtb	r2, r2
 8005320:	701a      	strb	r2, [r3, #0]
}
 8005322:	bf00      	nop
 8005324:	3774      	adds	r7, #116	; 0x74
 8005326:	46bd      	mov	sp, r7
 8005328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800532c:	24001af4 	.word	0x24001af4
 8005330:	cccccccd 	.word	0xcccccccd
 8005334:	51eb851f 	.word	0x51eb851f
 8005338:	66666667 	.word	0x66666667
 800533c:	fff50537 	.word	0xfff50537

08005340 <calibrateRTC>:

void calibrateRTC(uint8_t *buffer) {
 8005340:	b580      	push	{r7, lr}
 8005342:	b08c      	sub	sp, #48	; 0x30
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
	//    [0]     [1]     [2]     [3]     [4]     [5]     [6]     [7]     [8]
	//    0xFF    Year   Month    Day     Hour   Minute  Second  ms MSB  ms LSB

	RTC_DateTypeDef date_struct;
	RTC_TimeTypeDef time_struct;
	uint8_t year = buffer[1];
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	785b      	ldrb	r3, [r3, #1]
 800534c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t month = buffer[2];
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	789b      	ldrb	r3, [r3, #2]
 8005354:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	uint8_t day = buffer[3];
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	78db      	ldrb	r3, [r3, #3]
 800535c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	uint8_t hour = buffer[4];
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	791b      	ldrb	r3, [r3, #4]
 8005364:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	uint8_t minute = buffer[5];
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	795b      	ldrb	r3, [r3, #5]
 800536c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t second = buffer[6];
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	799b      	ldrb	r3, [r3, #6]
 8005374:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint16_t milliseconds = (buffer[7] << 8) | buffer[8];
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	3307      	adds	r3, #7
 800537c:	781b      	ldrb	r3, [r3, #0]
 800537e:	021b      	lsls	r3, r3, #8
 8005380:	b21a      	sxth	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	3308      	adds	r3, #8
 8005386:	781b      	ldrb	r3, [r3, #0]
 8005388:	b21b      	sxth	r3, r3
 800538a:	4313      	orrs	r3, r2
 800538c:	b21b      	sxth	r3, r3
 800538e:	853b      	strh	r3, [r7, #40]	; 0x28

	date_struct.Year = year;
 8005390:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005394:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	date_struct.Month = month;
 8005398:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800539c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	date_struct.Date = day;
 80053a0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80053a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	time_struct.Hours = hour;
 80053a8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80053ac:	733b      	strb	r3, [r7, #12]
	time_struct.Minutes = minute;
 80053ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80053b2:	737b      	strb	r3, [r7, #13]
	time_struct.Seconds = second;
 80053b4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80053b8:	73bb      	strb	r3, [r7, #14]
	time_struct.SubSeconds = milliseconds;
 80053ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80053bc:	613b      	str	r3, [r7, #16]

	HAL_StatusTypeDef status;

	status = HAL_RTC_SetDate(&hrtc, &date_struct, RTC_FORMAT_BIN);
 80053be:	f107 0320 	add.w	r3, r7, #32
 80053c2:	2200      	movs	r2, #0
 80053c4:	4619      	mov	r1, r3
 80053c6:	480b      	ldr	r0, [pc, #44]	; (80053f4 <calibrateRTC+0xb4>)
 80053c8:	f00c fc5c 	bl	8011c84 <HAL_RTC_SetDate>
 80053cc:	4603      	mov	r3, r0
 80053ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (status != HAL_OK) {
 80053d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d001      	beq.n	80053de <calibrateRTC+0x9e>
		Error_Handler();
 80053da:	f7fe fb71 	bl	8003ac0 <Error_Handler>
	}
	RTC_SetTime(&hrtc, &time_struct, RTC_FORMAT_BIN);
 80053de:	f107 030c 	add.w	r3, r7, #12
 80053e2:	2200      	movs	r2, #0
 80053e4:	4619      	mov	r1, r3
 80053e6:	4803      	ldr	r0, [pc, #12]	; (80053f4 <calibrateRTC+0xb4>)
 80053e8:	f000 f806 	bl	80053f8 <RTC_SetTime>
}
 80053ec:	bf00      	nop
 80053ee:	3730      	adds	r7, #48	; 0x30
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	24001af4 	.word	0x24001af4

080053f8 <RTC_SetTime>:


HAL_StatusTypeDef RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime,
		uint32_t Format) {
 80053f8:	b590      	push	{r4, r7, lr}
 80053fa:	b087      	sub	sp, #28
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
	uint32_t tmpreg;
	HAL_StatusTypeDef status;

	/* Process Locked */
	__HAL_LOCK(hrtc);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f893 3020 	ldrb.w	r3, [r3, #32]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d101      	bne.n	8005412 <RTC_SetTime+0x1a>
 800540e:	2302      	movs	r3, #2
 8005410:	e051      	b.n	80054b6 <RTC_SetTime+0xbe>
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2201      	movs	r2, #1
 8005416:	f883 2020 	strb.w	r2, [r3, #32]

	hrtc->State = HAL_RTC_STATE_BUSY;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2202      	movs	r2, #2
 800541e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* Disable the write protection for RTC registers */
	__HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	22ca      	movs	r2, #202	; 0xca
 8005428:	625a      	str	r2, [r3, #36]	; 0x24
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2253      	movs	r2, #83	; 0x53
 8005430:	625a      	str	r2, [r3, #36]	; 0x24
	/* Enter Initialization mode */
	status = RTC_EnterInitMode(hrtc);
 8005432:	68f8      	ldr	r0, [r7, #12]
 8005434:	f00c fd20 	bl	8011e78 <RTC_EnterInitMode>
 8005438:	4603      	mov	r3, r0
 800543a:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 800543c:	7dfb      	ldrb	r3, [r7, #23]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d129      	bne.n	8005496 <RTC_SetTime+0x9e>

		sTime->TimeFormat = 0x00U;
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	2200      	movs	r2, #0
 8005446:	70da      	strb	r2, [r3, #3]
		assert_param(IS_RTC_HOUR24(sTime->Hours));

		assert_param(IS_RTC_MINUTES(sTime->Minutes));
		assert_param(IS_RTC_SECONDS(sTime->Seconds));

		tmpreg = (uint32_t) (((uint32_t) RTC_ByteToBcd2(sTime->Hours)
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	4618      	mov	r0, r3
 800544e:	f00c fd85 	bl	8011f5c <RTC_ByteToBcd2>
 8005452:	4603      	mov	r3, r0
				<< RTC_TR_HU_Pos)
 8005454:	041c      	lsls	r4, r3, #16
				| ((uint32_t) RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos)
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	785b      	ldrb	r3, [r3, #1]
 800545a:	4618      	mov	r0, r3
 800545c:	f00c fd7e 	bl	8011f5c <RTC_ByteToBcd2>
 8005460:	4603      	mov	r3, r0
 8005462:	021b      	lsls	r3, r3, #8
 8005464:	431c      	orrs	r4, r3
				| ((uint32_t) RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	789b      	ldrb	r3, [r3, #2]
 800546a:	4618      	mov	r0, r3
 800546c:	f00c fd76 	bl	8011f5c <RTC_ByteToBcd2>
 8005470:	4603      	mov	r3, r0
 8005472:	ea44 0203 	orr.w	r2, r4, r3
				| (((uint32_t) sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	78db      	ldrb	r3, [r3, #3]
 800547a:	059b      	lsls	r3, r3, #22
		tmpreg = (uint32_t) (((uint32_t) RTC_ByteToBcd2(sTime->Hours)
 800547c:	4313      	orrs	r3, r2
 800547e:	613b      	str	r3, [r7, #16]

		/* Set the RTC_TR register */
		hrtc->Instance->TR = (uint32_t) (tmpreg & RTC_TR_RESERVED_MASK);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	6939      	ldr	r1, [r7, #16]
 8005486:	4b0e      	ldr	r3, [pc, #56]	; (80054c0 <RTC_SetTime+0xc8>)
 8005488:	400b      	ands	r3, r1
 800548a:	6013      	str	r3, [r2, #0]

		/* Exit Initialization mode */
		status = RTC_ExitInitMode(hrtc);
 800548c:	68f8      	ldr	r0, [r7, #12]
 800548e:	f00c fd27 	bl	8011ee0 <RTC_ExitInitMode>
 8005492:	4603      	mov	r3, r0
 8005494:	75fb      	strb	r3, [r7, #23]
	}

	/* Enable the write protection for RTC registers */
	__HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	22ff      	movs	r2, #255	; 0xff
 800549c:	625a      	str	r2, [r3, #36]	; 0x24

	if (status == HAL_OK) {
 800549e:	7dfb      	ldrb	r3, [r7, #23]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d103      	bne.n	80054ac <RTC_SetTime+0xb4>
		hrtc->State = HAL_RTC_STATE_READY;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	}

	/* Process Unlocked */
	__HAL_UNLOCK(hrtc);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 2020 	strb.w	r2, [r3, #32]
	return status;
 80054b4:	7dfb      	ldrb	r3, [r7, #23]

}
 80054b6:	4618      	mov	r0, r3
 80054b8:	371c      	adds	r7, #28
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd90      	pop	{r4, r7, pc}
 80054be:	bf00      	nop
 80054c0:	007f7f7f 	.word	0x007f7f7f

080054c4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80054c8:	4b30      	ldr	r3, [pc, #192]	; (800558c <MX_USART1_UART_Init+0xc8>)
 80054ca:	4a31      	ldr	r2, [pc, #196]	; (8005590 <MX_USART1_UART_Init+0xcc>)
 80054cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 80054ce:	4b2f      	ldr	r3, [pc, #188]	; (800558c <MX_USART1_UART_Init+0xc8>)
 80054d0:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 80054d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80054d6:	4b2d      	ldr	r3, [pc, #180]	; (800558c <MX_USART1_UART_Init+0xc8>)
 80054d8:	2200      	movs	r2, #0
 80054da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80054dc:	4b2b      	ldr	r3, [pc, #172]	; (800558c <MX_USART1_UART_Init+0xc8>)
 80054de:	2200      	movs	r2, #0
 80054e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80054e2:	4b2a      	ldr	r3, [pc, #168]	; (800558c <MX_USART1_UART_Init+0xc8>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80054e8:	4b28      	ldr	r3, [pc, #160]	; (800558c <MX_USART1_UART_Init+0xc8>)
 80054ea:	220c      	movs	r2, #12
 80054ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80054ee:	4b27      	ldr	r3, [pc, #156]	; (800558c <MX_USART1_UART_Init+0xc8>)
 80054f0:	2200      	movs	r2, #0
 80054f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80054f4:	4b25      	ldr	r3, [pc, #148]	; (800558c <MX_USART1_UART_Init+0xc8>)
 80054f6:	2200      	movs	r2, #0
 80054f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80054fa:	4b24      	ldr	r3, [pc, #144]	; (800558c <MX_USART1_UART_Init+0xc8>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005500:	4b22      	ldr	r3, [pc, #136]	; (800558c <MX_USART1_UART_Init+0xc8>)
 8005502:	2200      	movs	r2, #0
 8005504:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005506:	4b21      	ldr	r3, [pc, #132]	; (800558c <MX_USART1_UART_Init+0xc8>)
 8005508:	2200      	movs	r2, #0
 800550a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800550c:	481f      	ldr	r0, [pc, #124]	; (800558c <MX_USART1_UART_Init+0xc8>)
 800550e:	f00e ff07 	bl	8014320 <HAL_UART_Init>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8005518:	f7fe fad2 	bl	8003ac0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800551c:	2100      	movs	r1, #0
 800551e:	481b      	ldr	r0, [pc, #108]	; (800558c <MX_USART1_UART_Init+0xc8>)
 8005520:	f011 fc4d 	bl	8016dbe <HAL_UARTEx_SetTxFifoThreshold>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800552a:	f7fe fac9 	bl	8003ac0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800552e:	2100      	movs	r1, #0
 8005530:	4816      	ldr	r0, [pc, #88]	; (800558c <MX_USART1_UART_Init+0xc8>)
 8005532:	f011 fc82 	bl	8016e3a <HAL_UARTEx_SetRxFifoThreshold>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d001      	beq.n	8005540 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800553c:	f7fe fac0 	bl	8003ac0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005540:	4812      	ldr	r0, [pc, #72]	; (800558c <MX_USART1_UART_Init+0xc8>)
 8005542:	f011 fc03 	bl	8016d4c <HAL_UARTEx_DisableFifoMode>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800554c:	f7fe fab8 	bl	8003ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
	/* Set the RXFIFO threshold */
	HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_4);
 8005550:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005554:	480d      	ldr	r0, [pc, #52]	; (800558c <MX_USART1_UART_Init+0xc8>)
 8005556:	f011 fc70 	bl	8016e3a <HAL_UARTEx_SetRxFifoThreshold>

	/* Enable the FIFO mode */
	HAL_UARTEx_EnableFifoMode(&huart1);
 800555a:	480c      	ldr	r0, [pc, #48]	; (800558c <MX_USART1_UART_Init+0xc8>)
 800555c:	f011 fbbb 	bl	8016cd6 <HAL_UARTEx_EnableFifoMode>

	/* Enable MCU wakeup by UART */
	HAL_UARTEx_EnableStopMode(&huart1);
 8005560:	480a      	ldr	r0, [pc, #40]	; (800558c <MX_USART1_UART_Init+0xc8>)
 8005562:	f011 fb85 	bl	8016c70 <HAL_UARTEx_EnableStopMode>

	/* Enable the UART RX FIFO threshold interrupt */
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXFT);
 8005566:	4b09      	ldr	r3, [pc, #36]	; (800558c <MX_USART1_UART_Init+0xc8>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689a      	ldr	r2, [r3, #8]
 800556c:	4b07      	ldr	r3, [pc, #28]	; (800558c <MX_USART1_UART_Init+0xc8>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005574:	609a      	str	r2, [r3, #8]

	/* Enable the UART wakeup from stop mode interrupt */
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8005576:	4b05      	ldr	r3, [pc, #20]	; (800558c <MX_USART1_UART_Init+0xc8>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	689a      	ldr	r2, [r3, #8]
 800557c:	4b03      	ldr	r3, [pc, #12]	; (800558c <MX_USART1_UART_Init+0xc8>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005584:	609a      	str	r2, [r3, #8]

  /* USER CODE END USART1_Init 2 */

}
 8005586:	bf00      	nop
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	24001e3c 	.word	0x24001e3c
 8005590:	40011000 	.word	0x40011000

08005594 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b0ba      	sub	sp, #232	; 0xe8
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800559c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80055a0:	2200      	movs	r2, #0
 80055a2:	601a      	str	r2, [r3, #0]
 80055a4:	605a      	str	r2, [r3, #4]
 80055a6:	609a      	str	r2, [r3, #8]
 80055a8:	60da      	str	r2, [r3, #12]
 80055aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80055ac:	f107 0310 	add.w	r3, r7, #16
 80055b0:	22c0      	movs	r2, #192	; 0xc0
 80055b2:	2100      	movs	r1, #0
 80055b4:	4618      	mov	r0, r3
 80055b6:	f015 f871 	bl	801a69c <memset>
  if(uartHandle->Instance==USART1)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a41      	ldr	r2, [pc, #260]	; (80056c4 <HAL_UART_MspInit+0x130>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d17b      	bne.n	80056bc <HAL_UART_MspInit+0x128>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80055c4:	f04f 0201 	mov.w	r2, #1
 80055c8:	f04f 0300 	mov.w	r3, #0
 80055cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 80055d0:	2318      	movs	r3, #24
 80055d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80055d6:	f107 0310 	add.w	r3, r7, #16
 80055da:	4618      	mov	r0, r3
 80055dc:	f009 fcd8 	bl	800ef90 <HAL_RCCEx_PeriphCLKConfig>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d001      	beq.n	80055ea <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80055e6:	f7fe fa6b 	bl	8003ac0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80055ea:	4b37      	ldr	r3, [pc, #220]	; (80056c8 <HAL_UART_MspInit+0x134>)
 80055ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80055f0:	4a35      	ldr	r2, [pc, #212]	; (80056c8 <HAL_UART_MspInit+0x134>)
 80055f2:	f043 0310 	orr.w	r3, r3, #16
 80055f6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80055fa:	4b33      	ldr	r3, [pc, #204]	; (80056c8 <HAL_UART_MspInit+0x134>)
 80055fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005600:	f003 0310 	and.w	r3, r3, #16
 8005604:	60fb      	str	r3, [r7, #12]
 8005606:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005608:	4b2f      	ldr	r3, [pc, #188]	; (80056c8 <HAL_UART_MspInit+0x134>)
 800560a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800560e:	4a2e      	ldr	r2, [pc, #184]	; (80056c8 <HAL_UART_MspInit+0x134>)
 8005610:	f043 0301 	orr.w	r3, r3, #1
 8005614:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005618:	4b2b      	ldr	r3, [pc, #172]	; (80056c8 <HAL_UART_MspInit+0x134>)
 800561a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	60bb      	str	r3, [r7, #8]
 8005624:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005626:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800562a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800562e:	2302      	movs	r3, #2
 8005630:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005634:	2300      	movs	r3, #0
 8005636:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800563a:	2300      	movs	r3, #0
 800563c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005640:	2307      	movs	r3, #7
 8005642:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005646:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800564a:	4619      	mov	r1, r3
 800564c:	481f      	ldr	r0, [pc, #124]	; (80056cc <HAL_UART_MspInit+0x138>)
 800564e:	f005 feab 	bl	800b3a8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream2;
 8005652:	4b1f      	ldr	r3, [pc, #124]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 8005654:	4a1f      	ldr	r2, [pc, #124]	; (80056d4 <HAL_UART_MspInit+0x140>)
 8005656:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8005658:	4b1d      	ldr	r3, [pc, #116]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 800565a:	222a      	movs	r2, #42	; 0x2a
 800565c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800565e:	4b1c      	ldr	r3, [pc, #112]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 8005660:	2240      	movs	r2, #64	; 0x40
 8005662:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005664:	4b1a      	ldr	r3, [pc, #104]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 8005666:	2200      	movs	r2, #0
 8005668:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800566a:	4b19      	ldr	r3, [pc, #100]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 800566c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005670:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005672:	4b17      	ldr	r3, [pc, #92]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 8005674:	2200      	movs	r2, #0
 8005676:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005678:	4b15      	ldr	r3, [pc, #84]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 800567a:	2200      	movs	r2, #0
 800567c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800567e:	4b14      	ldr	r3, [pc, #80]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 8005680:	2200      	movs	r2, #0
 8005682:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005684:	4b12      	ldr	r3, [pc, #72]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 8005686:	2200      	movs	r2, #0
 8005688:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800568a:	4b11      	ldr	r3, [pc, #68]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 800568c:	2200      	movs	r2, #0
 800568e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8005690:	480f      	ldr	r0, [pc, #60]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 8005692:	f002 fd59 	bl	8008148 <HAL_DMA_Init>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d001      	beq.n	80056a0 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 800569c:	f7fe fa10 	bl	8003ac0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a0b      	ldr	r2, [pc, #44]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 80056a4:	67da      	str	r2, [r3, #124]	; 0x7c
 80056a6:	4a0a      	ldr	r2, [pc, #40]	; (80056d0 <HAL_UART_MspInit+0x13c>)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80056ac:	2200      	movs	r2, #0
 80056ae:	2105      	movs	r1, #5
 80056b0:	2025      	movs	r0, #37	; 0x25
 80056b2:	f002 f91b 	bl	80078ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80056b6:	2025      	movs	r0, #37	; 0x25
 80056b8:	f002 f932 	bl	8007920 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80056bc:	bf00      	nop
 80056be:	37e8      	adds	r7, #232	; 0xe8
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}
 80056c4:	40011000 	.word	0x40011000
 80056c8:	58024400 	.word	0x58024400
 80056cc:	58020000 	.word	0x58020000
 80056d0:	24001ed0 	.word	0x24001ed0
 80056d4:	40020040 	.word	0x40020040

080056d8 <voltage_monitor_init>:

#include "voltage_monitor.h"

VOLTAGE_RAIL rail_monitor[NUM_VOLTAGE_RAILS];

uint8_t voltage_monitor_init() {
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 80056de:	2300      	movs	r3, #0
 80056e0:	71fb      	strb	r3, [r7, #7]

	rail_monitor[RAIL_vsense].name = RAIL_vsense;
 80056e2:	4bc2      	ldr	r3, [pc, #776]	; (80059ec <voltage_monitor_init+0x314>)
 80056e4:	2200      	movs	r2, #0
 80056e6:	701a      	strb	r2, [r3, #0]
	rail_monitor[RAIL_vsense].error_count = 0;
 80056e8:	4bc0      	ldr	r3, [pc, #768]	; (80059ec <voltage_monitor_init+0x314>)
 80056ea:	2200      	movs	r2, #0
 80056ec:	705a      	strb	r2, [r3, #1]
	rail_monitor[RAIL_vsense].is_enabled = 1;
 80056ee:	4bbf      	ldr	r3, [pc, #764]	; (80059ec <voltage_monitor_init+0x314>)
 80056f0:	2201      	movs	r2, #1
 80056f2:	709a      	strb	r2, [r3, #2]
	rail_monitor[RAIL_vsense].data = 0;
 80056f4:	4bbd      	ldr	r3, [pc, #756]	; (80059ec <voltage_monitor_init+0x314>)
 80056f6:	2200      	movs	r2, #0
 80056f8:	809a      	strh	r2, [r3, #4]
	rail_monitor[RAIL_vsense].max_voltage = 10000; // TODO: Get actual range from Sanj
 80056fa:	4bbc      	ldr	r3, [pc, #752]	; (80059ec <voltage_monitor_init+0x314>)
 80056fc:	f242 7210 	movw	r2, #10000	; 0x2710
 8005700:	80da      	strh	r2, [r3, #6]
	rail_monitor[RAIL_vsense].min_voltage = 0;
 8005702:	4bba      	ldr	r3, [pc, #744]	; (80059ec <voltage_monitor_init+0x314>)
 8005704:	2200      	movs	r2, #0
 8005706:	811a      	strh	r2, [r3, #8]

	rail_monitor[RAIL_vrefint].name = RAIL_vrefint;
 8005708:	4bb8      	ldr	r3, [pc, #736]	; (80059ec <voltage_monitor_init+0x314>)
 800570a:	2201      	movs	r2, #1
 800570c:	729a      	strb	r2, [r3, #10]
	rail_monitor[RAIL_vrefint].error_count = 0;
 800570e:	4bb7      	ldr	r3, [pc, #732]	; (80059ec <voltage_monitor_init+0x314>)
 8005710:	2200      	movs	r2, #0
 8005712:	72da      	strb	r2, [r3, #11]
	rail_monitor[RAIL_vrefint].is_enabled = 1;
 8005714:	4bb5      	ldr	r3, [pc, #724]	; (80059ec <voltage_monitor_init+0x314>)
 8005716:	2201      	movs	r2, #1
 8005718:	731a      	strb	r2, [r3, #12]
	rail_monitor[RAIL_vrefint].data = 0;
 800571a:	4bb4      	ldr	r3, [pc, #720]	; (80059ec <voltage_monitor_init+0x314>)
 800571c:	2200      	movs	r2, #0
 800571e:	81da      	strh	r2, [r3, #14]
	rail_monitor[RAIL_vrefint].max_voltage = 10000; // TODO: Get actual range from Sanj
 8005720:	4bb2      	ldr	r3, [pc, #712]	; (80059ec <voltage_monitor_init+0x314>)
 8005722:	f242 7210 	movw	r2, #10000	; 0x2710
 8005726:	821a      	strh	r2, [r3, #16]
	rail_monitor[RAIL_vrefint].min_voltage = 0;
 8005728:	4bb0      	ldr	r3, [pc, #704]	; (80059ec <voltage_monitor_init+0x314>)
 800572a:	2200      	movs	r2, #0
 800572c:	825a      	strh	r2, [r3, #18]

	rail_monitor[RAIL_TEMP1].name = RAIL_TEMP1;
 800572e:	4baf      	ldr	r3, [pc, #700]	; (80059ec <voltage_monitor_init+0x314>)
 8005730:	2202      	movs	r2, #2
 8005732:	751a      	strb	r2, [r3, #20]
	rail_monitor[RAIL_TEMP1].error_count = 0;
 8005734:	4bad      	ldr	r3, [pc, #692]	; (80059ec <voltage_monitor_init+0x314>)
 8005736:	2200      	movs	r2, #0
 8005738:	755a      	strb	r2, [r3, #21]
	rail_monitor[RAIL_TEMP1].is_enabled = 1;
 800573a:	4bac      	ldr	r3, [pc, #688]	; (80059ec <voltage_monitor_init+0x314>)
 800573c:	2201      	movs	r2, #1
 800573e:	759a      	strb	r2, [r3, #22]
	rail_monitor[RAIL_TEMP1].data = 0;
 8005740:	4baa      	ldr	r3, [pc, #680]	; (80059ec <voltage_monitor_init+0x314>)
 8005742:	2200      	movs	r2, #0
 8005744:	831a      	strh	r2, [r3, #24]
	rail_monitor[RAIL_TEMP1].max_voltage = 10000; // TODO: Get actual range from Sanj
 8005746:	4ba9      	ldr	r3, [pc, #676]	; (80059ec <voltage_monitor_init+0x314>)
 8005748:	f242 7210 	movw	r2, #10000	; 0x2710
 800574c:	835a      	strh	r2, [r3, #26]
	rail_monitor[RAIL_TEMP1].min_voltage = 0;
 800574e:	4ba7      	ldr	r3, [pc, #668]	; (80059ec <voltage_monitor_init+0x314>)
 8005750:	2200      	movs	r2, #0
 8005752:	839a      	strh	r2, [r3, #28]

	rail_monitor[RAIL_TEMP2].name = RAIL_TEMP2;
 8005754:	4ba5      	ldr	r3, [pc, #660]	; (80059ec <voltage_monitor_init+0x314>)
 8005756:	2203      	movs	r2, #3
 8005758:	779a      	strb	r2, [r3, #30]
	rail_monitor[RAIL_TEMP2].error_count = 0;
 800575a:	4ba4      	ldr	r3, [pc, #656]	; (80059ec <voltage_monitor_init+0x314>)
 800575c:	2200      	movs	r2, #0
 800575e:	77da      	strb	r2, [r3, #31]
	rail_monitor[RAIL_TEMP2].is_enabled = 1;
 8005760:	4ba2      	ldr	r3, [pc, #648]	; (80059ec <voltage_monitor_init+0x314>)
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2020 	strb.w	r2, [r3, #32]
	rail_monitor[RAIL_TEMP2].data = 0;
 8005768:	4ba0      	ldr	r3, [pc, #640]	; (80059ec <voltage_monitor_init+0x314>)
 800576a:	2200      	movs	r2, #0
 800576c:	845a      	strh	r2, [r3, #34]	; 0x22
	rail_monitor[RAIL_TEMP2].max_voltage = 10000; // TODO: Get actual range from Sanj
 800576e:	4b9f      	ldr	r3, [pc, #636]	; (80059ec <voltage_monitor_init+0x314>)
 8005770:	f242 7210 	movw	r2, #10000	; 0x2710
 8005774:	849a      	strh	r2, [r3, #36]	; 0x24
	rail_monitor[RAIL_TEMP2].min_voltage = 0;
 8005776:	4b9d      	ldr	r3, [pc, #628]	; (80059ec <voltage_monitor_init+0x314>)
 8005778:	2200      	movs	r2, #0
 800577a:	84da      	strh	r2, [r3, #38]	; 0x26

	rail_monitor[RAIL_TEMP3].name = RAIL_TEMP3;
 800577c:	4b9b      	ldr	r3, [pc, #620]	; (80059ec <voltage_monitor_init+0x314>)
 800577e:	2204      	movs	r2, #4
 8005780:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	rail_monitor[RAIL_TEMP3].error_count = 0;
 8005784:	4b99      	ldr	r3, [pc, #612]	; (80059ec <voltage_monitor_init+0x314>)
 8005786:	2200      	movs	r2, #0
 8005788:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	rail_monitor[RAIL_TEMP3].is_enabled = 1;
 800578c:	4b97      	ldr	r3, [pc, #604]	; (80059ec <voltage_monitor_init+0x314>)
 800578e:	2201      	movs	r2, #1
 8005790:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	rail_monitor[RAIL_TEMP3].data = 0;
 8005794:	4b95      	ldr	r3, [pc, #596]	; (80059ec <voltage_monitor_init+0x314>)
 8005796:	2200      	movs	r2, #0
 8005798:	859a      	strh	r2, [r3, #44]	; 0x2c
	rail_monitor[RAIL_TEMP3].max_voltage = 10000; // TODO: Get actual range from Sanj
 800579a:	4b94      	ldr	r3, [pc, #592]	; (80059ec <voltage_monitor_init+0x314>)
 800579c:	f242 7210 	movw	r2, #10000	; 0x2710
 80057a0:	85da      	strh	r2, [r3, #46]	; 0x2e
	rail_monitor[RAIL_TEMP3].min_voltage = 0;
 80057a2:	4b92      	ldr	r3, [pc, #584]	; (80059ec <voltage_monitor_init+0x314>)
 80057a4:	2200      	movs	r2, #0
 80057a6:	861a      	strh	r2, [r3, #48]	; 0x30

	rail_monitor[RAIL_TEMP4].name = RAIL_TEMP4;
 80057a8:	4b90      	ldr	r3, [pc, #576]	; (80059ec <voltage_monitor_init+0x314>)
 80057aa:	2205      	movs	r2, #5
 80057ac:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	rail_monitor[RAIL_TEMP4].error_count = 0;
 80057b0:	4b8e      	ldr	r3, [pc, #568]	; (80059ec <voltage_monitor_init+0x314>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	rail_monitor[RAIL_TEMP4].is_enabled = 1;
 80057b8:	4b8c      	ldr	r3, [pc, #560]	; (80059ec <voltage_monitor_init+0x314>)
 80057ba:	2201      	movs	r2, #1
 80057bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	rail_monitor[RAIL_TEMP4].data = 0;
 80057c0:	4b8a      	ldr	r3, [pc, #552]	; (80059ec <voltage_monitor_init+0x314>)
 80057c2:	2200      	movs	r2, #0
 80057c4:	86da      	strh	r2, [r3, #54]	; 0x36
	rail_monitor[RAIL_TEMP4].max_voltage = 10000; // TODO: Get actual range from Sanj
 80057c6:	4b89      	ldr	r3, [pc, #548]	; (80059ec <voltage_monitor_init+0x314>)
 80057c8:	f242 7210 	movw	r2, #10000	; 0x2710
 80057cc:	871a      	strh	r2, [r3, #56]	; 0x38
	rail_monitor[RAIL_TEMP4].min_voltage = 0;
 80057ce:	4b87      	ldr	r3, [pc, #540]	; (80059ec <voltage_monitor_init+0x314>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	875a      	strh	r2, [r3, #58]	; 0x3a

	rail_monitor[RAIL_busvmon].name = RAIL_busvmon;
 80057d4:	4b85      	ldr	r3, [pc, #532]	; (80059ec <voltage_monitor_init+0x314>)
 80057d6:	2206      	movs	r2, #6
 80057d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	rail_monitor[RAIL_busvmon].error_count = 0;
 80057dc:	4b83      	ldr	r3, [pc, #524]	; (80059ec <voltage_monitor_init+0x314>)
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	rail_monitor[RAIL_busvmon].is_enabled = 0;
 80057e4:	4b81      	ldr	r3, [pc, #516]	; (80059ec <voltage_monitor_init+0x314>)
 80057e6:	2200      	movs	r2, #0
 80057e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	rail_monitor[RAIL_busvmon].data = 0;
 80057ec:	4b7f      	ldr	r3, [pc, #508]	; (80059ec <voltage_monitor_init+0x314>)
 80057ee:	2200      	movs	r2, #0
 80057f0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	rail_monitor[RAIL_busvmon].max_voltage = 10000; // TODO: Get actual range from Sanj
 80057f4:	4b7d      	ldr	r3, [pc, #500]	; (80059ec <voltage_monitor_init+0x314>)
 80057f6:	f242 7210 	movw	r2, #10000	; 0x2710
 80057fa:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	rail_monitor[RAIL_busvmon].min_voltage = 0;
 80057fe:	4b7b      	ldr	r3, [pc, #492]	; (80059ec <voltage_monitor_init+0x314>)
 8005800:	2200      	movs	r2, #0
 8005802:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	rail_monitor[RAIL_busimon].name = RAIL_busimon;
 8005806:	4b79      	ldr	r3, [pc, #484]	; (80059ec <voltage_monitor_init+0x314>)
 8005808:	2207      	movs	r2, #7
 800580a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	rail_monitor[RAIL_busimon].error_count = 0;
 800580e:	4b77      	ldr	r3, [pc, #476]	; (80059ec <voltage_monitor_init+0x314>)
 8005810:	2200      	movs	r2, #0
 8005812:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	rail_monitor[RAIL_busimon].is_enabled = 0;
 8005816:	4b75      	ldr	r3, [pc, #468]	; (80059ec <voltage_monitor_init+0x314>)
 8005818:	2200      	movs	r2, #0
 800581a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	rail_monitor[RAIL_busimon].data = 0;
 800581e:	4b73      	ldr	r3, [pc, #460]	; (80059ec <voltage_monitor_init+0x314>)
 8005820:	2200      	movs	r2, #0
 8005822:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	rail_monitor[RAIL_busimon].max_voltage = 10000; // TODO: Get actual range from Sanj
 8005826:	4b71      	ldr	r3, [pc, #452]	; (80059ec <voltage_monitor_init+0x314>)
 8005828:	f242 7210 	movw	r2, #10000	; 0x2710
 800582c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
	rail_monitor[RAIL_busimon].min_voltage = 0;
 8005830:	4b6e      	ldr	r3, [pc, #440]	; (80059ec <voltage_monitor_init+0x314>)
 8005832:	2200      	movs	r2, #0
 8005834:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

	rail_monitor[RAIL_2v5].name = RAIL_2v5;
 8005838:	4b6c      	ldr	r3, [pc, #432]	; (80059ec <voltage_monitor_init+0x314>)
 800583a:	2208      	movs	r2, #8
 800583c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	rail_monitor[RAIL_2v5].error_count = 0;
 8005840:	4b6a      	ldr	r3, [pc, #424]	; (80059ec <voltage_monitor_init+0x314>)
 8005842:	2200      	movs	r2, #0
 8005844:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	rail_monitor[RAIL_2v5].is_enabled = 0;
 8005848:	4b68      	ldr	r3, [pc, #416]	; (80059ec <voltage_monitor_init+0x314>)
 800584a:	2200      	movs	r2, #0
 800584c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	rail_monitor[RAIL_2v5].data = 0;
 8005850:	4b66      	ldr	r3, [pc, #408]	; (80059ec <voltage_monitor_init+0x314>)
 8005852:	2200      	movs	r2, #0
 8005854:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
	rail_monitor[RAIL_2v5].max_voltage = 3257;
 8005858:	4b64      	ldr	r3, [pc, #400]	; (80059ec <voltage_monitor_init+0x314>)
 800585a:	f640 42b9 	movw	r2, #3257	; 0xcb9
 800585e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
	rail_monitor[RAIL_2v5].min_voltage = 2947;
 8005862:	4b62      	ldr	r3, [pc, #392]	; (80059ec <voltage_monitor_init+0x314>)
 8005864:	f640 3283 	movw	r2, #2947	; 0xb83
 8005868:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58


	rail_monitor[RAIL_3v3].name = RAIL_3v3;
 800586c:	4b5f      	ldr	r3, [pc, #380]	; (80059ec <voltage_monitor_init+0x314>)
 800586e:	2209      	movs	r2, #9
 8005870:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	rail_monitor[RAIL_3v3].error_count = 0;
 8005874:	4b5d      	ldr	r3, [pc, #372]	; (80059ec <voltage_monitor_init+0x314>)
 8005876:	2200      	movs	r2, #0
 8005878:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
	rail_monitor[RAIL_3v3].is_enabled = 0;
 800587c:	4b5b      	ldr	r3, [pc, #364]	; (80059ec <voltage_monitor_init+0x314>)
 800587e:	2200      	movs	r2, #0
 8005880:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	rail_monitor[RAIL_3v3].data = 0;
 8005884:	4b59      	ldr	r3, [pc, #356]	; (80059ec <voltage_monitor_init+0x314>)
 8005886:	2200      	movs	r2, #0
 8005888:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	rail_monitor[RAIL_3v3].max_voltage = 3909;
 800588c:	4b57      	ldr	r3, [pc, #348]	; (80059ec <voltage_monitor_init+0x314>)
 800588e:	f640 7245 	movw	r2, #3909	; 0xf45
 8005892:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	//rail_monitor[RAIL_3v3].min_voltage = 3537;
	rail_monitor[RAIL_3v3].min_voltage = 0;
 8005896:	4b55      	ldr	r3, [pc, #340]	; (80059ec <voltage_monitor_init+0x314>)
 8005898:	2200      	movs	r2, #0
 800589a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62


	rail_monitor[RAIL_5v].name = RAIL_5v;
 800589e:	4b53      	ldr	r3, [pc, #332]	; (80059ec <voltage_monitor_init+0x314>)
 80058a0:	220a      	movs	r2, #10
 80058a2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	rail_monitor[RAIL_5v].error_count = 0;
 80058a6:	4b51      	ldr	r3, [pc, #324]	; (80059ec <voltage_monitor_init+0x314>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	rail_monitor[RAIL_5v].is_enabled = 0;
 80058ae:	4b4f      	ldr	r3, [pc, #316]	; (80059ec <voltage_monitor_init+0x314>)
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	rail_monitor[RAIL_5v].data = 0;
 80058b6:	4b4d      	ldr	r3, [pc, #308]	; (80059ec <voltage_monitor_init+0x314>)
 80058b8:	2200      	movs	r2, #0
 80058ba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
	rail_monitor[RAIL_5v].max_voltage = 3909;
 80058be:	4b4b      	ldr	r3, [pc, #300]	; (80059ec <voltage_monitor_init+0x314>)
 80058c0:	f640 7245 	movw	r2, #3909	; 0xf45
 80058c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
	rail_monitor[RAIL_5v].min_voltage = 3537;
 80058c8:	4b48      	ldr	r3, [pc, #288]	; (80059ec <voltage_monitor_init+0x314>)
 80058ca:	f640 52d1 	movw	r2, #3537	; 0xdd1
 80058ce:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c

	rail_monitor[RAIL_n3v3].name = RAIL_n3v3;
 80058d2:	4b46      	ldr	r3, [pc, #280]	; (80059ec <voltage_monitor_init+0x314>)
 80058d4:	220b      	movs	r2, #11
 80058d6:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
	rail_monitor[RAIL_n3v3].error_count = 0;
 80058da:	4b44      	ldr	r3, [pc, #272]	; (80059ec <voltage_monitor_init+0x314>)
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
	rail_monitor[RAIL_n3v3].is_enabled = 0;
 80058e2:	4b42      	ldr	r3, [pc, #264]	; (80059ec <voltage_monitor_init+0x314>)
 80058e4:	2200      	movs	r2, #0
 80058e6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	rail_monitor[RAIL_n3v3].data = 0;
 80058ea:	4b40      	ldr	r3, [pc, #256]	; (80059ec <voltage_monitor_init+0x314>)
 80058ec:	2200      	movs	r2, #0
 80058ee:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
	rail_monitor[RAIL_n3v3].max_voltage = 4091;
 80058f2:	4b3e      	ldr	r3, [pc, #248]	; (80059ec <voltage_monitor_init+0x314>)
 80058f4:	f640 72fb 	movw	r2, #4091	; 0xffb
 80058f8:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	rail_monitor[RAIL_n3v3].min_voltage = 3702;
 80058fc:	4b3b      	ldr	r3, [pc, #236]	; (80059ec <voltage_monitor_init+0x314>)
 80058fe:	f640 6276 	movw	r2, #3702	; 0xe76
 8005902:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76

	rail_monitor[RAIL_n5v].name = RAIL_n5v;
 8005906:	4b39      	ldr	r3, [pc, #228]	; (80059ec <voltage_monitor_init+0x314>)
 8005908:	220c      	movs	r2, #12
 800590a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	rail_monitor[RAIL_n5v].error_count = 0;
 800590e:	4b37      	ldr	r3, [pc, #220]	; (80059ec <voltage_monitor_init+0x314>)
 8005910:	2200      	movs	r2, #0
 8005912:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
	rail_monitor[RAIL_n5v].is_enabled = 0;
 8005916:	4b35      	ldr	r3, [pc, #212]	; (80059ec <voltage_monitor_init+0x314>)
 8005918:	2200      	movs	r2, #0
 800591a:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
	rail_monitor[RAIL_n5v].data = 0;
 800591e:	4b33      	ldr	r3, [pc, #204]	; (80059ec <voltage_monitor_init+0x314>)
 8005920:	2200      	movs	r2, #0
 8005922:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	rail_monitor[RAIL_n5v].max_voltage = 4000;
 8005926:	4b31      	ldr	r3, [pc, #196]	; (80059ec <voltage_monitor_init+0x314>)
 8005928:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800592c:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
	//rail_monitor[RAIL_n5v].min_voltage = 3619;
	rail_monitor[RAIL_n5v].min_voltage = 0;
 8005930:	4b2e      	ldr	r3, [pc, #184]	; (80059ec <voltage_monitor_init+0x314>)
 8005932:	2200      	movs	r2, #0
 8005934:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80

	rail_monitor[RAIL_15v].name = RAIL_15v;
 8005938:	4b2c      	ldr	r3, [pc, #176]	; (80059ec <voltage_monitor_init+0x314>)
 800593a:	220d      	movs	r2, #13
 800593c:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
	rail_monitor[RAIL_15v].error_count = 0;
 8005940:	4b2a      	ldr	r3, [pc, #168]	; (80059ec <voltage_monitor_init+0x314>)
 8005942:	2200      	movs	r2, #0
 8005944:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
	rail_monitor[RAIL_15v].is_enabled = 0;
 8005948:	4b28      	ldr	r3, [pc, #160]	; (80059ec <voltage_monitor_init+0x314>)
 800594a:	2200      	movs	r2, #0
 800594c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	rail_monitor[RAIL_15v].data = 0;
 8005950:	4b26      	ldr	r3, [pc, #152]	; (80059ec <voltage_monitor_init+0x314>)
 8005952:	2200      	movs	r2, #0
 8005954:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
	rail_monitor[RAIL_15v].max_voltage = 3896;
 8005958:	4b24      	ldr	r3, [pc, #144]	; (80059ec <voltage_monitor_init+0x314>)
 800595a:	f640 7238 	movw	r2, #3896	; 0xf38
 800595e:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
	rail_monitor[RAIL_15v].min_voltage = 3525;
 8005962:	4b22      	ldr	r3, [pc, #136]	; (80059ec <voltage_monitor_init+0x314>)
 8005964:	f640 52c5 	movw	r2, #3525	; 0xdc5
 8005968:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a

	rail_monitor[RAIL_5vref].name = RAIL_5vref;
 800596c:	4b1f      	ldr	r3, [pc, #124]	; (80059ec <voltage_monitor_init+0x314>)
 800596e:	220e      	movs	r2, #14
 8005970:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	rail_monitor[RAIL_5vref].error_count = 0;
 8005974:	4b1d      	ldr	r3, [pc, #116]	; (80059ec <voltage_monitor_init+0x314>)
 8005976:	2200      	movs	r2, #0
 8005978:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
	rail_monitor[RAIL_5vref].is_enabled = 0;
 800597c:	4b1b      	ldr	r3, [pc, #108]	; (80059ec <voltage_monitor_init+0x314>)
 800597e:	2200      	movs	r2, #0
 8005980:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
	rail_monitor[RAIL_5vref].data = 0;
 8005984:	4b19      	ldr	r3, [pc, #100]	; (80059ec <voltage_monitor_init+0x314>)
 8005986:	2200      	movs	r2, #0
 8005988:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	rail_monitor[RAIL_5vref].max_voltage = 3909;
 800598c:	4b17      	ldr	r3, [pc, #92]	; (80059ec <voltage_monitor_init+0x314>)
 800598e:	f640 7245 	movw	r2, #3909	; 0xf45
 8005992:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
	rail_monitor[RAIL_5vref].min_voltage = 3537;
 8005996:	4b15      	ldr	r3, [pc, #84]	; (80059ec <voltage_monitor_init+0x314>)
 8005998:	f640 52d1 	movw	r2, #3537	; 0xdd1
 800599c:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94

	rail_monitor[RAIL_n200v].name = RAIL_n200v;
 80059a0:	4b12      	ldr	r3, [pc, #72]	; (80059ec <voltage_monitor_init+0x314>)
 80059a2:	220f      	movs	r2, #15
 80059a4:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
	rail_monitor[RAIL_n200v].error_count = 0;
 80059a8:	4b10      	ldr	r3, [pc, #64]	; (80059ec <voltage_monitor_init+0x314>)
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 2097 	strb.w	r2, [r3, #151]	; 0x97
	rail_monitor[RAIL_n200v].is_enabled = 0;
 80059b0:	4b0e      	ldr	r3, [pc, #56]	; (80059ec <voltage_monitor_init+0x314>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
	rail_monitor[RAIL_n200v].data = 0;
 80059b8:	4b0c      	ldr	r3, [pc, #48]	; (80059ec <voltage_monitor_init+0x314>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
	rail_monitor[RAIL_n200v].max_voltage = 4196;
 80059c0:	4b0a      	ldr	r3, [pc, #40]	; (80059ec <voltage_monitor_init+0x314>)
 80059c2:	f241 0264 	movw	r2, #4196	; 0x1064
 80059c6:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
	//rail_monitor[RAIL_n200v].min_voltage = 3796;
	rail_monitor[RAIL_n200v].min_voltage = 0;		// TODO: Currently set to 0, kept triggering because it has been reading ~3351
 80059ca:	4b08      	ldr	r3, [pc, #32]	; (80059ec <voltage_monitor_init+0x314>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e


	rail_monitor[RAIL_n800v].name = RAIL_n800v;
 80059d2:	4b06      	ldr	r3, [pc, #24]	; (80059ec <voltage_monitor_init+0x314>)
 80059d4:	2210      	movs	r2, #16
 80059d6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	rail_monitor[RAIL_n800v].error_count = 0;
 80059da:	4b04      	ldr	r3, [pc, #16]	; (80059ec <voltage_monitor_init+0x314>)
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
	rail_monitor[RAIL_n800v].is_enabled = 0;
 80059e2:	4b02      	ldr	r3, [pc, #8]	; (80059ec <voltage_monitor_init+0x314>)
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
 80059ea:	e001      	b.n	80059f0 <voltage_monitor_init+0x318>
 80059ec:	24001f48 	.word	0x24001f48
	rail_monitor[RAIL_n800v].data = 0;
 80059f0:	4b17      	ldr	r3, [pc, #92]	; (8005a50 <voltage_monitor_init+0x378>)
 80059f2:	2200      	movs	r2, #0
 80059f4:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
	rail_monitor[RAIL_n800v].max_voltage = 3336;
 80059f8:	4b15      	ldr	r3, [pc, #84]	; (8005a50 <voltage_monitor_init+0x378>)
 80059fa:	f640 5208 	movw	r2, #3336	; 0xd08
 80059fe:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
	rail_monitor[RAIL_n800v].min_voltage = 3018;
 8005a02:	4b13      	ldr	r3, [pc, #76]	; (8005a50 <voltage_monitor_init+0x378>)
 8005a04:	f640 32ca 	movw	r2, #3018	; 0xbca
 8005a08:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8

	rail_monitor[RAIL_TMP1].name = RAIL_TMP1;
 8005a0c:	4b10      	ldr	r3, [pc, #64]	; (8005a50 <voltage_monitor_init+0x378>)
 8005a0e:	2211      	movs	r2, #17
 8005a10:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
	rail_monitor[RAIL_TMP1].error_count = 0;
 8005a14:	4b0e      	ldr	r3, [pc, #56]	; (8005a50 <voltage_monitor_init+0x378>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
	rail_monitor[RAIL_TMP1].is_enabled = 1;
 8005a1c:	4b0c      	ldr	r3, [pc, #48]	; (8005a50 <voltage_monitor_init+0x378>)
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
	rail_monitor[RAIL_TMP1].data = 0;
 8005a24:	4b0a      	ldr	r3, [pc, #40]	; (8005a50 <voltage_monitor_init+0x378>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
	rail_monitor[RAIL_TMP1].max_voltage = 10000; // TODO: Get actual range from Sanj
 8005a2c:	4b08      	ldr	r3, [pc, #32]	; (8005a50 <voltage_monitor_init+0x378>)
 8005a2e:	f242 7210 	movw	r2, #10000	; 0x2710
 8005a32:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
	rail_monitor[RAIL_TMP1].min_voltage = 0;
 8005a36:	4b06      	ldr	r3, [pc, #24]	; (8005a50 <voltage_monitor_init+0x378>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2

	status = 1;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	71fb      	strb	r3, [r7, #7]

	return status;
 8005a42:	79fb      	ldrb	r3, [r7, #7]
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr
 8005a50:	24001f48 	.word	0x24001f48

08005a54 <set_rail_monitor_enable>:


uint8_t set_rail_monitor_enable(VOLTAGE_RAIL_NAME rail_name, uint8_t enable_value) {
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	460a      	mov	r2, r1
 8005a5e:	71fb      	strb	r3, [r7, #7]
 8005a60:	4613      	mov	r3, r2
 8005a62:	71bb      	strb	r3, [r7, #6]
	uint8_t status = 0;
 8005a64:	2300      	movs	r3, #0
 8005a66:	73fb      	strb	r3, [r7, #15]
	rail_monitor[rail_name].is_enabled = enable_value;
 8005a68:	79fa      	ldrb	r2, [r7, #7]
 8005a6a:	4909      	ldr	r1, [pc, #36]	; (8005a90 <set_rail_monitor_enable+0x3c>)
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	009b      	lsls	r3, r3, #2
 8005a70:	4413      	add	r3, r2
 8005a72:	005b      	lsls	r3, r3, #1
 8005a74:	440b      	add	r3, r1
 8005a76:	3302      	adds	r3, #2
 8005a78:	79ba      	ldrb	r2, [r7, #6]
 8005a7a:	701a      	strb	r2, [r3, #0]
	status = 1;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	73fb      	strb	r3, [r7, #15]

	return status;
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3714      	adds	r7, #20
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr
 8005a8e:	bf00      	nop
 8005a90:	24001f48 	.word	0x24001f48

08005a94 <set_rail_monitor>:


uint8_t set_rail_monitor() {
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b08a      	sub	sp, #40	; 0x28
 8005a98:	af00      	add	r7, sp, #0
	uint8_t status = 0;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t hk_adc1[10];
	uint16_t hk_adc3[4];
	int16_t hk_i2c[4];

	sample_hk_i2c(hk_i2c);
 8005aa0:	463b      	mov	r3, r7
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7fe fb4a 	bl	800413c <sample_hk_i2c>
	sample_hk_adc1(hk_adc1);
 8005aa8:	f107 0310 	add.w	r3, r7, #16
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7fe fb75 	bl	800419c <sample_hk_adc1>
	sample_hk_adc3(hk_adc3);
 8005ab2:	f107 0308 	add.w	r3, r7, #8
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f7fe fbc2 	bl	8004240 <sample_hk_adc3>
 8005abc:	897a      	ldrh	r2, [r7, #10]

	memcpy(&rail_monitor[RAIL_vsense].data, &hk_adc3[1], sizeof(uint16_t));
 8005abe:	4b25      	ldr	r3, [pc, #148]	; (8005b54 <set_rail_monitor+0xc0>)
 8005ac0:	809a      	strh	r2, [r3, #4]
 8005ac2:	893a      	ldrh	r2, [r7, #8]
	memcpy(&rail_monitor[RAIL_vrefint].data, &hk_adc3[0], sizeof(uint16_t));
 8005ac4:	4b23      	ldr	r3, [pc, #140]	; (8005b54 <set_rail_monitor+0xc0>)
 8005ac6:	81da      	strh	r2, [r3, #14]
 8005ac8:	883a      	ldrh	r2, [r7, #0]
	memcpy(&rail_monitor[RAIL_TEMP1].data, &hk_i2c[0], sizeof(uint16_t));
 8005aca:	4b22      	ldr	r3, [pc, #136]	; (8005b54 <set_rail_monitor+0xc0>)
 8005acc:	831a      	strh	r2, [r3, #24]
 8005ace:	887a      	ldrh	r2, [r7, #2]
	memcpy(&rail_monitor[RAIL_TEMP2].data, &hk_i2c[1], sizeof(uint16_t));
 8005ad0:	4b20      	ldr	r3, [pc, #128]	; (8005b54 <set_rail_monitor+0xc0>)
 8005ad2:	845a      	strh	r2, [r3, #34]	; 0x22
 8005ad4:	88ba      	ldrh	r2, [r7, #4]
	memcpy(&rail_monitor[RAIL_TEMP3].data, &hk_i2c[2], sizeof(uint16_t));
 8005ad6:	4b1f      	ldr	r3, [pc, #124]	; (8005b54 <set_rail_monitor+0xc0>)
 8005ad8:	859a      	strh	r2, [r3, #44]	; 0x2c
 8005ada:	88fa      	ldrh	r2, [r7, #6]
	memcpy(&rail_monitor[RAIL_TEMP4].data, &hk_i2c[3], sizeof(uint16_t));
 8005adc:	4b1d      	ldr	r3, [pc, #116]	; (8005b54 <set_rail_monitor+0xc0>)
 8005ade:	86da      	strh	r2, [r3, #54]	; 0x36
 8005ae0:	8a3a      	ldrh	r2, [r7, #16]
	memcpy(&rail_monitor[RAIL_busvmon].data, &hk_adc1[0], sizeof(uint16_t));
 8005ae2:	4b1c      	ldr	r3, [pc, #112]	; (8005b54 <set_rail_monitor+0xc0>)
 8005ae4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 8005ae8:	8a7a      	ldrh	r2, [r7, #18]
	memcpy(&rail_monitor[RAIL_busimon].data, &hk_adc1[1], sizeof(uint16_t));
 8005aea:	4b1a      	ldr	r3, [pc, #104]	; (8005b54 <set_rail_monitor+0xc0>)
 8005aec:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 8005af0:	8aba      	ldrh	r2, [r7, #20]
	memcpy(&rail_monitor[RAIL_2v5].data, &hk_adc1[2], sizeof(uint16_t));
 8005af2:	4b18      	ldr	r3, [pc, #96]	; (8005b54 <set_rail_monitor+0xc0>)
 8005af4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 8005af8:	89fa      	ldrh	r2, [r7, #14]
	memcpy(&rail_monitor[RAIL_3v3].data, &hk_adc3[3], sizeof(uint16_t));
 8005afa:	4b16      	ldr	r3, [pc, #88]	; (8005b54 <set_rail_monitor+0xc0>)
 8005afc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 8005b00:	8bba      	ldrh	r2, [r7, #28]
	memcpy(&rail_monitor[RAIL_5v].data, &hk_adc1[6], sizeof(uint16_t));
 8005b02:	4b14      	ldr	r3, [pc, #80]	; (8005b54 <set_rail_monitor+0xc0>)
 8005b04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8005b08:	8afa      	ldrh	r2, [r7, #22]
	memcpy(&rail_monitor[RAIL_n3v3].data, &hk_adc1[3], sizeof(uint16_t));
 8005b0a:	4b12      	ldr	r3, [pc, #72]	; (8005b54 <set_rail_monitor+0xc0>)
 8005b0c:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 8005b10:	89ba      	ldrh	r2, [r7, #12]
	memcpy(&rail_monitor[RAIL_n5v].data, &hk_adc3[2], sizeof(uint16_t));
 8005b12:	4b10      	ldr	r3, [pc, #64]	; (8005b54 <set_rail_monitor+0xc0>)
 8005b14:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 8005b18:	8bfa      	ldrh	r2, [r7, #30]
	memcpy(&rail_monitor[RAIL_15v].data, &hk_adc1[7], sizeof(uint16_t));
 8005b1a:	4b0e      	ldr	r3, [pc, #56]	; (8005b54 <set_rail_monitor+0xc0>)
 8005b1c:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 8005b20:	8c3a      	ldrh	r2, [r7, #32]
	memcpy(&rail_monitor[RAIL_5vref].data, &hk_adc1[8], sizeof(uint16_t));
 8005b22:	4b0c      	ldr	r3, [pc, #48]	; (8005b54 <set_rail_monitor+0xc0>)
 8005b24:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 8005b28:	8b3a      	ldrh	r2, [r7, #24]
	memcpy(&rail_monitor[RAIL_n200v].data, &hk_adc1[4], sizeof(uint16_t));
 8005b2a:	4b0a      	ldr	r3, [pc, #40]	; (8005b54 <set_rail_monitor+0xc0>)
 8005b2c:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
 8005b30:	8b7a      	ldrh	r2, [r7, #26]
	memcpy(&rail_monitor[RAIL_n800v].data, &hk_adc1[5], sizeof(uint16_t));
 8005b32:	4b08      	ldr	r3, [pc, #32]	; (8005b54 <set_rail_monitor+0xc0>)
 8005b34:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
 8005b38:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
	memcpy(&rail_monitor[RAIL_TMP1].data, &hk_adc1[9], sizeof(uint16_t));
 8005b3a:	4b06      	ldr	r3, [pc, #24]	; (8005b54 <set_rail_monitor+0xc0>)
 8005b3c:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae

	status = 1;
 8005b40:	2301      	movs	r3, #1
 8005b42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	return status;
 8005b46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3728      	adds	r7, #40	; 0x28
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	24001f48 	.word	0x24001f48

08005b58 <get_rail_monitor>:

VOLTAGE_RAIL* get_rail_monitor() {
 8005b58:	b480      	push	{r7}
 8005b5a:	af00      	add	r7, sp, #0
	return rail_monitor;
 8005b5c:	4b02      	ldr	r3, [pc, #8]	; (8005b68 <get_rail_monitor+0x10>)
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr
 8005b68:	24001f48 	.word	0x24001f48

08005b6c <in_range>:

uint8_t in_range(uint16_t raw, int min, int max) {
 8005b6c:	b480      	push	{r7}
 8005b6e:	b085      	sub	sp, #20
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	4603      	mov	r3, r0
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]
 8005b78:	81fb      	strh	r3, [r7, #14]
	if (raw <= max && raw >= min) {
 8005b7a:	89fb      	ldrh	r3, [r7, #14]
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	db05      	blt.n	8005b8e <in_range+0x22>
 8005b82:	89fb      	ldrh	r3, [r7, #14]
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	dc01      	bgt.n	8005b8e <in_range+0x22>
		return 1;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e000      	b.n	8005b90 <in_range+0x24>
	}
	return 0;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3714      	adds	r7, #20
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr
 8005b9c:	0000      	movs	r0, r0
	...

08005ba0 <monitor_rails>:


void monitor_rails() {
 8005ba0:	b590      	push	{r4, r7, lr}
 8005ba2:	b085      	sub	sp, #20
 8005ba4:	af00      	add	r7, sp, #0
	// Iterate through all voltage rails
	for (int i = 0; i < NUM_VOLTAGE_RAILS; i++){
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	60fb      	str	r3, [r7, #12]
 8005baa:	e0bd      	b.n	8005d28 <monitor_rails+0x188>
		if (rail_monitor[i].is_enabled){
 8005bac:	4966      	ldr	r1, [pc, #408]	; (8005d48 <monitor_rails+0x1a8>)
 8005bae:	68fa      	ldr	r2, [r7, #12]
 8005bb0:	4613      	mov	r3, r2
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	4413      	add	r3, r2
 8005bb6:	005b      	lsls	r3, r3, #1
 8005bb8:	440b      	add	r3, r1
 8005bba:	3302      	adds	r3, #2
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d056      	beq.n	8005c70 <monitor_rails+0xd0>
			// If current rail is not in range...
			if (!in_range(rail_monitor[i].data, rail_monitor[i].min_voltage, rail_monitor[i].max_voltage)){
 8005bc2:	4961      	ldr	r1, [pc, #388]	; (8005d48 <monitor_rails+0x1a8>)
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	4413      	add	r3, r2
 8005bcc:	005b      	lsls	r3, r3, #1
 8005bce:	440b      	add	r3, r1
 8005bd0:	3304      	adds	r3, #4
 8005bd2:	8818      	ldrh	r0, [r3, #0]
 8005bd4:	495c      	ldr	r1, [pc, #368]	; (8005d48 <monitor_rails+0x1a8>)
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	4613      	mov	r3, r2
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	4413      	add	r3, r2
 8005bde:	005b      	lsls	r3, r3, #1
 8005be0:	440b      	add	r3, r1
 8005be2:	3308      	adds	r3, #8
 8005be4:	881b      	ldrh	r3, [r3, #0]
 8005be6:	461c      	mov	r4, r3
 8005be8:	4957      	ldr	r1, [pc, #348]	; (8005d48 <monitor_rails+0x1a8>)
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	4613      	mov	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4413      	add	r3, r2
 8005bf2:	005b      	lsls	r3, r3, #1
 8005bf4:	440b      	add	r3, r1
 8005bf6:	3306      	adds	r3, #6
 8005bf8:	881b      	ldrh	r3, [r3, #0]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	4621      	mov	r1, r4
 8005bfe:	f7ff ffb5 	bl	8005b6c <in_range>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f040 808c 	bne.w	8005d22 <monitor_rails+0x182>
				// Increase that rails error count
				rail_monitor[i].error_count++;
 8005c0a:	494f      	ldr	r1, [pc, #316]	; (8005d48 <monitor_rails+0x1a8>)
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	4613      	mov	r3, r2
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4413      	add	r3, r2
 8005c14:	005b      	lsls	r3, r3, #1
 8005c16:	440b      	add	r3, r1
 8005c18:	3301      	adds	r3, #1
 8005c1a:	781b      	ldrb	r3, [r3, #0]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	b2d8      	uxtb	r0, r3
 8005c20:	4949      	ldr	r1, [pc, #292]	; (8005d48 <monitor_rails+0x1a8>)
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	4613      	mov	r3, r2
 8005c26:	009b      	lsls	r3, r3, #2
 8005c28:	4413      	add	r3, r2
 8005c2a:	005b      	lsls	r3, r3, #1
 8005c2c:	440b      	add	r3, r1
 8005c2e:	3301      	adds	r3, #1
 8005c30:	4602      	mov	r2, r0
 8005c32:	701a      	strb	r2, [r3, #0]
				// If that rails' error count is at 3, proceed with error protocol for that rail
				if (rail_monitor[i].error_count == 3) {
 8005c34:	4944      	ldr	r1, [pc, #272]	; (8005d48 <monitor_rails+0x1a8>)
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	4613      	mov	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	4413      	add	r3, r2
 8005c3e:	005b      	lsls	r3, r3, #1
 8005c40:	440b      	add	r3, r1
 8005c42:	3301      	adds	r3, #1
 8005c44:	781b      	ldrb	r3, [r3, #0]
 8005c46:	2b03      	cmp	r3, #3
 8005c48:	d16b      	bne.n	8005d22 <monitor_rails+0x182>
					ERROR_STRUCT error;
					error.detail = get_rail_name_error_detail(rail_monitor[i].name);
 8005c4a:	493f      	ldr	r1, [pc, #252]	; (8005d48 <monitor_rails+0x1a8>)
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	4613      	mov	r3, r2
 8005c50:	009b      	lsls	r3, r3, #2
 8005c52:	4413      	add	r3, r2
 8005c54:	005b      	lsls	r3, r3, #1
 8005c56:	440b      	add	r3, r1
 8005c58:	781b      	ldrb	r3, [r3, #0]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 f876 	bl	8005d4c <get_rail_name_error_detail>
 8005c60:	4603      	mov	r3, r0
 8005c62:	727b      	strb	r3, [r7, #9]
					error.category = EC_power_supply_rail;
 8005c64:	2300      	movs	r3, #0
 8005c66:	723b      	strb	r3, [r7, #8]
					handle_error(error);
 8005c68:	68b8      	ldr	r0, [r7, #8]
 8005c6a:	f7fc f977 	bl	8001f5c <handle_error>
 8005c6e:	e058      	b.n	8005d22 <monitor_rails+0x182>
			}
		}
		// If the rail monitor isn't enabled...
		else {
			uint16_t tolerance;
			tolerance = rail_monitor[i].max_voltage * 0.1;
 8005c70:	4935      	ldr	r1, [pc, #212]	; (8005d48 <monitor_rails+0x1a8>)
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	4613      	mov	r3, r2
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	4413      	add	r3, r2
 8005c7a:	005b      	lsls	r3, r3, #1
 8005c7c:	440b      	add	r3, r1
 8005c7e:	3306      	adds	r3, #6
 8005c80:	881b      	ldrh	r3, [r3, #0]
 8005c82:	ee07 3a90 	vmov	s15, r3
 8005c86:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005c8a:	ed9f 6b2d 	vldr	d6, [pc, #180]	; 8005d40 <monitor_rails+0x1a0>
 8005c8e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c92:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8005c96:	ee17 3a90 	vmov	r3, s15
 8005c9a:	817b      	strh	r3, [r7, #10]

			// If it isn't within +10% of its max voltage from 0...
			if (!in_range(rail_monitor[i].data, 0, tolerance)) {
 8005c9c:	492a      	ldr	r1, [pc, #168]	; (8005d48 <monitor_rails+0x1a8>)
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	4413      	add	r3, r2
 8005ca6:	005b      	lsls	r3, r3, #1
 8005ca8:	440b      	add	r3, r1
 8005caa:	3304      	adds	r3, #4
 8005cac:	881b      	ldrh	r3, [r3, #0]
 8005cae:	897a      	ldrh	r2, [r7, #10]
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7ff ff5a 	bl	8005b6c <in_range>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d131      	bne.n	8005d22 <monitor_rails+0x182>
				// Increase that rails error count
				rail_monitor[i].error_count++;
 8005cbe:	4922      	ldr	r1, [pc, #136]	; (8005d48 <monitor_rails+0x1a8>)
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	4413      	add	r3, r2
 8005cc8:	005b      	lsls	r3, r3, #1
 8005cca:	440b      	add	r3, r1
 8005ccc:	3301      	adds	r3, #1
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	b2d8      	uxtb	r0, r3
 8005cd4:	491c      	ldr	r1, [pc, #112]	; (8005d48 <monitor_rails+0x1a8>)
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	4613      	mov	r3, r2
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	4413      	add	r3, r2
 8005cde:	005b      	lsls	r3, r3, #1
 8005ce0:	440b      	add	r3, r1
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	701a      	strb	r2, [r3, #0]
				// If that rails' error count is at 3, proceed with error protocol for that rail
				if (rail_monitor[i].error_count == 3) {
 8005ce8:	4917      	ldr	r1, [pc, #92]	; (8005d48 <monitor_rails+0x1a8>)
 8005cea:	68fa      	ldr	r2, [r7, #12]
 8005cec:	4613      	mov	r3, r2
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	4413      	add	r3, r2
 8005cf2:	005b      	lsls	r3, r3, #1
 8005cf4:	440b      	add	r3, r1
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	2b03      	cmp	r3, #3
 8005cfc:	d111      	bne.n	8005d22 <monitor_rails+0x182>
					ERROR_STRUCT error;
					error.detail = get_rail_name_error_detail(rail_monitor[i].name);
 8005cfe:	4912      	ldr	r1, [pc, #72]	; (8005d48 <monitor_rails+0x1a8>)
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	4613      	mov	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	4413      	add	r3, r2
 8005d08:	005b      	lsls	r3, r3, #1
 8005d0a:	440b      	add	r3, r1
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f000 f81c 	bl	8005d4c <get_rail_name_error_detail>
 8005d14:	4603      	mov	r3, r0
 8005d16:	717b      	strb	r3, [r7, #5]
					error.category = EC_power_supply_rail;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	713b      	strb	r3, [r7, #4]
					handle_error(error);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f7fc f91d 	bl	8001f5c <handle_error>
	for (int i = 0; i < NUM_VOLTAGE_RAILS; i++){
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	3301      	adds	r3, #1
 8005d26:	60fb      	str	r3, [r7, #12]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2b11      	cmp	r3, #17
 8005d2c:	f77f af3e 	ble.w	8005bac <monitor_rails+0xc>
				}
			}
		}
	}
}
 8005d30:	bf00      	nop
 8005d32:	bf00      	nop
 8005d34:	3714      	adds	r7, #20
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd90      	pop	{r4, r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	f3af 8000 	nop.w
 8005d40:	9999999a 	.word	0x9999999a
 8005d44:	3fb99999 	.word	0x3fb99999
 8005d48:	24001f48 	.word	0x24001f48

08005d4c <get_rail_name_error_detail>:

ERROR_DETAIL get_rail_name_error_detail(VOLTAGE_RAIL_NAME rail_name) {
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	4603      	mov	r3, r0
 8005d54:	71fb      	strb	r3, [r7, #7]
	switch (rail_name) {
 8005d56:	79fb      	ldrb	r3, [r7, #7]
 8005d58:	2b11      	cmp	r3, #17
 8005d5a:	d84b      	bhi.n	8005df4 <get_rail_name_error_detail+0xa8>
 8005d5c:	a201      	add	r2, pc, #4	; (adr r2, 8005d64 <get_rail_name_error_detail+0x18>)
 8005d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d62:	bf00      	nop
 8005d64:	08005dad 	.word	0x08005dad
 8005d68:	08005db1 	.word	0x08005db1
 8005d6c:	08005db5 	.word	0x08005db5
 8005d70:	08005db9 	.word	0x08005db9
 8005d74:	08005dbd 	.word	0x08005dbd
 8005d78:	08005dc1 	.word	0x08005dc1
 8005d7c:	08005dc5 	.word	0x08005dc5
 8005d80:	08005dc9 	.word	0x08005dc9
 8005d84:	08005dcd 	.word	0x08005dcd
 8005d88:	08005dd1 	.word	0x08005dd1
 8005d8c:	08005dd5 	.word	0x08005dd5
 8005d90:	08005dd9 	.word	0x08005dd9
 8005d94:	08005ddd 	.word	0x08005ddd
 8005d98:	08005de1 	.word	0x08005de1
 8005d9c:	08005de5 	.word	0x08005de5
 8005da0:	08005de9 	.word	0x08005de9
 8005da4:	08005ded 	.word	0x08005ded
 8005da8:	08005df1 	.word	0x08005df1
	case RAIL_vsense:
		return ED_vsense;
 8005dac:	2306      	movs	r3, #6
 8005dae:	e022      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_vrefint:
		return ED_vrefint;
 8005db0:	2307      	movs	r3, #7
 8005db2:	e020      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_TEMP1:
		return ED_TEMP1;
 8005db4:	2308      	movs	r3, #8
 8005db6:	e01e      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_TEMP2:
		return ED_TEMP2;
 8005db8:	2309      	movs	r3, #9
 8005dba:	e01c      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_TEMP3:
		return ED_TEMP3;
 8005dbc:	230a      	movs	r3, #10
 8005dbe:	e01a      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_TEMP4:
		return ED_TEMP4;
 8005dc0:	230b      	movs	r3, #11
 8005dc2:	e018      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_busvmon:
		return ED_busvmon;
 8005dc4:	230c      	movs	r3, #12
 8005dc6:	e016      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_busimon:
		return ED_busimon;
 8005dc8:	230d      	movs	r3, #13
 8005dca:	e014      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_2v5:
		return ED_2v5;
 8005dcc:	230e      	movs	r3, #14
 8005dce:	e012      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_3v3:
		return ED_3v3;
 8005dd0:	230f      	movs	r3, #15
 8005dd2:	e010      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_5v:
		return ED_5v;
 8005dd4:	2310      	movs	r3, #16
 8005dd6:	e00e      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_n3v3:
		return ED_n3v3;
 8005dd8:	2311      	movs	r3, #17
 8005dda:	e00c      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_n5v:
		return ED_n5v;
 8005ddc:	2312      	movs	r3, #18
 8005dde:	e00a      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_15v:
		return ED_15v;
 8005de0:	2313      	movs	r3, #19
 8005de2:	e008      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_5vref:
		return ED_5vref;
 8005de4:	2314      	movs	r3, #20
 8005de6:	e006      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_n200v:
		return ED_n200v;
 8005de8:	2315      	movs	r3, #21
 8005dea:	e004      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_n800v:
		return ED_n800v;
 8005dec:	2316      	movs	r3, #22
 8005dee:	e002      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	case RAIL_TMP1:
		return ED_TMP1;
 8005df0:	2317      	movs	r3, #23
 8005df2:	e000      	b.n	8005df6 <get_rail_name_error_detail+0xaa>

	default:
		return ED_UNDEFINED;
 8005df4:	231a      	movs	r3, #26
	}
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	370c      	adds	r7, #12
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e00:	4770      	bx	lr
 8005e02:	bf00      	nop

08005e04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005e04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005e3c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005e08:	f7fe fea2 	bl	8004b50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005e0c:	480c      	ldr	r0, [pc, #48]	; (8005e40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005e0e:	490d      	ldr	r1, [pc, #52]	; (8005e44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005e10:	4a0d      	ldr	r2, [pc, #52]	; (8005e48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005e12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e14:	e002      	b.n	8005e1c <LoopCopyDataInit>

08005e16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e1a:	3304      	adds	r3, #4

08005e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e20:	d3f9      	bcc.n	8005e16 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e22:	4a0a      	ldr	r2, [pc, #40]	; (8005e4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005e24:	4c0a      	ldr	r4, [pc, #40]	; (8005e50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005e26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e28:	e001      	b.n	8005e2e <LoopFillZerobss>

08005e2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e2c:	3204      	adds	r2, #4

08005e2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e30:	d3fb      	bcc.n	8005e2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005e32:	f014 fc01 	bl	801a638 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005e36:	f7fd fc61 	bl	80036fc <main>
  bx  lr
 8005e3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005e3c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005e40:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005e44:	2400013c 	.word	0x2400013c
  ldr r2, =_sidata
 8005e48:	0801b568 	.word	0x0801b568
  ldr r2, =_sbss
 8005e4c:	24000140 	.word	0x24000140
  ldr r4, =_ebss
 8005e50:	2400697c 	.word	0x2400697c

08005e54 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005e54:	e7fe      	b.n	8005e54 <ADC3_IRQHandler>
	...

08005e58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e5e:	2003      	movs	r0, #3
 8005e60:	f001 fd39 	bl	80078d6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005e64:	f008 fe7c 	bl	800eb60 <HAL_RCC_GetSysClockFreq>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	4b15      	ldr	r3, [pc, #84]	; (8005ec0 <HAL_Init+0x68>)
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	0a1b      	lsrs	r3, r3, #8
 8005e70:	f003 030f 	and.w	r3, r3, #15
 8005e74:	4913      	ldr	r1, [pc, #76]	; (8005ec4 <HAL_Init+0x6c>)
 8005e76:	5ccb      	ldrb	r3, [r1, r3]
 8005e78:	f003 031f 	and.w	r3, r3, #31
 8005e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8005e80:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005e82:	4b0f      	ldr	r3, [pc, #60]	; (8005ec0 <HAL_Init+0x68>)
 8005e84:	699b      	ldr	r3, [r3, #24]
 8005e86:	f003 030f 	and.w	r3, r3, #15
 8005e8a:	4a0e      	ldr	r2, [pc, #56]	; (8005ec4 <HAL_Init+0x6c>)
 8005e8c:	5cd3      	ldrb	r3, [r2, r3]
 8005e8e:	f003 031f 	and.w	r3, r3, #31
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	fa22 f303 	lsr.w	r3, r2, r3
 8005e98:	4a0b      	ldr	r2, [pc, #44]	; (8005ec8 <HAL_Init+0x70>)
 8005e9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005e9c:	4a0b      	ldr	r2, [pc, #44]	; (8005ecc <HAL_Init+0x74>)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005ea2:	2005      	movs	r0, #5
 8005ea4:	f7fe fc3e 	bl	8004724 <HAL_InitTick>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e002      	b.n	8005eb8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005eb2:	f7fe fc19 	bl	80046e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}
 8005ec0:	58024400 	.word	0x58024400
 8005ec4:	0801b4b4 	.word	0x0801b4b4
 8005ec8:	240000c8 	.word	0x240000c8
 8005ecc:	240000c4 	.word	0x240000c4

08005ed0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005ed4:	4b06      	ldr	r3, [pc, #24]	; (8005ef0 <HAL_IncTick+0x20>)
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	461a      	mov	r2, r3
 8005eda:	4b06      	ldr	r3, [pc, #24]	; (8005ef4 <HAL_IncTick+0x24>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4413      	add	r3, r2
 8005ee0:	4a04      	ldr	r2, [pc, #16]	; (8005ef4 <HAL_IncTick+0x24>)
 8005ee2:	6013      	str	r3, [r2, #0]
}
 8005ee4:	bf00      	nop
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop
 8005ef0:	240000d0 	.word	0x240000d0
 8005ef4:	24001ffc 	.word	0x24001ffc

08005ef8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	af00      	add	r7, sp, #0
  return uwTick;
 8005efc:	4b03      	ldr	r3, [pc, #12]	; (8005f0c <HAL_GetTick+0x14>)
 8005efe:	681b      	ldr	r3, [r3, #0]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	24001ffc 	.word	0x24001ffc

08005f10 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005f10:	b480      	push	{r7}
 8005f12:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005f14:	4b03      	ldr	r3, [pc, #12]	; (8005f24 <HAL_GetREVID+0x14>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	0c1b      	lsrs	r3, r3, #16
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr
 8005f24:	5c001000 	.word	0x5c001000

08005f28 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8005f32:	4b07      	ldr	r3, [pc, #28]	; (8005f50 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8005f34:	685a      	ldr	r2, [r3, #4]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	43db      	mvns	r3, r3
 8005f3a:	401a      	ands	r2, r3
 8005f3c:	4904      	ldr	r1, [pc, #16]	; (8005f50 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	604b      	str	r3, [r1, #4]
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr
 8005f50:	58000400 	.word	0x58000400

08005f54 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	431a      	orrs	r2, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	609a      	str	r2, [r3, #8]
}
 8005f6e:	bf00      	nop
 8005f70:	370c      	adds	r7, #12
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr

08005f7a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005f7a:	b480      	push	{r7}
 8005f7c:	b083      	sub	sp, #12
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
 8005f82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	431a      	orrs	r2, r3
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	609a      	str	r2, [r3, #8]
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b087      	sub	sp, #28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
 8005fc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	3360      	adds	r3, #96	; 0x60
 8005fce:	461a      	mov	r2, r3
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	4413      	add	r3, r2
 8005fd6:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	430b      	orrs	r3, r1
 8005fea:	431a      	orrs	r2, r3
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005ff0:	bf00      	nop
 8005ff2:	371c      	adds	r7, #28
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b085      	sub	sp, #20
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	691b      	ldr	r3, [r3, #16]
 800600c:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	f003 031f 	and.w	r3, r3, #31
 8006016:	6879      	ldr	r1, [r7, #4]
 8006018:	fa01 f303 	lsl.w	r3, r1, r3
 800601c:	431a      	orrs	r2, r3
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	611a      	str	r2, [r3, #16]
}
 8006022:	bf00      	nop
 8006024:	3714      	adds	r7, #20
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr

0800602e <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800602e:	b480      	push	{r7}
 8006030:	b087      	sub	sp, #28
 8006032:	af00      	add	r7, sp, #0
 8006034:	60f8      	str	r0, [r7, #12]
 8006036:	60b9      	str	r1, [r7, #8]
 8006038:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	3360      	adds	r3, #96	; 0x60
 800603e:	461a      	mov	r2, r3
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	431a      	orrs	r2, r3
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	601a      	str	r2, [r3, #0]
  }
}
 8006058:	bf00      	nop
 800605a:	371c      	adds	r7, #28
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006074:	2b00      	cmp	r3, #0
 8006076:	d101      	bne.n	800607c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006078:	2301      	movs	r3, #1
 800607a:	e000      	b.n	800607e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	370c      	adds	r7, #12
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr

0800608a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800608a:	b480      	push	{r7}
 800608c:	b087      	sub	sp, #28
 800608e:	af00      	add	r7, sp, #0
 8006090:	60f8      	str	r0, [r7, #12]
 8006092:	60b9      	str	r1, [r7, #8]
 8006094:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	3330      	adds	r3, #48	; 0x30
 800609a:	461a      	mov	r2, r3
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	0a1b      	lsrs	r3, r3, #8
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	f003 030c 	and.w	r3, r3, #12
 80060a6:	4413      	add	r3, r2
 80060a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	f003 031f 	and.w	r3, r3, #31
 80060b4:	211f      	movs	r1, #31
 80060b6:	fa01 f303 	lsl.w	r3, r1, r3
 80060ba:	43db      	mvns	r3, r3
 80060bc:	401a      	ands	r2, r3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	0e9b      	lsrs	r3, r3, #26
 80060c2:	f003 011f 	and.w	r1, r3, #31
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	f003 031f 	and.w	r3, r3, #31
 80060cc:	fa01 f303 	lsl.w	r3, r1, r3
 80060d0:	431a      	orrs	r2, r3
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80060d6:	bf00      	nop
 80060d8:	371c      	adds	r7, #28
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b083      	sub	sp, #12
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
 80060ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	f023 0203 	bic.w	r2, r3, #3
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	431a      	orrs	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	60da      	str	r2, [r3, #12]
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006108:	b480      	push	{r7}
 800610a:	b087      	sub	sp, #28
 800610c:	af00      	add	r7, sp, #0
 800610e:	60f8      	str	r0, [r7, #12]
 8006110:	60b9      	str	r1, [r7, #8]
 8006112:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	3314      	adds	r3, #20
 8006118:	461a      	mov	r2, r3
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	0e5b      	lsrs	r3, r3, #25
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	f003 0304 	and.w	r3, r3, #4
 8006124:	4413      	add	r3, r2
 8006126:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	0d1b      	lsrs	r3, r3, #20
 8006130:	f003 031f 	and.w	r3, r3, #31
 8006134:	2107      	movs	r1, #7
 8006136:	fa01 f303 	lsl.w	r3, r1, r3
 800613a:	43db      	mvns	r3, r3
 800613c:	401a      	ands	r2, r3
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	0d1b      	lsrs	r3, r3, #20
 8006142:	f003 031f 	and.w	r3, r3, #31
 8006146:	6879      	ldr	r1, [r7, #4]
 8006148:	fa01 f303 	lsl.w	r3, r1, r3
 800614c:	431a      	orrs	r2, r3
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006152:	bf00      	nop
 8006154:	371c      	adds	r7, #28
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr
	...

08006160 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006178:	43db      	mvns	r3, r3
 800617a:	401a      	ands	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f003 0318 	and.w	r3, r3, #24
 8006182:	4908      	ldr	r1, [pc, #32]	; (80061a4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006184:	40d9      	lsrs	r1, r3
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	400b      	ands	r3, r1
 800618a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800618e:	431a      	orrs	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8006196:	bf00      	nop
 8006198:	3714      	adds	r7, #20
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop
 80061a4:	000fffff 	.word	0x000fffff

080061a8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	f003 031f 	and.w	r3, r3, #31
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	689a      	ldr	r2, [r3, #8]
 80061d0:	4b04      	ldr	r3, [pc, #16]	; (80061e4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80061d2:	4013      	ands	r3, r2
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	6093      	str	r3, [r2, #8]
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr
 80061e4:	5fffffc0 	.word	0x5fffffc0

080061e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80061f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80061fc:	d101      	bne.n	8006202 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80061fe:	2301      	movs	r3, #1
 8006200:	e000      	b.n	8006204 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006202:	2300      	movs	r3, #0
}
 8006204:	4618      	mov	r0, r3
 8006206:	370c      	adds	r7, #12
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr

08006210 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006210:	b480      	push	{r7}
 8006212:	b083      	sub	sp, #12
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689a      	ldr	r2, [r3, #8]
 800621c:	4b05      	ldr	r3, [pc, #20]	; (8006234 <LL_ADC_EnableInternalRegulator+0x24>)
 800621e:	4013      	ands	r3, r2
 8006220:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr
 8006234:	6fffffc0 	.word	0x6fffffc0

08006238 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006248:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800624c:	d101      	bne.n	8006252 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800624e:	2301      	movs	r3, #1
 8006250:	e000      	b.n	8006254 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	370c      	adds	r7, #12
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	689a      	ldr	r2, [r3, #8]
 800626c:	4b05      	ldr	r3, [pc, #20]	; (8006284 <LL_ADC_Enable+0x24>)
 800626e:	4013      	ands	r3, r2
 8006270:	f043 0201 	orr.w	r2, r3, #1
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006278:	bf00      	nop
 800627a:	370c      	adds	r7, #12
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr
 8006284:	7fffffc0 	.word	0x7fffffc0

08006288 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	689a      	ldr	r2, [r3, #8]
 8006294:	4b05      	ldr	r3, [pc, #20]	; (80062ac <LL_ADC_Disable+0x24>)
 8006296:	4013      	ands	r3, r2
 8006298:	f043 0202 	orr.w	r2, r3, #2
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	7fffffc0 	.word	0x7fffffc0

080062b0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d101      	bne.n	80062c8 <LL_ADC_IsEnabled+0x18>
 80062c4:	2301      	movs	r3, #1
 80062c6:	e000      	b.n	80062ca <LL_ADC_IsEnabled+0x1a>
 80062c8:	2300      	movs	r3, #0
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	370c      	adds	r7, #12
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr

080062d6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80062d6:	b480      	push	{r7}
 80062d8:	b083      	sub	sp, #12
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	d101      	bne.n	80062ee <LL_ADC_IsDisableOngoing+0x18>
 80062ea:	2301      	movs	r3, #1
 80062ec:	e000      	b.n	80062f0 <LL_ADC_IsDisableOngoing+0x1a>
 80062ee:	2300      	movs	r3, #0
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	370c      	adds	r7, #12
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b083      	sub	sp, #12
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	689a      	ldr	r2, [r3, #8]
 8006308:	4b05      	ldr	r3, [pc, #20]	; (8006320 <LL_ADC_REG_StartConversion+0x24>)
 800630a:	4013      	ands	r3, r2
 800630c:	f043 0204 	orr.w	r2, r3, #4
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr
 8006320:	7fffffc0 	.word	0x7fffffc0

08006324 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	f003 0304 	and.w	r3, r3, #4
 8006334:	2b04      	cmp	r3, #4
 8006336:	d101      	bne.n	800633c <LL_ADC_REG_IsConversionOngoing+0x18>
 8006338:	2301      	movs	r3, #1
 800633a:	e000      	b.n	800633e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800633c:	2300      	movs	r3, #0
}
 800633e:	4618      	mov	r0, r3
 8006340:	370c      	adds	r7, #12
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr

0800634a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800634a:	b480      	push	{r7}
 800634c:	b083      	sub	sp, #12
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	f003 0308 	and.w	r3, r3, #8
 800635a:	2b08      	cmp	r3, #8
 800635c:	d101      	bne.n	8006362 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800635e:	2301      	movs	r3, #1
 8006360:	e000      	b.n	8006364 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006370:	b590      	push	{r4, r7, lr}
 8006372:	b089      	sub	sp, #36	; 0x24
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006378:	2300      	movs	r3, #0
 800637a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800637c:	2300      	movs	r3, #0
 800637e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d101      	bne.n	800638a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e18f      	b.n	80066aa <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006394:	2b00      	cmp	r3, #0
 8006396:	d109      	bne.n	80063ac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f7fa fad7 	bl	800094c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4618      	mov	r0, r3
 80063b2:	f7ff ff19 	bl	80061e8 <LL_ADC_IsDeepPowerDownEnabled>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d004      	beq.n	80063c6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4618      	mov	r0, r3
 80063c2:	f7ff feff 	bl	80061c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4618      	mov	r0, r3
 80063cc:	f7ff ff34 	bl	8006238 <LL_ADC_IsInternalRegulatorEnabled>
 80063d0:	4603      	mov	r3, r0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d114      	bne.n	8006400 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4618      	mov	r0, r3
 80063dc:	f7ff ff18 	bl	8006210 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80063e0:	4b87      	ldr	r3, [pc, #540]	; (8006600 <HAL_ADC_Init+0x290>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	099b      	lsrs	r3, r3, #6
 80063e6:	4a87      	ldr	r2, [pc, #540]	; (8006604 <HAL_ADC_Init+0x294>)
 80063e8:	fba2 2303 	umull	r2, r3, r2, r3
 80063ec:	099b      	lsrs	r3, r3, #6
 80063ee:	3301      	adds	r3, #1
 80063f0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80063f2:	e002      	b.n	80063fa <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	3b01      	subs	r3, #1
 80063f8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1f9      	bne.n	80063f4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4618      	mov	r0, r3
 8006406:	f7ff ff17 	bl	8006238 <LL_ADC_IsInternalRegulatorEnabled>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d10d      	bne.n	800642c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006414:	f043 0210 	orr.w	r2, r3, #16
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006420:	f043 0201 	orr.w	r2, r3, #1
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4618      	mov	r0, r3
 8006432:	f7ff ff77 	bl	8006324 <LL_ADC_REG_IsConversionOngoing>
 8006436:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800643c:	f003 0310 	and.w	r3, r3, #16
 8006440:	2b00      	cmp	r3, #0
 8006442:	f040 8129 	bne.w	8006698 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	2b00      	cmp	r3, #0
 800644a:	f040 8125 	bne.w	8006698 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006452:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8006456:	f043 0202 	orr.w	r2, r3, #2
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4618      	mov	r0, r3
 8006464:	f7ff ff24 	bl	80062b0 <LL_ADC_IsEnabled>
 8006468:	4603      	mov	r3, r0
 800646a:	2b00      	cmp	r3, #0
 800646c:	d136      	bne.n	80064dc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a65      	ldr	r2, [pc, #404]	; (8006608 <HAL_ADC_Init+0x298>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d004      	beq.n	8006482 <HAL_ADC_Init+0x112>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a63      	ldr	r2, [pc, #396]	; (800660c <HAL_ADC_Init+0x29c>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d10e      	bne.n	80064a0 <HAL_ADC_Init+0x130>
 8006482:	4861      	ldr	r0, [pc, #388]	; (8006608 <HAL_ADC_Init+0x298>)
 8006484:	f7ff ff14 	bl	80062b0 <LL_ADC_IsEnabled>
 8006488:	4604      	mov	r4, r0
 800648a:	4860      	ldr	r0, [pc, #384]	; (800660c <HAL_ADC_Init+0x29c>)
 800648c:	f7ff ff10 	bl	80062b0 <LL_ADC_IsEnabled>
 8006490:	4603      	mov	r3, r0
 8006492:	4323      	orrs	r3, r4
 8006494:	2b00      	cmp	r3, #0
 8006496:	bf0c      	ite	eq
 8006498:	2301      	moveq	r3, #1
 800649a:	2300      	movne	r3, #0
 800649c:	b2db      	uxtb	r3, r3
 800649e:	e008      	b.n	80064b2 <HAL_ADC_Init+0x142>
 80064a0:	485b      	ldr	r0, [pc, #364]	; (8006610 <HAL_ADC_Init+0x2a0>)
 80064a2:	f7ff ff05 	bl	80062b0 <LL_ADC_IsEnabled>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	bf0c      	ite	eq
 80064ac:	2301      	moveq	r3, #1
 80064ae:	2300      	movne	r3, #0
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d012      	beq.n	80064dc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a53      	ldr	r2, [pc, #332]	; (8006608 <HAL_ADC_Init+0x298>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d004      	beq.n	80064ca <HAL_ADC_Init+0x15a>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a51      	ldr	r2, [pc, #324]	; (800660c <HAL_ADC_Init+0x29c>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d101      	bne.n	80064ce <HAL_ADC_Init+0x15e>
 80064ca:	4a52      	ldr	r2, [pc, #328]	; (8006614 <HAL_ADC_Init+0x2a4>)
 80064cc:	e000      	b.n	80064d0 <HAL_ADC_Init+0x160>
 80064ce:	4a52      	ldr	r2, [pc, #328]	; (8006618 <HAL_ADC_Init+0x2a8>)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	4619      	mov	r1, r3
 80064d6:	4610      	mov	r0, r2
 80064d8:	f7ff fd3c 	bl	8005f54 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80064dc:	f7ff fd18 	bl	8005f10 <HAL_GetREVID>
 80064e0:	4603      	mov	r3, r0
 80064e2:	f241 0203 	movw	r2, #4099	; 0x1003
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d914      	bls.n	8006514 <HAL_ADC_Init+0x1a4>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	2b10      	cmp	r3, #16
 80064f0:	d110      	bne.n	8006514 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	7d5b      	ldrb	r3, [r3, #21]
 80064f6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80064fc:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8006502:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	7f1b      	ldrb	r3, [r3, #28]
 8006508:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800650a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800650c:	f043 030c 	orr.w	r3, r3, #12
 8006510:	61bb      	str	r3, [r7, #24]
 8006512:	e00d      	b.n	8006530 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	7d5b      	ldrb	r3, [r3, #21]
 8006518:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800651e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8006524:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	7f1b      	ldrb	r3, [r3, #28]
 800652a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800652c:	4313      	orrs	r3, r2
 800652e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	7f1b      	ldrb	r3, [r3, #28]
 8006534:	2b01      	cmp	r3, #1
 8006536:	d106      	bne.n	8006546 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a1b      	ldr	r3, [r3, #32]
 800653c:	3b01      	subs	r3, #1
 800653e:	045b      	lsls	r3, r3, #17
 8006540:	69ba      	ldr	r2, [r7, #24]
 8006542:	4313      	orrs	r3, r2
 8006544:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654a:	2b00      	cmp	r3, #0
 800654c:	d009      	beq.n	8006562 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006552:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800655a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800655c:	69ba      	ldr	r2, [r7, #24]
 800655e:	4313      	orrs	r3, r2
 8006560:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68da      	ldr	r2, [r3, #12]
 8006568:	4b2c      	ldr	r3, [pc, #176]	; (800661c <HAL_ADC_Init+0x2ac>)
 800656a:	4013      	ands	r3, r2
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	6812      	ldr	r2, [r2, #0]
 8006570:	69b9      	ldr	r1, [r7, #24]
 8006572:	430b      	orrs	r3, r1
 8006574:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4618      	mov	r0, r3
 800657c:	f7ff fed2 	bl	8006324 <LL_ADC_REG_IsConversionOngoing>
 8006580:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4618      	mov	r0, r3
 8006588:	f7ff fedf 	bl	800634a <LL_ADC_INJ_IsConversionOngoing>
 800658c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d15f      	bne.n	8006654 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d15c      	bne.n	8006654 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	7d1b      	ldrb	r3, [r3, #20]
 800659e:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80065a4:	4313      	orrs	r3, r2
 80065a6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68da      	ldr	r2, [r3, #12]
 80065ae:	4b1c      	ldr	r3, [pc, #112]	; (8006620 <HAL_ADC_Init+0x2b0>)
 80065b0:	4013      	ands	r3, r2
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	6812      	ldr	r2, [r2, #0]
 80065b6:	69b9      	ldr	r1, [r7, #24]
 80065b8:	430b      	orrs	r3, r1
 80065ba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d130      	bne.n	8006628 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ca:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	691a      	ldr	r2, [r3, #16]
 80065d2:	4b14      	ldr	r3, [pc, #80]	; (8006624 <HAL_ADC_Init+0x2b4>)
 80065d4:	4013      	ands	r3, r2
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80065da:	3a01      	subs	r2, #1
 80065dc:	0411      	lsls	r1, r2, #16
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80065e2:	4311      	orrs	r1, r2
 80065e4:	687a      	ldr	r2, [r7, #4]
 80065e6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80065e8:	4311      	orrs	r1, r2
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80065ee:	430a      	orrs	r2, r1
 80065f0:	431a      	orrs	r2, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f042 0201 	orr.w	r2, r2, #1
 80065fa:	611a      	str	r2, [r3, #16]
 80065fc:	e01c      	b.n	8006638 <HAL_ADC_Init+0x2c8>
 80065fe:	bf00      	nop
 8006600:	240000c4 	.word	0x240000c4
 8006604:	053e2d63 	.word	0x053e2d63
 8006608:	40022000 	.word	0x40022000
 800660c:	40022100 	.word	0x40022100
 8006610:	58026000 	.word	0x58026000
 8006614:	40022300 	.word	0x40022300
 8006618:	58026300 	.word	0x58026300
 800661c:	fff0c003 	.word	0xfff0c003
 8006620:	ffffbffc 	.word	0xffffbffc
 8006624:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	691a      	ldr	r2, [r3, #16]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0201 	bic.w	r2, r2, #1
 8006636:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	430a      	orrs	r2, r1
 800664c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 fdec 	bl	800722c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	68db      	ldr	r3, [r3, #12]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d10c      	bne.n	8006676 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006662:	f023 010f 	bic.w	r1, r3, #15
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	1e5a      	subs	r2, r3, #1
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	430a      	orrs	r2, r1
 8006672:	631a      	str	r2, [r3, #48]	; 0x30
 8006674:	e007      	b.n	8006686 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f022 020f 	bic.w	r2, r2, #15
 8006684:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800668a:	f023 0303 	bic.w	r3, r3, #3
 800668e:	f043 0201 	orr.w	r2, r3, #1
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	655a      	str	r2, [r3, #84]	; 0x54
 8006696:	e007      	b.n	80066a8 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800669c:	f043 0210 	orr.w	r2, r3, #16
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80066a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3724      	adds	r7, #36	; 0x24
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd90      	pop	{r4, r7, pc}
 80066b2:	bf00      	nop

080066b4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a55      	ldr	r2, [pc, #340]	; (800681c <HAL_ADC_Start_DMA+0x168>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d004      	beq.n	80066d4 <HAL_ADC_Start_DMA+0x20>
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a54      	ldr	r2, [pc, #336]	; (8006820 <HAL_ADC_Start_DMA+0x16c>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d101      	bne.n	80066d8 <HAL_ADC_Start_DMA+0x24>
 80066d4:	4b53      	ldr	r3, [pc, #332]	; (8006824 <HAL_ADC_Start_DMA+0x170>)
 80066d6:	e000      	b.n	80066da <HAL_ADC_Start_DMA+0x26>
 80066d8:	4b53      	ldr	r3, [pc, #332]	; (8006828 <HAL_ADC_Start_DMA+0x174>)
 80066da:	4618      	mov	r0, r3
 80066dc:	f7ff fd64 	bl	80061a8 <LL_ADC_GetMultimode>
 80066e0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7ff fe1c 	bl	8006324 <LL_ADC_REG_IsConversionOngoing>
 80066ec:	4603      	mov	r3, r0
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	f040 808c 	bne.w	800680c <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80066fa:	2b01      	cmp	r3, #1
 80066fc:	d101      	bne.n	8006702 <HAL_ADC_Start_DMA+0x4e>
 80066fe:	2302      	movs	r3, #2
 8006700:	e087      	b.n	8006812 <HAL_ADC_Start_DMA+0x15e>
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d005      	beq.n	800671c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	2b05      	cmp	r3, #5
 8006714:	d002      	beq.n	800671c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	2b09      	cmp	r3, #9
 800671a:	d170      	bne.n	80067fe <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f000 fc07 	bl	8006f30 <ADC_Enable>
 8006722:	4603      	mov	r3, r0
 8006724:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8006726:	7dfb      	ldrb	r3, [r7, #23]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d163      	bne.n	80067f4 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006730:	4b3e      	ldr	r3, [pc, #248]	; (800682c <HAL_ADC_Start_DMA+0x178>)
 8006732:	4013      	ands	r3, r2
 8006734:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a37      	ldr	r2, [pc, #220]	; (8006820 <HAL_ADC_Start_DMA+0x16c>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d002      	beq.n	800674c <HAL_ADC_Start_DMA+0x98>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	e000      	b.n	800674e <HAL_ADC_Start_DMA+0x9a>
 800674c:	4b33      	ldr	r3, [pc, #204]	; (800681c <HAL_ADC_Start_DMA+0x168>)
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	6812      	ldr	r2, [r2, #0]
 8006752:	4293      	cmp	r3, r2
 8006754:	d002      	beq.n	800675c <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d105      	bne.n	8006768 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006760:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800676c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006770:	2b00      	cmp	r3, #0
 8006772:	d006      	beq.n	8006782 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006778:	f023 0206 	bic.w	r2, r3, #6
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	659a      	str	r2, [r3, #88]	; 0x58
 8006780:	e002      	b.n	8006788 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2200      	movs	r2, #0
 8006786:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800678c:	4a28      	ldr	r2, [pc, #160]	; (8006830 <HAL_ADC_Start_DMA+0x17c>)
 800678e:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006794:	4a27      	ldr	r2, [pc, #156]	; (8006834 <HAL_ADC_Start_DMA+0x180>)
 8006796:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800679c:	4a26      	ldr	r2, [pc, #152]	; (8006838 <HAL_ADC_Start_DMA+0x184>)
 800679e:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	221c      	movs	r2, #28
 80067a6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	685a      	ldr	r2, [r3, #4]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f042 0210 	orr.w	r2, r2, #16
 80067be:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067c8:	4619      	mov	r1, r3
 80067ca:	4610      	mov	r0, r2
 80067cc:	f7ff fc89 	bl	80060e2 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	3340      	adds	r3, #64	; 0x40
 80067da:	4619      	mov	r1, r3
 80067dc:	68ba      	ldr	r2, [r7, #8]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f002 f80e 	bl	8008800 <HAL_DMA_Start_IT>
 80067e4:	4603      	mov	r3, r0
 80067e6:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7ff fd85 	bl	80062fc <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80067f2:	e00d      	b.n	8006810 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80067fc:	e008      	b.n	8006810 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800680a:	e001      	b.n	8006810 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800680c:	2302      	movs	r3, #2
 800680e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006810:	7dfb      	ldrb	r3, [r7, #23]
}
 8006812:	4618      	mov	r0, r3
 8006814:	3718      	adds	r7, #24
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	40022000 	.word	0x40022000
 8006820:	40022100 	.word	0x40022100
 8006824:	40022300 	.word	0x40022300
 8006828:	58026300 	.word	0x58026300
 800682c:	fffff0fe 	.word	0xfffff0fe
 8006830:	08007103 	.word	0x08007103
 8006834:	080071db 	.word	0x080071db
 8006838:	080071f7 	.word	0x080071f7

0800683c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8006844:	bf00      	nop
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr

08006850 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006850:	b480      	push	{r7}
 8006852:	b083      	sub	sp, #12
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8006858:	bf00      	nop
 800685a:	370c      	adds	r7, #12
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800686c:	bf00      	nop
 800686e:	370c      	adds	r7, #12
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006878:	b590      	push	{r4, r7, lr}
 800687a:	b0a1      	sub	sp, #132	; 0x84
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006882:	2300      	movs	r3, #0
 8006884:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006888:	2300      	movs	r3, #0
 800688a:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	4a65      	ldr	r2, [pc, #404]	; (8006a28 <HAL_ADC_ConfigChannel+0x1b0>)
 8006892:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800689a:	2b01      	cmp	r3, #1
 800689c:	d101      	bne.n	80068a2 <HAL_ADC_ConfigChannel+0x2a>
 800689e:	2302      	movs	r3, #2
 80068a0:	e32e      	b.n	8006f00 <HAL_ADC_ConfigChannel+0x688>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2201      	movs	r2, #1
 80068a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4618      	mov	r0, r3
 80068b0:	f7ff fd38 	bl	8006324 <LL_ADC_REG_IsConversionOngoing>
 80068b4:	4603      	mov	r3, r0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	f040 8313 	bne.w	8006ee2 <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	db2c      	blt.n	800691e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d108      	bne.n	80068e2 <HAL_ADC_ConfigChannel+0x6a>
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	0e9b      	lsrs	r3, r3, #26
 80068d6:	f003 031f 	and.w	r3, r3, #31
 80068da:	2201      	movs	r2, #1
 80068dc:	fa02 f303 	lsl.w	r3, r2, r3
 80068e0:	e016      	b.n	8006910 <HAL_ADC_ConfigChannel+0x98>
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80068ea:	fa93 f3a3 	rbit	r3, r3
 80068ee:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80068f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80068f2:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80068f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d101      	bne.n	80068fe <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 80068fa:	2320      	movs	r3, #32
 80068fc:	e003      	b.n	8006906 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 80068fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006900:	fab3 f383 	clz	r3, r3
 8006904:	b2db      	uxtb	r3, r3
 8006906:	f003 031f 	and.w	r3, r3, #31
 800690a:	2201      	movs	r2, #1
 800690c:	fa02 f303 	lsl.w	r3, r2, r3
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	6812      	ldr	r2, [r2, #0]
 8006914:	69d1      	ldr	r1, [r2, #28]
 8006916:	687a      	ldr	r2, [r7, #4]
 8006918:	6812      	ldr	r2, [r2, #0]
 800691a:	430b      	orrs	r3, r1
 800691c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6818      	ldr	r0, [r3, #0]
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	6859      	ldr	r1, [r3, #4]
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	461a      	mov	r2, r3
 800692c:	f7ff fbad 	bl	800608a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4618      	mov	r0, r3
 8006936:	f7ff fcf5 	bl	8006324 <LL_ADC_REG_IsConversionOngoing>
 800693a:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4618      	mov	r0, r3
 8006942:	f7ff fd02 	bl	800634a <LL_ADC_INJ_IsConversionOngoing>
 8006946:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006948:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800694a:	2b00      	cmp	r3, #0
 800694c:	f040 80b8 	bne.w	8006ac0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006950:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006952:	2b00      	cmp	r3, #0
 8006954:	f040 80b4 	bne.w	8006ac0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6818      	ldr	r0, [r3, #0]
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	6819      	ldr	r1, [r3, #0]
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	461a      	mov	r2, r3
 8006966:	f7ff fbcf 	bl	8006108 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800696a:	4b30      	ldr	r3, [pc, #192]	; (8006a2c <HAL_ADC_ConfigChannel+0x1b4>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8006972:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006976:	d10b      	bne.n	8006990 <HAL_ADC_ConfigChannel+0x118>
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	695a      	ldr	r2, [r3, #20]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	68db      	ldr	r3, [r3, #12]
 8006982:	089b      	lsrs	r3, r3, #2
 8006984:	f003 0307 	and.w	r3, r3, #7
 8006988:	005b      	lsls	r3, r3, #1
 800698a:	fa02 f303 	lsl.w	r3, r2, r3
 800698e:	e01d      	b.n	80069cc <HAL_ADC_ConfigChannel+0x154>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	f003 0310 	and.w	r3, r3, #16
 800699a:	2b00      	cmp	r3, #0
 800699c:	d10b      	bne.n	80069b6 <HAL_ADC_ConfigChannel+0x13e>
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	695a      	ldr	r2, [r3, #20]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	089b      	lsrs	r3, r3, #2
 80069aa:	f003 0307 	and.w	r3, r3, #7
 80069ae:	005b      	lsls	r3, r3, #1
 80069b0:	fa02 f303 	lsl.w	r3, r2, r3
 80069b4:	e00a      	b.n	80069cc <HAL_ADC_ConfigChannel+0x154>
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	695a      	ldr	r2, [r3, #20]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	089b      	lsrs	r3, r3, #2
 80069c2:	f003 0304 	and.w	r3, r3, #4
 80069c6:	005b      	lsls	r3, r3, #1
 80069c8:	fa02 f303 	lsl.w	r3, r2, r3
 80069cc:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	2b04      	cmp	r3, #4
 80069d4:	d02c      	beq.n	8006a30 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6818      	ldr	r0, [r3, #0]
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	6919      	ldr	r1, [r3, #16]
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80069e4:	f7ff faea 	bl	8005fbc <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6818      	ldr	r0, [r3, #0]
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	6919      	ldr	r1, [r3, #16]
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	7e5b      	ldrb	r3, [r3, #25]
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d102      	bne.n	80069fe <HAL_ADC_ConfigChannel+0x186>
 80069f8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80069fc:	e000      	b.n	8006a00 <HAL_ADC_ConfigChannel+0x188>
 80069fe:	2300      	movs	r3, #0
 8006a00:	461a      	mov	r2, r3
 8006a02:	f7ff fb14 	bl	800602e <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6818      	ldr	r0, [r3, #0]
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	6919      	ldr	r1, [r3, #16]
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	7e1b      	ldrb	r3, [r3, #24]
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d102      	bne.n	8006a1c <HAL_ADC_ConfigChannel+0x1a4>
 8006a16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006a1a:	e000      	b.n	8006a1e <HAL_ADC_ConfigChannel+0x1a6>
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	461a      	mov	r2, r3
 8006a20:	f7ff faec 	bl	8005ffc <LL_ADC_SetDataRightShift>
 8006a24:	e04c      	b.n	8006ac0 <HAL_ADC_ConfigChannel+0x248>
 8006a26:	bf00      	nop
 8006a28:	47ff0000 	.word	0x47ff0000
 8006a2c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	069b      	lsls	r3, r3, #26
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d107      	bne.n	8006a54 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006a52:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a5a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	069b      	lsls	r3, r3, #26
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d107      	bne.n	8006a78 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006a76:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a7e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	069b      	lsls	r3, r3, #26
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d107      	bne.n	8006a9c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006a9a:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006aa2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	069b      	lsls	r3, r3, #26
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d107      	bne.n	8006ac0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006abe:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f7ff fbf3 	bl	80062b0 <LL_ADC_IsEnabled>
 8006aca:	4603      	mov	r3, r0
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	f040 8211 	bne.w	8006ef4 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6818      	ldr	r0, [r3, #0]
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	6819      	ldr	r1, [r3, #0]
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	461a      	mov	r2, r3
 8006ae0:	f7ff fb3e 	bl	8006160 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	4aa1      	ldr	r2, [pc, #644]	; (8006d70 <HAL_ADC_ConfigChannel+0x4f8>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	f040 812e 	bne.w	8006d4c <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d10b      	bne.n	8006b18 <HAL_ADC_ConfigChannel+0x2a0>
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	0e9b      	lsrs	r3, r3, #26
 8006b06:	3301      	adds	r3, #1
 8006b08:	f003 031f 	and.w	r3, r3, #31
 8006b0c:	2b09      	cmp	r3, #9
 8006b0e:	bf94      	ite	ls
 8006b10:	2301      	movls	r3, #1
 8006b12:	2300      	movhi	r3, #0
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	e019      	b.n	8006b4c <HAL_ADC_ConfigChannel+0x2d4>
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006b20:	fa93 f3a3 	rbit	r3, r3
 8006b24:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8006b26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b28:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8006b2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d101      	bne.n	8006b34 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8006b30:	2320      	movs	r3, #32
 8006b32:	e003      	b.n	8006b3c <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8006b34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b36:	fab3 f383 	clz	r3, r3
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	f003 031f 	and.w	r3, r3, #31
 8006b42:	2b09      	cmp	r3, #9
 8006b44:	bf94      	ite	ls
 8006b46:	2301      	movls	r3, #1
 8006b48:	2300      	movhi	r3, #0
 8006b4a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d079      	beq.n	8006c44 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d107      	bne.n	8006b6c <HAL_ADC_ConfigChannel+0x2f4>
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	0e9b      	lsrs	r3, r3, #26
 8006b62:	3301      	adds	r3, #1
 8006b64:	069b      	lsls	r3, r3, #26
 8006b66:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006b6a:	e015      	b.n	8006b98 <HAL_ADC_ConfigChannel+0x320>
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b74:	fa93 f3a3 	rbit	r3, r3
 8006b78:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8006b7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b7c:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8006b7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d101      	bne.n	8006b88 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8006b84:	2320      	movs	r3, #32
 8006b86:	e003      	b.n	8006b90 <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 8006b88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b8a:	fab3 f383 	clz	r3, r3
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	3301      	adds	r3, #1
 8006b92:	069b      	lsls	r3, r3, #26
 8006b94:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d109      	bne.n	8006bb8 <HAL_ADC_ConfigChannel+0x340>
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	0e9b      	lsrs	r3, r3, #26
 8006baa:	3301      	adds	r3, #1
 8006bac:	f003 031f 	and.w	r3, r3, #31
 8006bb0:	2101      	movs	r1, #1
 8006bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8006bb6:	e017      	b.n	8006be8 <HAL_ADC_ConfigChannel+0x370>
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006bc0:	fa93 f3a3 	rbit	r3, r3
 8006bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8006bc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bc8:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8006bca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d101      	bne.n	8006bd4 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8006bd0:	2320      	movs	r3, #32
 8006bd2:	e003      	b.n	8006bdc <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8006bd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bd6:	fab3 f383 	clz	r3, r3
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	3301      	adds	r3, #1
 8006bde:	f003 031f 	and.w	r3, r3, #31
 8006be2:	2101      	movs	r1, #1
 8006be4:	fa01 f303 	lsl.w	r3, r1, r3
 8006be8:	ea42 0103 	orr.w	r1, r2, r3
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d10a      	bne.n	8006c0e <HAL_ADC_ConfigChannel+0x396>
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	0e9b      	lsrs	r3, r3, #26
 8006bfe:	3301      	adds	r3, #1
 8006c00:	f003 021f 	and.w	r2, r3, #31
 8006c04:	4613      	mov	r3, r2
 8006c06:	005b      	lsls	r3, r3, #1
 8006c08:	4413      	add	r3, r2
 8006c0a:	051b      	lsls	r3, r3, #20
 8006c0c:	e018      	b.n	8006c40 <HAL_ADC_ConfigChannel+0x3c8>
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c16:	fa93 f3a3 	rbit	r3, r3
 8006c1a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8006c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c1e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8006c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d101      	bne.n	8006c2a <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 8006c26:	2320      	movs	r3, #32
 8006c28:	e003      	b.n	8006c32 <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 8006c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c2c:	fab3 f383 	clz	r3, r3
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	3301      	adds	r3, #1
 8006c34:	f003 021f 	and.w	r2, r3, #31
 8006c38:	4613      	mov	r3, r2
 8006c3a:	005b      	lsls	r3, r3, #1
 8006c3c:	4413      	add	r3, r2
 8006c3e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006c40:	430b      	orrs	r3, r1
 8006c42:	e07e      	b.n	8006d42 <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d107      	bne.n	8006c60 <HAL_ADC_ConfigChannel+0x3e8>
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	0e9b      	lsrs	r3, r3, #26
 8006c56:	3301      	adds	r3, #1
 8006c58:	069b      	lsls	r3, r3, #26
 8006c5a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c5e:	e015      	b.n	8006c8c <HAL_ADC_ConfigChannel+0x414>
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c68:	fa93 f3a3 	rbit	r3, r3
 8006c6c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8006c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c70:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8006c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d101      	bne.n	8006c7c <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 8006c78:	2320      	movs	r3, #32
 8006c7a:	e003      	b.n	8006c84 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 8006c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c7e:	fab3 f383 	clz	r3, r3
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	3301      	adds	r3, #1
 8006c86:	069b      	lsls	r3, r3, #26
 8006c88:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d109      	bne.n	8006cac <HAL_ADC_ConfigChannel+0x434>
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	0e9b      	lsrs	r3, r3, #26
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	f003 031f 	and.w	r3, r3, #31
 8006ca4:	2101      	movs	r1, #1
 8006ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8006caa:	e017      	b.n	8006cdc <HAL_ADC_ConfigChannel+0x464>
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cb2:	69fb      	ldr	r3, [r7, #28]
 8006cb4:	fa93 f3a3 	rbit	r3, r3
 8006cb8:	61bb      	str	r3, [r7, #24]
  return result;
 8006cba:	69bb      	ldr	r3, [r7, #24]
 8006cbc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006cbe:	6a3b      	ldr	r3, [r7, #32]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d101      	bne.n	8006cc8 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8006cc4:	2320      	movs	r3, #32
 8006cc6:	e003      	b.n	8006cd0 <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8006cc8:	6a3b      	ldr	r3, [r7, #32]
 8006cca:	fab3 f383 	clz	r3, r3
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	f003 031f 	and.w	r3, r3, #31
 8006cd6:	2101      	movs	r1, #1
 8006cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8006cdc:	ea42 0103 	orr.w	r1, r2, r3
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d10d      	bne.n	8006d08 <HAL_ADC_ConfigChannel+0x490>
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	0e9b      	lsrs	r3, r3, #26
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	f003 021f 	and.w	r2, r3, #31
 8006cf8:	4613      	mov	r3, r2
 8006cfa:	005b      	lsls	r3, r3, #1
 8006cfc:	4413      	add	r3, r2
 8006cfe:	3b1e      	subs	r3, #30
 8006d00:	051b      	lsls	r3, r3, #20
 8006d02:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006d06:	e01b      	b.n	8006d40 <HAL_ADC_ConfigChannel+0x4c8>
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	fa93 f3a3 	rbit	r3, r3
 8006d14:	60fb      	str	r3, [r7, #12]
  return result;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d101      	bne.n	8006d24 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8006d20:	2320      	movs	r3, #32
 8006d22:	e003      	b.n	8006d2c <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	fab3 f383 	clz	r3, r3
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	f003 021f 	and.w	r2, r3, #31
 8006d32:	4613      	mov	r3, r2
 8006d34:	005b      	lsls	r3, r3, #1
 8006d36:	4413      	add	r3, r2
 8006d38:	3b1e      	subs	r3, #30
 8006d3a:	051b      	lsls	r3, r3, #20
 8006d3c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d40:	430b      	orrs	r3, r1
 8006d42:	683a      	ldr	r2, [r7, #0]
 8006d44:	6892      	ldr	r2, [r2, #8]
 8006d46:	4619      	mov	r1, r3
 8006d48:	f7ff f9de 	bl	8006108 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	f280 80cf 	bge.w	8006ef4 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a06      	ldr	r2, [pc, #24]	; (8006d74 <HAL_ADC_ConfigChannel+0x4fc>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d004      	beq.n	8006d6a <HAL_ADC_ConfigChannel+0x4f2>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a04      	ldr	r2, [pc, #16]	; (8006d78 <HAL_ADC_ConfigChannel+0x500>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d10a      	bne.n	8006d80 <HAL_ADC_ConfigChannel+0x508>
 8006d6a:	4b04      	ldr	r3, [pc, #16]	; (8006d7c <HAL_ADC_ConfigChannel+0x504>)
 8006d6c:	e009      	b.n	8006d82 <HAL_ADC_ConfigChannel+0x50a>
 8006d6e:	bf00      	nop
 8006d70:	47ff0000 	.word	0x47ff0000
 8006d74:	40022000 	.word	0x40022000
 8006d78:	40022100 	.word	0x40022100
 8006d7c:	40022300 	.word	0x40022300
 8006d80:	4b61      	ldr	r3, [pc, #388]	; (8006f08 <HAL_ADC_ConfigChannel+0x690>)
 8006d82:	4618      	mov	r0, r3
 8006d84:	f7ff f90c 	bl	8005fa0 <LL_ADC_GetCommonPathInternalCh>
 8006d88:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a5f      	ldr	r2, [pc, #380]	; (8006f0c <HAL_ADC_ConfigChannel+0x694>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d004      	beq.n	8006d9e <HAL_ADC_ConfigChannel+0x526>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a5d      	ldr	r2, [pc, #372]	; (8006f10 <HAL_ADC_ConfigChannel+0x698>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d10e      	bne.n	8006dbc <HAL_ADC_ConfigChannel+0x544>
 8006d9e:	485b      	ldr	r0, [pc, #364]	; (8006f0c <HAL_ADC_ConfigChannel+0x694>)
 8006da0:	f7ff fa86 	bl	80062b0 <LL_ADC_IsEnabled>
 8006da4:	4604      	mov	r4, r0
 8006da6:	485a      	ldr	r0, [pc, #360]	; (8006f10 <HAL_ADC_ConfigChannel+0x698>)
 8006da8:	f7ff fa82 	bl	80062b0 <LL_ADC_IsEnabled>
 8006dac:	4603      	mov	r3, r0
 8006dae:	4323      	orrs	r3, r4
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	bf0c      	ite	eq
 8006db4:	2301      	moveq	r3, #1
 8006db6:	2300      	movne	r3, #0
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	e008      	b.n	8006dce <HAL_ADC_ConfigChannel+0x556>
 8006dbc:	4855      	ldr	r0, [pc, #340]	; (8006f14 <HAL_ADC_ConfigChannel+0x69c>)
 8006dbe:	f7ff fa77 	bl	80062b0 <LL_ADC_IsEnabled>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	bf0c      	ite	eq
 8006dc8:	2301      	moveq	r3, #1
 8006dca:	2300      	movne	r3, #0
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d07d      	beq.n	8006ece <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a50      	ldr	r2, [pc, #320]	; (8006f18 <HAL_ADC_ConfigChannel+0x6a0>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d130      	bne.n	8006e3e <HAL_ADC_ConfigChannel+0x5c6>
 8006ddc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006dde:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d12b      	bne.n	8006e3e <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a4a      	ldr	r2, [pc, #296]	; (8006f14 <HAL_ADC_ConfigChannel+0x69c>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	f040 8081 	bne.w	8006ef4 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a45      	ldr	r2, [pc, #276]	; (8006f0c <HAL_ADC_ConfigChannel+0x694>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d004      	beq.n	8006e06 <HAL_ADC_ConfigChannel+0x58e>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a43      	ldr	r2, [pc, #268]	; (8006f10 <HAL_ADC_ConfigChannel+0x698>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d101      	bne.n	8006e0a <HAL_ADC_ConfigChannel+0x592>
 8006e06:	4a45      	ldr	r2, [pc, #276]	; (8006f1c <HAL_ADC_ConfigChannel+0x6a4>)
 8006e08:	e000      	b.n	8006e0c <HAL_ADC_ConfigChannel+0x594>
 8006e0a:	4a3f      	ldr	r2, [pc, #252]	; (8006f08 <HAL_ADC_ConfigChannel+0x690>)
 8006e0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e0e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006e12:	4619      	mov	r1, r3
 8006e14:	4610      	mov	r0, r2
 8006e16:	f7ff f8b0 	bl	8005f7a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006e1a:	4b41      	ldr	r3, [pc, #260]	; (8006f20 <HAL_ADC_ConfigChannel+0x6a8>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	099b      	lsrs	r3, r3, #6
 8006e20:	4a40      	ldr	r2, [pc, #256]	; (8006f24 <HAL_ADC_ConfigChannel+0x6ac>)
 8006e22:	fba2 2303 	umull	r2, r3, r2, r3
 8006e26:	099b      	lsrs	r3, r3, #6
 8006e28:	3301      	adds	r3, #1
 8006e2a:	005b      	lsls	r3, r3, #1
 8006e2c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8006e2e:	e002      	b.n	8006e36 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	3b01      	subs	r3, #1
 8006e34:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d1f9      	bne.n	8006e30 <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006e3c:	e05a      	b.n	8006ef4 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a39      	ldr	r2, [pc, #228]	; (8006f28 <HAL_ADC_ConfigChannel+0x6b0>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d11e      	bne.n	8006e86 <HAL_ADC_ConfigChannel+0x60e>
 8006e48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d119      	bne.n	8006e86 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a2f      	ldr	r2, [pc, #188]	; (8006f14 <HAL_ADC_ConfigChannel+0x69c>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d14b      	bne.n	8006ef4 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a2a      	ldr	r2, [pc, #168]	; (8006f0c <HAL_ADC_ConfigChannel+0x694>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d004      	beq.n	8006e70 <HAL_ADC_ConfigChannel+0x5f8>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a29      	ldr	r2, [pc, #164]	; (8006f10 <HAL_ADC_ConfigChannel+0x698>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d101      	bne.n	8006e74 <HAL_ADC_ConfigChannel+0x5fc>
 8006e70:	4a2a      	ldr	r2, [pc, #168]	; (8006f1c <HAL_ADC_ConfigChannel+0x6a4>)
 8006e72:	e000      	b.n	8006e76 <HAL_ADC_ConfigChannel+0x5fe>
 8006e74:	4a24      	ldr	r2, [pc, #144]	; (8006f08 <HAL_ADC_ConfigChannel+0x690>)
 8006e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e78:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	4610      	mov	r0, r2
 8006e80:	f7ff f87b 	bl	8005f7a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e84:	e036      	b.n	8006ef4 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a28      	ldr	r2, [pc, #160]	; (8006f2c <HAL_ADC_ConfigChannel+0x6b4>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d131      	bne.n	8006ef4 <HAL_ADC_ConfigChannel+0x67c>
 8006e90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d12c      	bne.n	8006ef4 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a1d      	ldr	r2, [pc, #116]	; (8006f14 <HAL_ADC_ConfigChannel+0x69c>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d127      	bne.n	8006ef4 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a18      	ldr	r2, [pc, #96]	; (8006f0c <HAL_ADC_ConfigChannel+0x694>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d004      	beq.n	8006eb8 <HAL_ADC_ConfigChannel+0x640>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a17      	ldr	r2, [pc, #92]	; (8006f10 <HAL_ADC_ConfigChannel+0x698>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d101      	bne.n	8006ebc <HAL_ADC_ConfigChannel+0x644>
 8006eb8:	4a18      	ldr	r2, [pc, #96]	; (8006f1c <HAL_ADC_ConfigChannel+0x6a4>)
 8006eba:	e000      	b.n	8006ebe <HAL_ADC_ConfigChannel+0x646>
 8006ebc:	4a12      	ldr	r2, [pc, #72]	; (8006f08 <HAL_ADC_ConfigChannel+0x690>)
 8006ebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ec0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006ec4:	4619      	mov	r1, r3
 8006ec6:	4610      	mov	r0, r2
 8006ec8:	f7ff f857 	bl	8005f7a <LL_ADC_SetCommonPathInternalCh>
 8006ecc:	e012      	b.n	8006ef4 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ed2:	f043 0220 	orr.w	r2, r3, #32
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8006ee0:	e008      	b.n	8006ef4 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ee6:	f043 0220 	orr.w	r2, r3, #32
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8006efc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3784      	adds	r7, #132	; 0x84
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd90      	pop	{r4, r7, pc}
 8006f08:	58026300 	.word	0x58026300
 8006f0c:	40022000 	.word	0x40022000
 8006f10:	40022100 	.word	0x40022100
 8006f14:	58026000 	.word	0x58026000
 8006f18:	cb840000 	.word	0xcb840000
 8006f1c:	40022300 	.word	0x40022300
 8006f20:	240000c4 	.word	0x240000c4
 8006f24:	053e2d63 	.word	0x053e2d63
 8006f28:	c7520000 	.word	0xc7520000
 8006f2c:	cfb80000 	.word	0xcfb80000

08006f30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7ff f9b7 	bl	80062b0 <LL_ADC_IsEnabled>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d16e      	bne.n	8007026 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	689a      	ldr	r2, [r3, #8]
 8006f4e:	4b38      	ldr	r3, [pc, #224]	; (8007030 <ADC_Enable+0x100>)
 8006f50:	4013      	ands	r3, r2
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d00d      	beq.n	8006f72 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f5a:	f043 0210 	orr.w	r2, r3, #16
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f66:	f043 0201 	orr.w	r2, r3, #1
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	e05a      	b.n	8007028 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4618      	mov	r0, r3
 8006f78:	f7ff f972 	bl	8006260 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006f7c:	f7fe ffbc 	bl	8005ef8 <HAL_GetTick>
 8006f80:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a2b      	ldr	r2, [pc, #172]	; (8007034 <ADC_Enable+0x104>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d004      	beq.n	8006f96 <ADC_Enable+0x66>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a29      	ldr	r2, [pc, #164]	; (8007038 <ADC_Enable+0x108>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d101      	bne.n	8006f9a <ADC_Enable+0x6a>
 8006f96:	4b29      	ldr	r3, [pc, #164]	; (800703c <ADC_Enable+0x10c>)
 8006f98:	e000      	b.n	8006f9c <ADC_Enable+0x6c>
 8006f9a:	4b29      	ldr	r3, [pc, #164]	; (8007040 <ADC_Enable+0x110>)
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f7ff f903 	bl	80061a8 <LL_ADC_GetMultimode>
 8006fa2:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a23      	ldr	r2, [pc, #140]	; (8007038 <ADC_Enable+0x108>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d002      	beq.n	8006fb4 <ADC_Enable+0x84>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	e000      	b.n	8006fb6 <ADC_Enable+0x86>
 8006fb4:	4b1f      	ldr	r3, [pc, #124]	; (8007034 <ADC_Enable+0x104>)
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	6812      	ldr	r2, [r2, #0]
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d02c      	beq.n	8007018 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d130      	bne.n	8007026 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006fc4:	e028      	b.n	8007018 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f7ff f970 	bl	80062b0 <LL_ADC_IsEnabled>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d104      	bne.n	8006fe0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7ff f940 	bl	8006260 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006fe0:	f7fe ff8a 	bl	8005ef8 <HAL_GetTick>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	1ad3      	subs	r3, r2, r3
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d914      	bls.n	8007018 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 0301 	and.w	r3, r3, #1
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d00d      	beq.n	8007018 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007000:	f043 0210 	orr.w	r2, r3, #16
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800700c:	f043 0201 	orr.w	r2, r3, #1
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e007      	b.n	8007028 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f003 0301 	and.w	r3, r3, #1
 8007022:	2b01      	cmp	r3, #1
 8007024:	d1cf      	bne.n	8006fc6 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3710      	adds	r7, #16
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}
 8007030:	8000003f 	.word	0x8000003f
 8007034:	40022000 	.word	0x40022000
 8007038:	40022100 	.word	0x40022100
 800703c:	40022300 	.word	0x40022300
 8007040:	58026300 	.word	0x58026300

08007044 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b084      	sub	sp, #16
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4618      	mov	r0, r3
 8007052:	f7ff f940 	bl	80062d6 <LL_ADC_IsDisableOngoing>
 8007056:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4618      	mov	r0, r3
 800705e:	f7ff f927 	bl	80062b0 <LL_ADC_IsEnabled>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d047      	beq.n	80070f8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d144      	bne.n	80070f8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	f003 030d 	and.w	r3, r3, #13
 8007078:	2b01      	cmp	r3, #1
 800707a:	d10c      	bne.n	8007096 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4618      	mov	r0, r3
 8007082:	f7ff f901 	bl	8006288 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2203      	movs	r2, #3
 800708c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800708e:	f7fe ff33 	bl	8005ef8 <HAL_GetTick>
 8007092:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007094:	e029      	b.n	80070ea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800709a:	f043 0210 	orr.w	r2, r3, #16
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070a6:	f043 0201 	orr.w	r2, r3, #1
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	e023      	b.n	80070fa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80070b2:	f7fe ff21 	bl	8005ef8 <HAL_GetTick>
 80070b6:	4602      	mov	r2, r0
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	1ad3      	subs	r3, r2, r3
 80070bc:	2b02      	cmp	r3, #2
 80070be:	d914      	bls.n	80070ea <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	f003 0301 	and.w	r3, r3, #1
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00d      	beq.n	80070ea <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070d2:	f043 0210 	orr.w	r2, r3, #16
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070de:	f043 0201 	orr.w	r2, r3, #1
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	e007      	b.n	80070fa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	f003 0301 	and.w	r3, r3, #1
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1dc      	bne.n	80070b2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3710      	adds	r7, #16
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}

08007102 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007102:	b580      	push	{r7, lr}
 8007104:	b084      	sub	sp, #16
 8007106:	af00      	add	r7, sp, #0
 8007108:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800710e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007114:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007118:	2b00      	cmp	r3, #0
 800711a:	d14b      	bne.n	80071b4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007120:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f003 0308 	and.w	r3, r3, #8
 8007132:	2b00      	cmp	r3, #0
 8007134:	d021      	beq.n	800717a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4618      	mov	r0, r3
 800713c:	f7fe ff92 	bl	8006064 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007140:	4603      	mov	r3, r0
 8007142:	2b00      	cmp	r3, #0
 8007144:	d032      	beq.n	80071ac <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007150:	2b00      	cmp	r3, #0
 8007152:	d12b      	bne.n	80071ac <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007158:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007164:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007168:	2b00      	cmp	r3, #0
 800716a:	d11f      	bne.n	80071ac <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007170:	f043 0201 	orr.w	r2, r3, #1
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	655a      	str	r2, [r3, #84]	; 0x54
 8007178:	e018      	b.n	80071ac <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	f003 0303 	and.w	r3, r3, #3
 8007184:	2b00      	cmp	r3, #0
 8007186:	d111      	bne.n	80071ac <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800718c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007198:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800719c:	2b00      	cmp	r3, #0
 800719e:	d105      	bne.n	80071ac <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071a4:	f043 0201 	orr.w	r2, r3, #1
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80071ac:	68f8      	ldr	r0, [r7, #12]
 80071ae:	f7ff fb45 	bl	800683c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80071b2:	e00e      	b.n	80071d2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071b8:	f003 0310 	and.w	r3, r3, #16
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d003      	beq.n	80071c8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80071c0:	68f8      	ldr	r0, [r7, #12]
 80071c2:	f7ff fb4f 	bl	8006864 <HAL_ADC_ErrorCallback>
}
 80071c6:	e004      	b.n	80071d2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	4798      	blx	r3
}
 80071d2:	bf00      	nop
 80071d4:	3710      	adds	r7, #16
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}

080071da <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80071da:	b580      	push	{r7, lr}
 80071dc:	b084      	sub	sp, #16
 80071de:	af00      	add	r7, sp, #0
 80071e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80071e8:	68f8      	ldr	r0, [r7, #12]
 80071ea:	f7ff fb31 	bl	8006850 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80071ee:	bf00      	nop
 80071f0:	3710      	adds	r7, #16
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}

080071f6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80071f6:	b580      	push	{r7, lr}
 80071f8:	b084      	sub	sp, #16
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007202:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007208:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007214:	f043 0204 	orr.w	r2, r3, #4
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f7ff fb21 	bl	8006864 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007222:	bf00      	nop
 8007224:	3710      	adds	r7, #16
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}
	...

0800722c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a7a      	ldr	r2, [pc, #488]	; (8007424 <ADC_ConfigureBoostMode+0x1f8>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d004      	beq.n	8007248 <ADC_ConfigureBoostMode+0x1c>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a79      	ldr	r2, [pc, #484]	; (8007428 <ADC_ConfigureBoostMode+0x1fc>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d109      	bne.n	800725c <ADC_ConfigureBoostMode+0x30>
 8007248:	4b78      	ldr	r3, [pc, #480]	; (800742c <ADC_ConfigureBoostMode+0x200>)
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007250:	2b00      	cmp	r3, #0
 8007252:	bf14      	ite	ne
 8007254:	2301      	movne	r3, #1
 8007256:	2300      	moveq	r3, #0
 8007258:	b2db      	uxtb	r3, r3
 800725a:	e008      	b.n	800726e <ADC_ConfigureBoostMode+0x42>
 800725c:	4b74      	ldr	r3, [pc, #464]	; (8007430 <ADC_ConfigureBoostMode+0x204>)
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007264:	2b00      	cmp	r3, #0
 8007266:	bf14      	ite	ne
 8007268:	2301      	movne	r3, #1
 800726a:	2300      	moveq	r3, #0
 800726c:	b2db      	uxtb	r3, r3
 800726e:	2b00      	cmp	r3, #0
 8007270:	d01c      	beq.n	80072ac <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8007272:	f007 fdef 	bl	800ee54 <HAL_RCC_GetHCLKFreq>
 8007276:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007280:	d010      	beq.n	80072a4 <ADC_ConfigureBoostMode+0x78>
 8007282:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007286:	d873      	bhi.n	8007370 <ADC_ConfigureBoostMode+0x144>
 8007288:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800728c:	d002      	beq.n	8007294 <ADC_ConfigureBoostMode+0x68>
 800728e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007292:	d16d      	bne.n	8007370 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	0c1b      	lsrs	r3, r3, #16
 800729a:	68fa      	ldr	r2, [r7, #12]
 800729c:	fbb2 f3f3 	udiv	r3, r2, r3
 80072a0:	60fb      	str	r3, [r7, #12]
        break;
 80072a2:	e068      	b.n	8007376 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	089b      	lsrs	r3, r3, #2
 80072a8:	60fb      	str	r3, [r7, #12]
        break;
 80072aa:	e064      	b.n	8007376 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80072ac:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80072b0:	f04f 0100 	mov.w	r1, #0
 80072b4:	f009 f876 	bl	80103a4 <HAL_RCCEx_GetPeriphCLKFreq>
 80072b8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80072c2:	d051      	beq.n	8007368 <ADC_ConfigureBoostMode+0x13c>
 80072c4:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80072c8:	d854      	bhi.n	8007374 <ADC_ConfigureBoostMode+0x148>
 80072ca:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80072ce:	d047      	beq.n	8007360 <ADC_ConfigureBoostMode+0x134>
 80072d0:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80072d4:	d84e      	bhi.n	8007374 <ADC_ConfigureBoostMode+0x148>
 80072d6:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80072da:	d03d      	beq.n	8007358 <ADC_ConfigureBoostMode+0x12c>
 80072dc:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80072e0:	d848      	bhi.n	8007374 <ADC_ConfigureBoostMode+0x148>
 80072e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80072e6:	d033      	beq.n	8007350 <ADC_ConfigureBoostMode+0x124>
 80072e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80072ec:	d842      	bhi.n	8007374 <ADC_ConfigureBoostMode+0x148>
 80072ee:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80072f2:	d029      	beq.n	8007348 <ADC_ConfigureBoostMode+0x11c>
 80072f4:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80072f8:	d83c      	bhi.n	8007374 <ADC_ConfigureBoostMode+0x148>
 80072fa:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80072fe:	d01a      	beq.n	8007336 <ADC_ConfigureBoostMode+0x10a>
 8007300:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8007304:	d836      	bhi.n	8007374 <ADC_ConfigureBoostMode+0x148>
 8007306:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800730a:	d014      	beq.n	8007336 <ADC_ConfigureBoostMode+0x10a>
 800730c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8007310:	d830      	bhi.n	8007374 <ADC_ConfigureBoostMode+0x148>
 8007312:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007316:	d00e      	beq.n	8007336 <ADC_ConfigureBoostMode+0x10a>
 8007318:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800731c:	d82a      	bhi.n	8007374 <ADC_ConfigureBoostMode+0x148>
 800731e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007322:	d008      	beq.n	8007336 <ADC_ConfigureBoostMode+0x10a>
 8007324:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007328:	d824      	bhi.n	8007374 <ADC_ConfigureBoostMode+0x148>
 800732a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800732e:	d002      	beq.n	8007336 <ADC_ConfigureBoostMode+0x10a>
 8007330:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007334:	d11e      	bne.n	8007374 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	0c9b      	lsrs	r3, r3, #18
 800733c:	005b      	lsls	r3, r3, #1
 800733e:	68fa      	ldr	r2, [r7, #12]
 8007340:	fbb2 f3f3 	udiv	r3, r2, r3
 8007344:	60fb      	str	r3, [r7, #12]
        break;
 8007346:	e016      	b.n	8007376 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	091b      	lsrs	r3, r3, #4
 800734c:	60fb      	str	r3, [r7, #12]
        break;
 800734e:	e012      	b.n	8007376 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	095b      	lsrs	r3, r3, #5
 8007354:	60fb      	str	r3, [r7, #12]
        break;
 8007356:	e00e      	b.n	8007376 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	099b      	lsrs	r3, r3, #6
 800735c:	60fb      	str	r3, [r7, #12]
        break;
 800735e:	e00a      	b.n	8007376 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	09db      	lsrs	r3, r3, #7
 8007364:	60fb      	str	r3, [r7, #12]
        break;
 8007366:	e006      	b.n	8007376 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	0a1b      	lsrs	r3, r3, #8
 800736c:	60fb      	str	r3, [r7, #12]
        break;
 800736e:	e002      	b.n	8007376 <ADC_ConfigureBoostMode+0x14a>
        break;
 8007370:	bf00      	nop
 8007372:	e000      	b.n	8007376 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8007374:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8007376:	f7fe fdcb 	bl	8005f10 <HAL_GetREVID>
 800737a:	4603      	mov	r3, r0
 800737c:	f241 0203 	movw	r2, #4099	; 0x1003
 8007380:	4293      	cmp	r3, r2
 8007382:	d815      	bhi.n	80073b0 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	4a2b      	ldr	r2, [pc, #172]	; (8007434 <ADC_ConfigureBoostMode+0x208>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d908      	bls.n	800739e <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	689a      	ldr	r2, [r3, #8]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800739a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800739c:	e03e      	b.n	800741c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	689a      	ldr	r2, [r3, #8]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80073ac:	609a      	str	r2, [r3, #8]
}
 80073ae:	e035      	b.n	800741c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	085b      	lsrs	r3, r3, #1
 80073b4:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	4a1f      	ldr	r2, [pc, #124]	; (8007438 <ADC_ConfigureBoostMode+0x20c>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d808      	bhi.n	80073d0 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80073cc:	609a      	str	r2, [r3, #8]
}
 80073ce:	e025      	b.n	800741c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	4a1a      	ldr	r2, [pc, #104]	; (800743c <ADC_ConfigureBoostMode+0x210>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d80a      	bhi.n	80073ee <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073ea:	609a      	str	r2, [r3, #8]
}
 80073ec:	e016      	b.n	800741c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	4a13      	ldr	r2, [pc, #76]	; (8007440 <ADC_ConfigureBoostMode+0x214>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d80a      	bhi.n	800740c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007408:	609a      	str	r2, [r3, #8]
}
 800740a:	e007      	b.n	800741c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	689a      	ldr	r2, [r3, #8]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800741a:	609a      	str	r2, [r3, #8]
}
 800741c:	bf00      	nop
 800741e:	3710      	adds	r7, #16
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}
 8007424:	40022000 	.word	0x40022000
 8007428:	40022100 	.word	0x40022100
 800742c:	40022300 	.word	0x40022300
 8007430:	58026300 	.word	0x58026300
 8007434:	01312d00 	.word	0x01312d00
 8007438:	005f5e10 	.word	0x005f5e10
 800743c:	00bebc20 	.word	0x00bebc20
 8007440:	017d7840 	.word	0x017d7840

08007444 <LL_ADC_IsEnabled>:
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	f003 0301 	and.w	r3, r3, #1
 8007454:	2b01      	cmp	r3, #1
 8007456:	d101      	bne.n	800745c <LL_ADC_IsEnabled+0x18>
 8007458:	2301      	movs	r3, #1
 800745a:	e000      	b.n	800745e <LL_ADC_IsEnabled+0x1a>
 800745c:	2300      	movs	r3, #0
}
 800745e:	4618      	mov	r0, r3
 8007460:	370c      	adds	r7, #12
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr
	...

0800746c <LL_ADC_StartCalibration>:
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	689a      	ldr	r2, [r3, #8]
 800747c:	4b09      	ldr	r3, [pc, #36]	; (80074a4 <LL_ADC_StartCalibration+0x38>)
 800747e:	4013      	ands	r3, r2
 8007480:	68ba      	ldr	r2, [r7, #8]
 8007482:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800748c:	430a      	orrs	r2, r1
 800748e:	4313      	orrs	r3, r2
 8007490:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	609a      	str	r2, [r3, #8]
}
 8007498:	bf00      	nop
 800749a:	3714      	adds	r7, #20
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr
 80074a4:	3ffeffc0 	.word	0x3ffeffc0

080074a8 <LL_ADC_IsCalibrationOnGoing>:
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074bc:	d101      	bne.n	80074c2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80074be:	2301      	movs	r3, #1
 80074c0:	e000      	b.n	80074c4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80074c2:	2300      	movs	r3, #0
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	370c      	adds	r7, #12
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <LL_ADC_REG_IsConversionOngoing>:
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	f003 0304 	and.w	r3, r3, #4
 80074e0:	2b04      	cmp	r3, #4
 80074e2:	d101      	bne.n	80074e8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80074e4:	2301      	movs	r3, #1
 80074e6:	e000      	b.n	80074ea <LL_ADC_REG_IsConversionOngoing+0x1a>
 80074e8:	2300      	movs	r3, #0
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	370c      	adds	r7, #12
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr
	...

080074f8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b086      	sub	sp, #24
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007504:	2300      	movs	r3, #0
 8007506:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800750e:	2b01      	cmp	r3, #1
 8007510:	d101      	bne.n	8007516 <HAL_ADCEx_Calibration_Start+0x1e>
 8007512:	2302      	movs	r3, #2
 8007514:	e04c      	b.n	80075b0 <HAL_ADCEx_Calibration_Start+0xb8>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f7ff fd90 	bl	8007044 <ADC_Disable>
 8007524:	4603      	mov	r3, r0
 8007526:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007528:	7dfb      	ldrb	r3, [r7, #23]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d135      	bne.n	800759a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007532:	4b21      	ldr	r3, [pc, #132]	; (80075b8 <HAL_ADCEx_Calibration_Start+0xc0>)
 8007534:	4013      	ands	r3, r2
 8007536:	f043 0202 	orr.w	r2, r3, #2
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	68b9      	ldr	r1, [r7, #8]
 8007546:	4618      	mov	r0, r3
 8007548:	f7ff ff90 	bl	800746c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800754c:	e014      	b.n	8007578 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	3301      	adds	r3, #1
 8007552:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	4a19      	ldr	r2, [pc, #100]	; (80075bc <HAL_ADCEx_Calibration_Start+0xc4>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d30d      	bcc.n	8007578 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007560:	f023 0312 	bic.w	r3, r3, #18
 8007564:	f043 0210 	orr.w	r2, r3, #16
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2200      	movs	r2, #0
 8007570:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e01b      	b.n	80075b0 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4618      	mov	r0, r3
 800757e:	f7ff ff93 	bl	80074a8 <LL_ADC_IsCalibrationOnGoing>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1e2      	bne.n	800754e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800758c:	f023 0303 	bic.w	r3, r3, #3
 8007590:	f043 0201 	orr.w	r2, r3, #1
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	655a      	str	r2, [r3, #84]	; 0x54
 8007598:	e005      	b.n	80075a6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800759e:	f043 0210 	orr.w	r2, r3, #16
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80075ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3718      	adds	r7, #24
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}
 80075b8:	ffffeefd 	.word	0xffffeefd
 80075bc:	25c3f800 	.word	0x25c3f800

080075c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80075c0:	b590      	push	{r4, r7, lr}
 80075c2:	b09f      	sub	sp, #124	; 0x7c
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
 80075c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80075ca:	2300      	movs	r3, #0
 80075cc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d101      	bne.n	80075de <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80075da:	2302      	movs	r3, #2
 80075dc:	e0be      	b.n	800775c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2201      	movs	r2, #1
 80075e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80075e6:	2300      	movs	r3, #0
 80075e8:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80075ea:	2300      	movs	r3, #0
 80075ec:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a5c      	ldr	r2, [pc, #368]	; (8007764 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d102      	bne.n	80075fe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80075f8:	4b5b      	ldr	r3, [pc, #364]	; (8007768 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80075fa:	60bb      	str	r3, [r7, #8]
 80075fc:	e001      	b.n	8007602 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80075fe:	2300      	movs	r3, #0
 8007600:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d10b      	bne.n	8007620 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800760c:	f043 0220 	orr.w	r2, r3, #32
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	e09d      	b.n	800775c <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	4618      	mov	r0, r3
 8007624:	f7ff ff54 	bl	80074d0 <LL_ADC_REG_IsConversionOngoing>
 8007628:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4618      	mov	r0, r3
 8007630:	f7ff ff4e 	bl	80074d0 <LL_ADC_REG_IsConversionOngoing>
 8007634:	4603      	mov	r3, r0
 8007636:	2b00      	cmp	r3, #0
 8007638:	d17f      	bne.n	800773a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800763a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800763c:	2b00      	cmp	r3, #0
 800763e:	d17c      	bne.n	800773a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a47      	ldr	r2, [pc, #284]	; (8007764 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d004      	beq.n	8007654 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a46      	ldr	r2, [pc, #280]	; (8007768 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d101      	bne.n	8007658 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8007654:	4b45      	ldr	r3, [pc, #276]	; (800776c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007656:	e000      	b.n	800765a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007658:	4b45      	ldr	r3, [pc, #276]	; (8007770 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800765a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d039      	beq.n	80076d8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8007664:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	685b      	ldr	r3, [r3, #4]
 8007670:	431a      	orrs	r2, r3
 8007672:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007674:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a3a      	ldr	r2, [pc, #232]	; (8007764 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d004      	beq.n	800768a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a38      	ldr	r2, [pc, #224]	; (8007768 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d10e      	bne.n	80076a8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800768a:	4836      	ldr	r0, [pc, #216]	; (8007764 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800768c:	f7ff feda 	bl	8007444 <LL_ADC_IsEnabled>
 8007690:	4604      	mov	r4, r0
 8007692:	4835      	ldr	r0, [pc, #212]	; (8007768 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007694:	f7ff fed6 	bl	8007444 <LL_ADC_IsEnabled>
 8007698:	4603      	mov	r3, r0
 800769a:	4323      	orrs	r3, r4
 800769c:	2b00      	cmp	r3, #0
 800769e:	bf0c      	ite	eq
 80076a0:	2301      	moveq	r3, #1
 80076a2:	2300      	movne	r3, #0
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	e008      	b.n	80076ba <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80076a8:	4832      	ldr	r0, [pc, #200]	; (8007774 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80076aa:	f7ff fecb 	bl	8007444 <LL_ADC_IsEnabled>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	bf0c      	ite	eq
 80076b4:	2301      	moveq	r3, #1
 80076b6:	2300      	movne	r3, #0
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d047      	beq.n	800774e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80076be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076c0:	689a      	ldr	r2, [r3, #8]
 80076c2:	4b2d      	ldr	r3, [pc, #180]	; (8007778 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80076c4:	4013      	ands	r3, r2
 80076c6:	683a      	ldr	r2, [r7, #0]
 80076c8:	6811      	ldr	r1, [r2, #0]
 80076ca:	683a      	ldr	r2, [r7, #0]
 80076cc:	6892      	ldr	r2, [r2, #8]
 80076ce:	430a      	orrs	r2, r1
 80076d0:	431a      	orrs	r2, r3
 80076d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076d4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80076d6:	e03a      	b.n	800774e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80076d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076da:	689b      	ldr	r3, [r3, #8]
 80076dc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80076e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076e2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a1e      	ldr	r2, [pc, #120]	; (8007764 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d004      	beq.n	80076f8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a1d      	ldr	r2, [pc, #116]	; (8007768 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d10e      	bne.n	8007716 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 80076f8:	481a      	ldr	r0, [pc, #104]	; (8007764 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80076fa:	f7ff fea3 	bl	8007444 <LL_ADC_IsEnabled>
 80076fe:	4604      	mov	r4, r0
 8007700:	4819      	ldr	r0, [pc, #100]	; (8007768 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007702:	f7ff fe9f 	bl	8007444 <LL_ADC_IsEnabled>
 8007706:	4603      	mov	r3, r0
 8007708:	4323      	orrs	r3, r4
 800770a:	2b00      	cmp	r3, #0
 800770c:	bf0c      	ite	eq
 800770e:	2301      	moveq	r3, #1
 8007710:	2300      	movne	r3, #0
 8007712:	b2db      	uxtb	r3, r3
 8007714:	e008      	b.n	8007728 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8007716:	4817      	ldr	r0, [pc, #92]	; (8007774 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007718:	f7ff fe94 	bl	8007444 <LL_ADC_IsEnabled>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	bf0c      	ite	eq
 8007722:	2301      	moveq	r3, #1
 8007724:	2300      	movne	r3, #0
 8007726:	b2db      	uxtb	r3, r3
 8007728:	2b00      	cmp	r3, #0
 800772a:	d010      	beq.n	800774e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800772c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800772e:	689a      	ldr	r2, [r3, #8]
 8007730:	4b11      	ldr	r3, [pc, #68]	; (8007778 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007732:	4013      	ands	r3, r2
 8007734:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007736:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007738:	e009      	b.n	800774e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800773e:	f043 0220 	orr.w	r2, r3, #32
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800774c:	e000      	b.n	8007750 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800774e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2200      	movs	r2, #0
 8007754:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8007758:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800775c:	4618      	mov	r0, r3
 800775e:	377c      	adds	r7, #124	; 0x7c
 8007760:	46bd      	mov	sp, r7
 8007762:	bd90      	pop	{r4, r7, pc}
 8007764:	40022000 	.word	0x40022000
 8007768:	40022100 	.word	0x40022100
 800776c:	40022300 	.word	0x40022300
 8007770:	58026300 	.word	0x58026300
 8007774:	58026000 	.word	0x58026000
 8007778:	fffff0e0 	.word	0xfffff0e0

0800777c <__NVIC_SetPriorityGrouping>:
{
 800777c:	b480      	push	{r7}
 800777e:	b085      	sub	sp, #20
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f003 0307 	and.w	r3, r3, #7
 800778a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800778c:	4b0b      	ldr	r3, [pc, #44]	; (80077bc <__NVIC_SetPriorityGrouping+0x40>)
 800778e:	68db      	ldr	r3, [r3, #12]
 8007790:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007792:	68ba      	ldr	r2, [r7, #8]
 8007794:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007798:	4013      	ands	r3, r2
 800779a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80077a4:	4b06      	ldr	r3, [pc, #24]	; (80077c0 <__NVIC_SetPriorityGrouping+0x44>)
 80077a6:	4313      	orrs	r3, r2
 80077a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80077aa:	4a04      	ldr	r2, [pc, #16]	; (80077bc <__NVIC_SetPriorityGrouping+0x40>)
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	60d3      	str	r3, [r2, #12]
}
 80077b0:	bf00      	nop
 80077b2:	3714      	adds	r7, #20
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr
 80077bc:	e000ed00 	.word	0xe000ed00
 80077c0:	05fa0000 	.word	0x05fa0000

080077c4 <__NVIC_GetPriorityGrouping>:
{
 80077c4:	b480      	push	{r7}
 80077c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80077c8:	4b04      	ldr	r3, [pc, #16]	; (80077dc <__NVIC_GetPriorityGrouping+0x18>)
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	0a1b      	lsrs	r3, r3, #8
 80077ce:	f003 0307 	and.w	r3, r3, #7
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr
 80077dc:	e000ed00 	.word	0xe000ed00

080077e0 <__NVIC_EnableIRQ>:
{
 80077e0:	b480      	push	{r7}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	4603      	mov	r3, r0
 80077e8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80077ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	db0b      	blt.n	800780a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80077f2:	88fb      	ldrh	r3, [r7, #6]
 80077f4:	f003 021f 	and.w	r2, r3, #31
 80077f8:	4907      	ldr	r1, [pc, #28]	; (8007818 <__NVIC_EnableIRQ+0x38>)
 80077fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80077fe:	095b      	lsrs	r3, r3, #5
 8007800:	2001      	movs	r0, #1
 8007802:	fa00 f202 	lsl.w	r2, r0, r2
 8007806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800780a:	bf00      	nop
 800780c:	370c      	adds	r7, #12
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr
 8007816:	bf00      	nop
 8007818:	e000e100 	.word	0xe000e100

0800781c <__NVIC_SetPriority>:
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	4603      	mov	r3, r0
 8007824:	6039      	str	r1, [r7, #0]
 8007826:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007828:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800782c:	2b00      	cmp	r3, #0
 800782e:	db0a      	blt.n	8007846 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	b2da      	uxtb	r2, r3
 8007834:	490c      	ldr	r1, [pc, #48]	; (8007868 <__NVIC_SetPriority+0x4c>)
 8007836:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800783a:	0112      	lsls	r2, r2, #4
 800783c:	b2d2      	uxtb	r2, r2
 800783e:	440b      	add	r3, r1
 8007840:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007844:	e00a      	b.n	800785c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	b2da      	uxtb	r2, r3
 800784a:	4908      	ldr	r1, [pc, #32]	; (800786c <__NVIC_SetPriority+0x50>)
 800784c:	88fb      	ldrh	r3, [r7, #6]
 800784e:	f003 030f 	and.w	r3, r3, #15
 8007852:	3b04      	subs	r3, #4
 8007854:	0112      	lsls	r2, r2, #4
 8007856:	b2d2      	uxtb	r2, r2
 8007858:	440b      	add	r3, r1
 800785a:	761a      	strb	r2, [r3, #24]
}
 800785c:	bf00      	nop
 800785e:	370c      	adds	r7, #12
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr
 8007868:	e000e100 	.word	0xe000e100
 800786c:	e000ed00 	.word	0xe000ed00

08007870 <NVIC_EncodePriority>:
{
 8007870:	b480      	push	{r7}
 8007872:	b089      	sub	sp, #36	; 0x24
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f003 0307 	and.w	r3, r3, #7
 8007882:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	f1c3 0307 	rsb	r3, r3, #7
 800788a:	2b04      	cmp	r3, #4
 800788c:	bf28      	it	cs
 800788e:	2304      	movcs	r3, #4
 8007890:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007892:	69fb      	ldr	r3, [r7, #28]
 8007894:	3304      	adds	r3, #4
 8007896:	2b06      	cmp	r3, #6
 8007898:	d902      	bls.n	80078a0 <NVIC_EncodePriority+0x30>
 800789a:	69fb      	ldr	r3, [r7, #28]
 800789c:	3b03      	subs	r3, #3
 800789e:	e000      	b.n	80078a2 <NVIC_EncodePriority+0x32>
 80078a0:	2300      	movs	r3, #0
 80078a2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	fa02 f303 	lsl.w	r3, r2, r3
 80078ae:	43da      	mvns	r2, r3
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	401a      	ands	r2, r3
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80078b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	fa01 f303 	lsl.w	r3, r1, r3
 80078c2:	43d9      	mvns	r1, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80078c8:	4313      	orrs	r3, r2
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3724      	adds	r7, #36	; 0x24
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr

080078d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b082      	sub	sp, #8
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f7ff ff4c 	bl	800777c <__NVIC_SetPriorityGrouping>
}
 80078e4:	bf00      	nop
 80078e6:	3708      	adds	r7, #8
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}

080078ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b086      	sub	sp, #24
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	4603      	mov	r3, r0
 80078f4:	60b9      	str	r1, [r7, #8]
 80078f6:	607a      	str	r2, [r7, #4]
 80078f8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80078fa:	f7ff ff63 	bl	80077c4 <__NVIC_GetPriorityGrouping>
 80078fe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	68b9      	ldr	r1, [r7, #8]
 8007904:	6978      	ldr	r0, [r7, #20]
 8007906:	f7ff ffb3 	bl	8007870 <NVIC_EncodePriority>
 800790a:	4602      	mov	r2, r0
 800790c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007910:	4611      	mov	r1, r2
 8007912:	4618      	mov	r0, r3
 8007914:	f7ff ff82 	bl	800781c <__NVIC_SetPriority>
}
 8007918:	bf00      	nop
 800791a:	3718      	adds	r7, #24
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}

08007920 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b082      	sub	sp, #8
 8007924:	af00      	add	r7, sp, #0
 8007926:	4603      	mov	r3, r0
 8007928:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800792a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800792e:	4618      	mov	r0, r3
 8007930:	f7ff ff56 	bl	80077e0 <__NVIC_EnableIRQ>
}
 8007934:	bf00      	nop
 8007936:	3708      	adds	r7, #8
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b082      	sub	sp, #8
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d101      	bne.n	800794e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800794a:	2301      	movs	r3, #1
 800794c:	e014      	b.n	8007978 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	791b      	ldrb	r3, [r3, #4]
 8007952:	b2db      	uxtb	r3, r3
 8007954:	2b00      	cmp	r3, #0
 8007956:	d105      	bne.n	8007964 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f7f9 f940 	bl	8000be4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2202      	movs	r2, #2
 8007968:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2200      	movs	r2, #0
 800796e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2201      	movs	r2, #1
 8007974:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	3708      	adds	r7, #8
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007980:	b480      	push	{r7}
 8007982:	b083      	sub	sp, #12
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d101      	bne.n	8007994 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e046      	b.n	8007a22 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	795b      	ldrb	r3, [r3, #5]
 8007998:	2b01      	cmp	r3, #1
 800799a:	d101      	bne.n	80079a0 <HAL_DAC_Start+0x20>
 800799c:	2302      	movs	r3, #2
 800799e:	e040      	b.n	8007a22 <HAL_DAC_Start+0xa2>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2202      	movs	r2, #2
 80079aa:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	6819      	ldr	r1, [r3, #0]
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	f003 0310 	and.w	r3, r3, #16
 80079b8:	2201      	movs	r2, #1
 80079ba:	409a      	lsls	r2, r3
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	430a      	orrs	r2, r1
 80079c2:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d10f      	bne.n	80079ea <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	d11d      	bne.n	8007a14 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	685a      	ldr	r2, [r3, #4]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f042 0201 	orr.w	r2, r2, #1
 80079e6:	605a      	str	r2, [r3, #4]
 80079e8:	e014      	b.n	8007a14 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	f003 0310 	and.w	r3, r3, #16
 80079fa:	2102      	movs	r1, #2
 80079fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d107      	bne.n	8007a14 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	685a      	ldr	r2, [r3, #4]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f042 0202 	orr.w	r2, r2, #2
 8007a12:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2201      	movs	r2, #1
 8007a18:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007a20:	2300      	movs	r3, #0
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	370c      	adds	r7, #12
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr
	...

08007a30 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b086      	sub	sp, #24
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	60f8      	str	r0, [r7, #12]
 8007a38:	60b9      	str	r1, [r7, #8]
 8007a3a:	607a      	str	r2, [r7, #4]
 8007a3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d101      	bne.n	8007a48 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8007a44:	2301      	movs	r3, #1
 8007a46:	e0a2      	b.n	8007b8e <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	795b      	ldrb	r3, [r3, #5]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d101      	bne.n	8007a54 <HAL_DAC_Start_DMA+0x24>
 8007a50:	2302      	movs	r3, #2
 8007a52:	e09c      	b.n	8007b8e <HAL_DAC_Start_DMA+0x15e>
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2201      	movs	r2, #1
 8007a58:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2202      	movs	r2, #2
 8007a5e:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d129      	bne.n	8007aba <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	4a4b      	ldr	r2, [pc, #300]	; (8007b98 <HAL_DAC_Start_DMA+0x168>)
 8007a6c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	4a4a      	ldr	r2, [pc, #296]	; (8007b9c <HAL_DAC_Start_DMA+0x16c>)
 8007a74:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	4a49      	ldr	r2, [pc, #292]	; (8007ba0 <HAL_DAC_Start_DMA+0x170>)
 8007a7c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a8c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8007a8e:	6a3b      	ldr	r3, [r7, #32]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d003      	beq.n	8007a9c <HAL_DAC_Start_DMA+0x6c>
 8007a94:	6a3b      	ldr	r3, [r7, #32]
 8007a96:	2b04      	cmp	r3, #4
 8007a98:	d005      	beq.n	8007aa6 <HAL_DAC_Start_DMA+0x76>
 8007a9a:	e009      	b.n	8007ab0 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	3308      	adds	r3, #8
 8007aa2:	613b      	str	r3, [r7, #16]
        break;
 8007aa4:	e033      	b.n	8007b0e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	330c      	adds	r3, #12
 8007aac:	613b      	str	r3, [r7, #16]
        break;
 8007aae:	e02e      	b.n	8007b0e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	3310      	adds	r3, #16
 8007ab6:	613b      	str	r3, [r7, #16]
        break;
 8007ab8:	e029      	b.n	8007b0e <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	4a39      	ldr	r2, [pc, #228]	; (8007ba4 <HAL_DAC_Start_DMA+0x174>)
 8007ac0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	68db      	ldr	r3, [r3, #12]
 8007ac6:	4a38      	ldr	r2, [pc, #224]	; (8007ba8 <HAL_DAC_Start_DMA+0x178>)
 8007ac8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	4a37      	ldr	r2, [pc, #220]	; (8007bac <HAL_DAC_Start_DMA+0x17c>)
 8007ad0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007ae0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8007ae2:	6a3b      	ldr	r3, [r7, #32]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d003      	beq.n	8007af0 <HAL_DAC_Start_DMA+0xc0>
 8007ae8:	6a3b      	ldr	r3, [r7, #32]
 8007aea:	2b04      	cmp	r3, #4
 8007aec:	d005      	beq.n	8007afa <HAL_DAC_Start_DMA+0xca>
 8007aee:	e009      	b.n	8007b04 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	3314      	adds	r3, #20
 8007af6:	613b      	str	r3, [r7, #16]
        break;
 8007af8:	e009      	b.n	8007b0e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	3318      	adds	r3, #24
 8007b00:	613b      	str	r3, [r7, #16]
        break;
 8007b02:	e004      	b.n	8007b0e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	331c      	adds	r3, #28
 8007b0a:	613b      	str	r3, [r7, #16]
        break;
 8007b0c:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d111      	bne.n	8007b38 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	681a      	ldr	r2, [r3, #0]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b22:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	6898      	ldr	r0, [r3, #8]
 8007b28:	6879      	ldr	r1, [r7, #4]
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	693a      	ldr	r2, [r7, #16]
 8007b2e:	f000 fe67 	bl	8008800 <HAL_DMA_Start_IT>
 8007b32:	4603      	mov	r3, r0
 8007b34:	75fb      	strb	r3, [r7, #23]
 8007b36:	e010      	b.n	8007b5a <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007b46:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	68d8      	ldr	r0, [r3, #12]
 8007b4c:	6879      	ldr	r1, [r7, #4]
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	693a      	ldr	r2, [r7, #16]
 8007b52:	f000 fe55 	bl	8008800 <HAL_DMA_Start_IT>
 8007b56:	4603      	mov	r3, r0
 8007b58:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8007b60:	7dfb      	ldrb	r3, [r7, #23]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d10c      	bne.n	8007b80 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	6819      	ldr	r1, [r3, #0]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	f003 0310 	and.w	r3, r3, #16
 8007b72:	2201      	movs	r2, #1
 8007b74:	409a      	lsls	r2, r3
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	430a      	orrs	r2, r1
 8007b7c:	601a      	str	r2, [r3, #0]
 8007b7e:	e005      	b.n	8007b8c <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	f043 0204 	orr.w	r2, r3, #4
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8007b8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3718      	adds	r7, #24
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	08008021 	.word	0x08008021
 8007b9c:	08008043 	.word	0x08008043
 8007ba0:	0800805f 	.word	0x0800805f
 8007ba4:	080080dd 	.word	0x080080dd
 8007ba8:	080080ff 	.word	0x080080ff
 8007bac:	0800811b 	.word	0x0800811b

08007bb0 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b082      	sub	sp, #8
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d101      	bne.n	8007bc4 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	e03e      	b.n	8007c42 <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	6819      	ldr	r1, [r3, #0]
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	f003 0310 	and.w	r3, r3, #16
 8007bd0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd8:	43da      	mvns	r2, r3
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	400a      	ands	r2, r1
 8007be0:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	6819      	ldr	r1, [r3, #0]
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	f003 0310 	and.w	r3, r3, #16
 8007bee:	2201      	movs	r2, #1
 8007bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8007bf4:	43da      	mvns	r2, r3
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	400a      	ands	r2, r1
 8007bfc:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d10d      	bne.n	8007c20 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f001 f863 	bl	8008cd4 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007c1c:	601a      	str	r2, [r3, #0]
 8007c1e:	e00c      	b.n	8007c3a <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	68db      	ldr	r3, [r3, #12]
 8007c24:	4618      	mov	r0, r3
 8007c26:	f001 f855 	bl	8008cd4 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8007c38:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007c40:	2300      	movs	r3, #0
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3708      	adds	r7, #8
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b084      	sub	sp, #16
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c60:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d01d      	beq.n	8007ca8 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d018      	beq.n	8007ca8 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2204      	movs	r2, #4
 8007c7a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	691b      	ldr	r3, [r3, #16]
 8007c80:	f043 0201 	orr.w	r2, r3, #1
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007c90:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	681a      	ldr	r2, [r3, #0]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007ca0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8007ca2:	6878      	ldr	r0, [r7, #4]
 8007ca4:	f000 f86f 	bl	8007d86 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d01d      	beq.n	8007cee <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d018      	beq.n	8007cee <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2204      	movs	r2, #4
 8007cc0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	691b      	ldr	r3, [r3, #16]
 8007cc6:	f043 0202 	orr.w	r2, r3, #2
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8007cd6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	681a      	ldr	r2, [r3, #0]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007ce6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 f9ed 	bl	80080c8 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8007cee:	bf00      	nop
 8007cf0:	3710      	adds	r7, #16
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	bd80      	pop	{r7, pc}

08007cf6 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007cf6:	b480      	push	{r7}
 8007cf8:	b087      	sub	sp, #28
 8007cfa:	af00      	add	r7, sp, #0
 8007cfc:	60f8      	str	r0, [r7, #12]
 8007cfe:	60b9      	str	r1, [r7, #8]
 8007d00:	607a      	str	r2, [r7, #4]
 8007d02:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8007d04:	2300      	movs	r3, #0
 8007d06:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e015      	b.n	8007d3e <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d105      	bne.n	8007d2a <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007d1e:	697a      	ldr	r2, [r7, #20]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	4413      	add	r3, r2
 8007d24:	3308      	adds	r3, #8
 8007d26:	617b      	str	r3, [r7, #20]
 8007d28:	e004      	b.n	8007d34 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007d2a:	697a      	ldr	r2, [r7, #20]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	4413      	add	r3, r2
 8007d30:	3314      	adds	r3, #20
 8007d32:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	461a      	mov	r2, r3
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007d3c:	2300      	movs	r3, #0
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	371c      	adds	r7, #28
 8007d42:	46bd      	mov	sp, r7
 8007d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d48:	4770      	bx	lr

08007d4a <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007d4a:	b480      	push	{r7}
 8007d4c:	b083      	sub	sp, #12
 8007d4e:	af00      	add	r7, sp, #0
 8007d50:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8007d52:	bf00      	nop
 8007d54:	370c      	adds	r7, #12
 8007d56:	46bd      	mov	sp, r7
 8007d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5c:	4770      	bx	lr

08007d5e <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007d5e:	b480      	push	{r7}
 8007d60:	b083      	sub	sp, #12
 8007d62:	af00      	add	r7, sp, #0
 8007d64:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8007d66:	bf00      	nop
 8007d68:	370c      	adds	r7, #12
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d70:	4770      	bx	lr

08007d72 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007d72:	b480      	push	{r7}
 8007d74:	b083      	sub	sp, #12
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8007d7a:	bf00      	nop
 8007d7c:	370c      	adds	r7, #12
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr

08007d86 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007d86:	b480      	push	{r7}
 8007d88:	b083      	sub	sp, #12
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8007d8e:	bf00      	nop
 8007d90:	370c      	adds	r7, #12
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr
	...

08007d9c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b08a      	sub	sp, #40	; 0x28
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	60f8      	str	r0, [r7, #12]
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007da8:	2300      	movs	r3, #0
 8007daa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d002      	beq.n	8007dba <HAL_DAC_ConfigChannel+0x1e>
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d101      	bne.n	8007dbe <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e12a      	b.n	8008014 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	795b      	ldrb	r3, [r3, #5]
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d101      	bne.n	8007dca <HAL_DAC_ConfigChannel+0x2e>
 8007dc6:	2302      	movs	r3, #2
 8007dc8:	e124      	b.n	8008014 <HAL_DAC_ConfigChannel+0x278>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	2202      	movs	r2, #2
 8007dd4:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	2b04      	cmp	r3, #4
 8007ddc:	d17a      	bne.n	8007ed4 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8007dde:	f7fe f88b 	bl	8005ef8 <HAL_GetTick>
 8007de2:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d13d      	bne.n	8007e66 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007dea:	e018      	b.n	8007e1e <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007dec:	f7fe f884 	bl	8005ef8 <HAL_GetTick>
 8007df0:	4602      	mov	r2, r0
 8007df2:	69fb      	ldr	r3, [r7, #28]
 8007df4:	1ad3      	subs	r3, r2, r3
 8007df6:	2b01      	cmp	r3, #1
 8007df8:	d911      	bls.n	8007e1e <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e00:	4b86      	ldr	r3, [pc, #536]	; (800801c <HAL_DAC_ConfigChannel+0x280>)
 8007e02:	4013      	ands	r3, r2
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d00a      	beq.n	8007e1e <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	691b      	ldr	r3, [r3, #16]
 8007e0c:	f043 0208 	orr.w	r2, r3, #8
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2203      	movs	r2, #3
 8007e18:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007e1a:	2303      	movs	r3, #3
 8007e1c:	e0fa      	b.n	8008014 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e24:	4b7d      	ldr	r3, [pc, #500]	; (800801c <HAL_DAC_ConfigChannel+0x280>)
 8007e26:	4013      	ands	r3, r2
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d1df      	bne.n	8007dec <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	68ba      	ldr	r2, [r7, #8]
 8007e32:	6992      	ldr	r2, [r2, #24]
 8007e34:	641a      	str	r2, [r3, #64]	; 0x40
 8007e36:	e020      	b.n	8007e7a <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007e38:	f7fe f85e 	bl	8005ef8 <HAL_GetTick>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	69fb      	ldr	r3, [r7, #28]
 8007e40:	1ad3      	subs	r3, r2, r3
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d90f      	bls.n	8007e66 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	da0a      	bge.n	8007e66 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	691b      	ldr	r3, [r3, #16]
 8007e54:	f043 0208 	orr.w	r2, r3, #8
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2203      	movs	r2, #3
 8007e60:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8007e62:	2303      	movs	r3, #3
 8007e64:	e0d6      	b.n	8008014 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	dbe3      	blt.n	8007e38 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	68ba      	ldr	r2, [r7, #8]
 8007e76:	6992      	ldr	r2, [r2, #24]
 8007e78:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f003 0310 	and.w	r3, r3, #16
 8007e86:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8007e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e8e:	43db      	mvns	r3, r3
 8007e90:	ea02 0103 	and.w	r1, r2, r3
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	69da      	ldr	r2, [r3, #28]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	f003 0310 	and.w	r3, r3, #16
 8007e9e:	409a      	lsls	r2, r3
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	430a      	orrs	r2, r1
 8007ea6:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f003 0310 	and.w	r3, r3, #16
 8007eb4:	21ff      	movs	r1, #255	; 0xff
 8007eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8007eba:	43db      	mvns	r3, r3
 8007ebc:	ea02 0103 	and.w	r1, r2, r3
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	6a1a      	ldr	r2, [r3, #32]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f003 0310 	and.w	r3, r3, #16
 8007eca:	409a      	lsls	r2, r3
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	430a      	orrs	r2, r1
 8007ed2:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	691b      	ldr	r3, [r3, #16]
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	d11d      	bne.n	8007f18 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee2:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	f003 0310 	and.w	r3, r3, #16
 8007eea:	221f      	movs	r2, #31
 8007eec:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef0:	43db      	mvns	r3, r3
 8007ef2:	69ba      	ldr	r2, [r7, #24]
 8007ef4:	4013      	ands	r3, r2
 8007ef6:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	695b      	ldr	r3, [r3, #20]
 8007efc:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f003 0310 	and.w	r3, r3, #16
 8007f04:	697a      	ldr	r2, [r7, #20]
 8007f06:	fa02 f303 	lsl.w	r3, r2, r3
 8007f0a:	69ba      	ldr	r2, [r7, #24]
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	69ba      	ldr	r2, [r7, #24]
 8007f16:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f1e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f003 0310 	and.w	r3, r3, #16
 8007f26:	2207      	movs	r2, #7
 8007f28:	fa02 f303 	lsl.w	r3, r2, r3
 8007f2c:	43db      	mvns	r3, r3
 8007f2e:	69ba      	ldr	r2, [r7, #24]
 8007f30:	4013      	ands	r3, r2
 8007f32:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	68db      	ldr	r3, [r3, #12]
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d102      	bne.n	8007f42 <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	627b      	str	r3, [r7, #36]	; 0x24
 8007f40:	e00f      	b.n	8007f62 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	68db      	ldr	r3, [r3, #12]
 8007f46:	2b02      	cmp	r3, #2
 8007f48:	d102      	bne.n	8007f50 <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8007f4e:	e008      	b.n	8007f62 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d102      	bne.n	8007f5e <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	627b      	str	r3, [r7, #36]	; 0x24
 8007f5c:	e001      	b.n	8007f62 <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	689b      	ldr	r3, [r3, #8]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	f003 0310 	and.w	r3, r3, #16
 8007f78:	697a      	ldr	r2, [r7, #20]
 8007f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f7e:	69ba      	ldr	r2, [r7, #24]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	69ba      	ldr	r2, [r7, #24]
 8007f8a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	6819      	ldr	r1, [r3, #0]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f003 0310 	and.w	r3, r3, #16
 8007f98:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8007fa0:	43da      	mvns	r2, r3
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	400a      	ands	r2, r1
 8007fa8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f003 0310 	and.w	r3, r3, #16
 8007fb8:	f640 72fe 	movw	r2, #4094	; 0xffe
 8007fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc0:	43db      	mvns	r3, r3
 8007fc2:	69ba      	ldr	r2, [r7, #24]
 8007fc4:	4013      	ands	r3, r2
 8007fc6:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f003 0310 	and.w	r3, r3, #16
 8007fd4:	697a      	ldr	r2, [r7, #20]
 8007fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fda:	69ba      	ldr	r2, [r7, #24]
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	69ba      	ldr	r2, [r7, #24]
 8007fe6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	6819      	ldr	r1, [r3, #0]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f003 0310 	and.w	r3, r3, #16
 8007ff4:	22c0      	movs	r2, #192	; 0xc0
 8007ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8007ffa:	43da      	mvns	r2, r3
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	400a      	ands	r2, r1
 8008002:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2201      	movs	r2, #1
 8008008:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2200      	movs	r2, #0
 800800e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8008010:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008014:	4618      	mov	r0, r3
 8008016:	3728      	adds	r7, #40	; 0x28
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}
 800801c:	20008000 	.word	0x20008000

08008020 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800802c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800802e:	68f8      	ldr	r0, [r7, #12]
 8008030:	f7ff fe8b 	bl	8007d4a <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2201      	movs	r2, #1
 8008038:	711a      	strb	r2, [r3, #4]
}
 800803a:	bf00      	nop
 800803c:	3710      	adds	r7, #16
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}

08008042 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8008042:	b580      	push	{r7, lr}
 8008044:	b084      	sub	sp, #16
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800804e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8008050:	68f8      	ldr	r0, [r7, #12]
 8008052:	f7ff fe84 	bl	8007d5e <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008056:	bf00      	nop
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}

0800805e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800805e:	b580      	push	{r7, lr}
 8008060:	b084      	sub	sp, #16
 8008062:	af00      	add	r7, sp, #0
 8008064:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800806a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	f043 0204 	orr.w	r2, r3, #4
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8008078:	68f8      	ldr	r0, [r7, #12]
 800807a:	f7ff fe7a 	bl	8007d72 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2201      	movs	r2, #1
 8008082:	711a      	strb	r2, [r3, #4]
}
 8008084:	bf00      	nop
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}

0800808c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800808c:	b480      	push	{r7}
 800808e:	b083      	sub	sp, #12
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8008094:	bf00      	nop
 8008096:	370c      	adds	r7, #12
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b083      	sub	sp, #12
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80080a8:	bf00      	nop
 80080aa:	370c      	adds	r7, #12
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80080bc:	bf00      	nop
 80080be:	370c      	adds	r7, #12
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b083      	sub	sp, #12
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80080d0:	bf00      	nop
 80080d2:	370c      	adds	r7, #12
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr

080080dc <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80080ea:	68f8      	ldr	r0, [r7, #12]
 80080ec:	f7ff ffce 	bl	800808c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2201      	movs	r2, #1
 80080f4:	711a      	strb	r2, [r3, #4]
}
 80080f6:	bf00      	nop
 80080f8:	3710      	adds	r7, #16
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}

080080fe <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80080fe:	b580      	push	{r7, lr}
 8008100:	b084      	sub	sp, #16
 8008102:	af00      	add	r7, sp, #0
 8008104:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800810a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800810c:	68f8      	ldr	r0, [r7, #12]
 800810e:	f7ff ffc7 	bl	80080a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008112:	bf00      	nop
 8008114:	3710      	adds	r7, #16
 8008116:	46bd      	mov	sp, r7
 8008118:	bd80      	pop	{r7, pc}

0800811a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800811a:	b580      	push	{r7, lr}
 800811c:	b084      	sub	sp, #16
 800811e:	af00      	add	r7, sp, #0
 8008120:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008126:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	691b      	ldr	r3, [r3, #16]
 800812c:	f043 0204 	orr.w	r2, r3, #4
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8008134:	68f8      	ldr	r0, [r7, #12]
 8008136:	f7ff ffbd 	bl	80080b4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2201      	movs	r2, #1
 800813e:	711a      	strb	r2, [r3, #4]
}
 8008140:	bf00      	nop
 8008142:	3710      	adds	r7, #16
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}

08008148 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b086      	sub	sp, #24
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8008150:	f7fd fed2 	bl	8005ef8 <HAL_GetTick>
 8008154:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d101      	bne.n	8008160 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	e316      	b.n	800878e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a66      	ldr	r2, [pc, #408]	; (8008300 <HAL_DMA_Init+0x1b8>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d04a      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a65      	ldr	r2, [pc, #404]	; (8008304 <HAL_DMA_Init+0x1bc>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d045      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a63      	ldr	r2, [pc, #396]	; (8008308 <HAL_DMA_Init+0x1c0>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d040      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a62      	ldr	r2, [pc, #392]	; (800830c <HAL_DMA_Init+0x1c4>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d03b      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a60      	ldr	r2, [pc, #384]	; (8008310 <HAL_DMA_Init+0x1c8>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d036      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4a5f      	ldr	r2, [pc, #380]	; (8008314 <HAL_DMA_Init+0x1cc>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d031      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a5d      	ldr	r2, [pc, #372]	; (8008318 <HAL_DMA_Init+0x1d0>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d02c      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a5c      	ldr	r2, [pc, #368]	; (800831c <HAL_DMA_Init+0x1d4>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d027      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a5a      	ldr	r2, [pc, #360]	; (8008320 <HAL_DMA_Init+0x1d8>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d022      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a59      	ldr	r2, [pc, #356]	; (8008324 <HAL_DMA_Init+0x1dc>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d01d      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a57      	ldr	r2, [pc, #348]	; (8008328 <HAL_DMA_Init+0x1e0>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d018      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a56      	ldr	r2, [pc, #344]	; (800832c <HAL_DMA_Init+0x1e4>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d013      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a54      	ldr	r2, [pc, #336]	; (8008330 <HAL_DMA_Init+0x1e8>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d00e      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a53      	ldr	r2, [pc, #332]	; (8008334 <HAL_DMA_Init+0x1ec>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d009      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a51      	ldr	r2, [pc, #324]	; (8008338 <HAL_DMA_Init+0x1f0>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d004      	beq.n	8008200 <HAL_DMA_Init+0xb8>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a50      	ldr	r2, [pc, #320]	; (800833c <HAL_DMA_Init+0x1f4>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d101      	bne.n	8008204 <HAL_DMA_Init+0xbc>
 8008200:	2301      	movs	r3, #1
 8008202:	e000      	b.n	8008206 <HAL_DMA_Init+0xbe>
 8008204:	2300      	movs	r3, #0
 8008206:	2b00      	cmp	r3, #0
 8008208:	f000 813b 	beq.w	8008482 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2202      	movs	r2, #2
 8008210:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a37      	ldr	r2, [pc, #220]	; (8008300 <HAL_DMA_Init+0x1b8>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d04a      	beq.n	80082bc <HAL_DMA_Init+0x174>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a36      	ldr	r2, [pc, #216]	; (8008304 <HAL_DMA_Init+0x1bc>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d045      	beq.n	80082bc <HAL_DMA_Init+0x174>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a34      	ldr	r2, [pc, #208]	; (8008308 <HAL_DMA_Init+0x1c0>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d040      	beq.n	80082bc <HAL_DMA_Init+0x174>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4a33      	ldr	r2, [pc, #204]	; (800830c <HAL_DMA_Init+0x1c4>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d03b      	beq.n	80082bc <HAL_DMA_Init+0x174>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a31      	ldr	r2, [pc, #196]	; (8008310 <HAL_DMA_Init+0x1c8>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d036      	beq.n	80082bc <HAL_DMA_Init+0x174>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a30      	ldr	r2, [pc, #192]	; (8008314 <HAL_DMA_Init+0x1cc>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d031      	beq.n	80082bc <HAL_DMA_Init+0x174>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a2e      	ldr	r2, [pc, #184]	; (8008318 <HAL_DMA_Init+0x1d0>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d02c      	beq.n	80082bc <HAL_DMA_Init+0x174>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a2d      	ldr	r2, [pc, #180]	; (800831c <HAL_DMA_Init+0x1d4>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d027      	beq.n	80082bc <HAL_DMA_Init+0x174>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a2b      	ldr	r2, [pc, #172]	; (8008320 <HAL_DMA_Init+0x1d8>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d022      	beq.n	80082bc <HAL_DMA_Init+0x174>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a2a      	ldr	r2, [pc, #168]	; (8008324 <HAL_DMA_Init+0x1dc>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d01d      	beq.n	80082bc <HAL_DMA_Init+0x174>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a28      	ldr	r2, [pc, #160]	; (8008328 <HAL_DMA_Init+0x1e0>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d018      	beq.n	80082bc <HAL_DMA_Init+0x174>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a27      	ldr	r2, [pc, #156]	; (800832c <HAL_DMA_Init+0x1e4>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d013      	beq.n	80082bc <HAL_DMA_Init+0x174>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a25      	ldr	r2, [pc, #148]	; (8008330 <HAL_DMA_Init+0x1e8>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d00e      	beq.n	80082bc <HAL_DMA_Init+0x174>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a24      	ldr	r2, [pc, #144]	; (8008334 <HAL_DMA_Init+0x1ec>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d009      	beq.n	80082bc <HAL_DMA_Init+0x174>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a22      	ldr	r2, [pc, #136]	; (8008338 <HAL_DMA_Init+0x1f0>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d004      	beq.n	80082bc <HAL_DMA_Init+0x174>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a21      	ldr	r2, [pc, #132]	; (800833c <HAL_DMA_Init+0x1f4>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d108      	bne.n	80082ce <HAL_DMA_Init+0x186>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f022 0201 	bic.w	r2, r2, #1
 80082ca:	601a      	str	r2, [r3, #0]
 80082cc:	e007      	b.n	80082de <HAL_DMA_Init+0x196>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f022 0201 	bic.w	r2, r2, #1
 80082dc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80082de:	e02f      	b.n	8008340 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80082e0:	f7fd fe0a 	bl	8005ef8 <HAL_GetTick>
 80082e4:	4602      	mov	r2, r0
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	1ad3      	subs	r3, r2, r3
 80082ea:	2b05      	cmp	r3, #5
 80082ec:	d928      	bls.n	8008340 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2220      	movs	r2, #32
 80082f2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2203      	movs	r2, #3
 80082f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e246      	b.n	800878e <HAL_DMA_Init+0x646>
 8008300:	40020010 	.word	0x40020010
 8008304:	40020028 	.word	0x40020028
 8008308:	40020040 	.word	0x40020040
 800830c:	40020058 	.word	0x40020058
 8008310:	40020070 	.word	0x40020070
 8008314:	40020088 	.word	0x40020088
 8008318:	400200a0 	.word	0x400200a0
 800831c:	400200b8 	.word	0x400200b8
 8008320:	40020410 	.word	0x40020410
 8008324:	40020428 	.word	0x40020428
 8008328:	40020440 	.word	0x40020440
 800832c:	40020458 	.word	0x40020458
 8008330:	40020470 	.word	0x40020470
 8008334:	40020488 	.word	0x40020488
 8008338:	400204a0 	.word	0x400204a0
 800833c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f003 0301 	and.w	r3, r3, #1
 800834a:	2b00      	cmp	r3, #0
 800834c:	d1c8      	bne.n	80082e0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008356:	697a      	ldr	r2, [r7, #20]
 8008358:	4b83      	ldr	r3, [pc, #524]	; (8008568 <HAL_DMA_Init+0x420>)
 800835a:	4013      	ands	r3, r2
 800835c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8008366:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	691b      	ldr	r3, [r3, #16]
 800836c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008372:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	699b      	ldr	r3, [r3, #24]
 8008378:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800837e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6a1b      	ldr	r3, [r3, #32]
 8008384:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8008386:	697a      	ldr	r2, [r7, #20]
 8008388:	4313      	orrs	r3, r2
 800838a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008390:	2b04      	cmp	r3, #4
 8008392:	d107      	bne.n	80083a4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800839c:	4313      	orrs	r3, r2
 800839e:	697a      	ldr	r2, [r7, #20]
 80083a0:	4313      	orrs	r3, r2
 80083a2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80083a4:	4b71      	ldr	r3, [pc, #452]	; (800856c <HAL_DMA_Init+0x424>)
 80083a6:	681a      	ldr	r2, [r3, #0]
 80083a8:	4b71      	ldr	r3, [pc, #452]	; (8008570 <HAL_DMA_Init+0x428>)
 80083aa:	4013      	ands	r3, r2
 80083ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80083b0:	d328      	bcc.n	8008404 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	685b      	ldr	r3, [r3, #4]
 80083b6:	2b28      	cmp	r3, #40	; 0x28
 80083b8:	d903      	bls.n	80083c2 <HAL_DMA_Init+0x27a>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	2b2e      	cmp	r3, #46	; 0x2e
 80083c0:	d917      	bls.n	80083f2 <HAL_DMA_Init+0x2aa>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	2b3e      	cmp	r3, #62	; 0x3e
 80083c8:	d903      	bls.n	80083d2 <HAL_DMA_Init+0x28a>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	2b42      	cmp	r3, #66	; 0x42
 80083d0:	d90f      	bls.n	80083f2 <HAL_DMA_Init+0x2aa>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	2b46      	cmp	r3, #70	; 0x46
 80083d8:	d903      	bls.n	80083e2 <HAL_DMA_Init+0x29a>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	2b48      	cmp	r3, #72	; 0x48
 80083e0:	d907      	bls.n	80083f2 <HAL_DMA_Init+0x2aa>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	2b4e      	cmp	r3, #78	; 0x4e
 80083e8:	d905      	bls.n	80083f6 <HAL_DMA_Init+0x2ae>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	2b52      	cmp	r3, #82	; 0x52
 80083f0:	d801      	bhi.n	80083f6 <HAL_DMA_Init+0x2ae>
 80083f2:	2301      	movs	r3, #1
 80083f4:	e000      	b.n	80083f8 <HAL_DMA_Init+0x2b0>
 80083f6:	2300      	movs	r3, #0
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d003      	beq.n	8008404 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008402:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	697a      	ldr	r2, [r7, #20]
 800840a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	695b      	ldr	r3, [r3, #20]
 8008412:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	f023 0307 	bic.w	r3, r3, #7
 800841a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008420:	697a      	ldr	r2, [r7, #20]
 8008422:	4313      	orrs	r3, r2
 8008424:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800842a:	2b04      	cmp	r3, #4
 800842c:	d117      	bne.n	800845e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008432:	697a      	ldr	r2, [r7, #20]
 8008434:	4313      	orrs	r3, r2
 8008436:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800843c:	2b00      	cmp	r3, #0
 800843e:	d00e      	beq.n	800845e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f002 fb4d 	bl	800aae0 <DMA_CheckFifoParam>
 8008446:	4603      	mov	r3, r0
 8008448:	2b00      	cmp	r3, #0
 800844a:	d008      	beq.n	800845e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2240      	movs	r2, #64	; 0x40
 8008450:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2201      	movs	r2, #1
 8008456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800845a:	2301      	movs	r3, #1
 800845c:	e197      	b.n	800878e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	697a      	ldr	r2, [r7, #20]
 8008464:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f002 fa88 	bl	800a97c <DMA_CalcBaseAndBitshift>
 800846c:	4603      	mov	r3, r0
 800846e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008474:	f003 031f 	and.w	r3, r3, #31
 8008478:	223f      	movs	r2, #63	; 0x3f
 800847a:	409a      	lsls	r2, r3
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	609a      	str	r2, [r3, #8]
 8008480:	e0cd      	b.n	800861e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a3b      	ldr	r2, [pc, #236]	; (8008574 <HAL_DMA_Init+0x42c>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d022      	beq.n	80084d2 <HAL_DMA_Init+0x38a>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4a39      	ldr	r2, [pc, #228]	; (8008578 <HAL_DMA_Init+0x430>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d01d      	beq.n	80084d2 <HAL_DMA_Init+0x38a>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a38      	ldr	r2, [pc, #224]	; (800857c <HAL_DMA_Init+0x434>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d018      	beq.n	80084d2 <HAL_DMA_Init+0x38a>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a36      	ldr	r2, [pc, #216]	; (8008580 <HAL_DMA_Init+0x438>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d013      	beq.n	80084d2 <HAL_DMA_Init+0x38a>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a35      	ldr	r2, [pc, #212]	; (8008584 <HAL_DMA_Init+0x43c>)
 80084b0:	4293      	cmp	r3, r2
 80084b2:	d00e      	beq.n	80084d2 <HAL_DMA_Init+0x38a>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a33      	ldr	r2, [pc, #204]	; (8008588 <HAL_DMA_Init+0x440>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d009      	beq.n	80084d2 <HAL_DMA_Init+0x38a>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a32      	ldr	r2, [pc, #200]	; (800858c <HAL_DMA_Init+0x444>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d004      	beq.n	80084d2 <HAL_DMA_Init+0x38a>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a30      	ldr	r2, [pc, #192]	; (8008590 <HAL_DMA_Init+0x448>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d101      	bne.n	80084d6 <HAL_DMA_Init+0x38e>
 80084d2:	2301      	movs	r3, #1
 80084d4:	e000      	b.n	80084d8 <HAL_DMA_Init+0x390>
 80084d6:	2300      	movs	r3, #0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	f000 8097 	beq.w	800860c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a24      	ldr	r2, [pc, #144]	; (8008574 <HAL_DMA_Init+0x42c>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d021      	beq.n	800852c <HAL_DMA_Init+0x3e4>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a22      	ldr	r2, [pc, #136]	; (8008578 <HAL_DMA_Init+0x430>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d01c      	beq.n	800852c <HAL_DMA_Init+0x3e4>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a21      	ldr	r2, [pc, #132]	; (800857c <HAL_DMA_Init+0x434>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d017      	beq.n	800852c <HAL_DMA_Init+0x3e4>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a1f      	ldr	r2, [pc, #124]	; (8008580 <HAL_DMA_Init+0x438>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d012      	beq.n	800852c <HAL_DMA_Init+0x3e4>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a1e      	ldr	r2, [pc, #120]	; (8008584 <HAL_DMA_Init+0x43c>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d00d      	beq.n	800852c <HAL_DMA_Init+0x3e4>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a1c      	ldr	r2, [pc, #112]	; (8008588 <HAL_DMA_Init+0x440>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d008      	beq.n	800852c <HAL_DMA_Init+0x3e4>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a1b      	ldr	r2, [pc, #108]	; (800858c <HAL_DMA_Init+0x444>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d003      	beq.n	800852c <HAL_DMA_Init+0x3e4>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a19      	ldr	r2, [pc, #100]	; (8008590 <HAL_DMA_Init+0x448>)
 800852a:	4293      	cmp	r3, r2
 800852c:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2202      	movs	r2, #2
 8008532:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2200      	movs	r2, #0
 800853a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008546:	697a      	ldr	r2, [r7, #20]
 8008548:	4b12      	ldr	r3, [pc, #72]	; (8008594 <HAL_DMA_Init+0x44c>)
 800854a:	4013      	ands	r3, r2
 800854c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	2b40      	cmp	r3, #64	; 0x40
 8008554:	d020      	beq.n	8008598 <HAL_DMA_Init+0x450>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	689b      	ldr	r3, [r3, #8]
 800855a:	2b80      	cmp	r3, #128	; 0x80
 800855c:	d102      	bne.n	8008564 <HAL_DMA_Init+0x41c>
 800855e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008562:	e01a      	b.n	800859a <HAL_DMA_Init+0x452>
 8008564:	2300      	movs	r3, #0
 8008566:	e018      	b.n	800859a <HAL_DMA_Init+0x452>
 8008568:	fe10803f 	.word	0xfe10803f
 800856c:	5c001000 	.word	0x5c001000
 8008570:	ffff0000 	.word	0xffff0000
 8008574:	58025408 	.word	0x58025408
 8008578:	5802541c 	.word	0x5802541c
 800857c:	58025430 	.word	0x58025430
 8008580:	58025444 	.word	0x58025444
 8008584:	58025458 	.word	0x58025458
 8008588:	5802546c 	.word	0x5802546c
 800858c:	58025480 	.word	0x58025480
 8008590:	58025494 	.word	0x58025494
 8008594:	fffe000f 	.word	0xfffe000f
 8008598:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800859a:	687a      	ldr	r2, [r7, #4]
 800859c:	68d2      	ldr	r2, [r2, #12]
 800859e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80085a0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	691b      	ldr	r3, [r3, #16]
 80085a6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80085a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	695b      	ldr	r3, [r3, #20]
 80085ae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80085b0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	699b      	ldr	r3, [r3, #24]
 80085b6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80085b8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	69db      	ldr	r3, [r3, #28]
 80085be:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80085c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6a1b      	ldr	r3, [r3, #32]
 80085c6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80085c8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80085ca:	697a      	ldr	r2, [r7, #20]
 80085cc:	4313      	orrs	r3, r2
 80085ce:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	697a      	ldr	r2, [r7, #20]
 80085d6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	461a      	mov	r2, r3
 80085de:	4b6e      	ldr	r3, [pc, #440]	; (8008798 <HAL_DMA_Init+0x650>)
 80085e0:	4413      	add	r3, r2
 80085e2:	4a6e      	ldr	r2, [pc, #440]	; (800879c <HAL_DMA_Init+0x654>)
 80085e4:	fba2 2303 	umull	r2, r3, r2, r3
 80085e8:	091b      	lsrs	r3, r3, #4
 80085ea:	009a      	lsls	r2, r3, #2
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f002 f9c3 	bl	800a97c <DMA_CalcBaseAndBitshift>
 80085f6:	4603      	mov	r3, r0
 80085f8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085fe:	f003 031f 	and.w	r3, r3, #31
 8008602:	2201      	movs	r2, #1
 8008604:	409a      	lsls	r2, r3
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	605a      	str	r2, [r3, #4]
 800860a:	e008      	b.n	800861e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2240      	movs	r2, #64	; 0x40
 8008610:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2203      	movs	r2, #3
 8008616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800861a:	2301      	movs	r3, #1
 800861c:	e0b7      	b.n	800878e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	4a5f      	ldr	r2, [pc, #380]	; (80087a0 <HAL_DMA_Init+0x658>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d072      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a5d      	ldr	r2, [pc, #372]	; (80087a4 <HAL_DMA_Init+0x65c>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d06d      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a5c      	ldr	r2, [pc, #368]	; (80087a8 <HAL_DMA_Init+0x660>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d068      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a5a      	ldr	r2, [pc, #360]	; (80087ac <HAL_DMA_Init+0x664>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d063      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a59      	ldr	r2, [pc, #356]	; (80087b0 <HAL_DMA_Init+0x668>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d05e      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a57      	ldr	r2, [pc, #348]	; (80087b4 <HAL_DMA_Init+0x66c>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d059      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a56      	ldr	r2, [pc, #344]	; (80087b8 <HAL_DMA_Init+0x670>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d054      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a54      	ldr	r2, [pc, #336]	; (80087bc <HAL_DMA_Init+0x674>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d04f      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a53      	ldr	r2, [pc, #332]	; (80087c0 <HAL_DMA_Init+0x678>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d04a      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a51      	ldr	r2, [pc, #324]	; (80087c4 <HAL_DMA_Init+0x67c>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d045      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a50      	ldr	r2, [pc, #320]	; (80087c8 <HAL_DMA_Init+0x680>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d040      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a4e      	ldr	r2, [pc, #312]	; (80087cc <HAL_DMA_Init+0x684>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d03b      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a4d      	ldr	r2, [pc, #308]	; (80087d0 <HAL_DMA_Init+0x688>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d036      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a4b      	ldr	r2, [pc, #300]	; (80087d4 <HAL_DMA_Init+0x68c>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d031      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a4a      	ldr	r2, [pc, #296]	; (80087d8 <HAL_DMA_Init+0x690>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d02c      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a48      	ldr	r2, [pc, #288]	; (80087dc <HAL_DMA_Init+0x694>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d027      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a47      	ldr	r2, [pc, #284]	; (80087e0 <HAL_DMA_Init+0x698>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d022      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a45      	ldr	r2, [pc, #276]	; (80087e4 <HAL_DMA_Init+0x69c>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d01d      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a44      	ldr	r2, [pc, #272]	; (80087e8 <HAL_DMA_Init+0x6a0>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d018      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a42      	ldr	r2, [pc, #264]	; (80087ec <HAL_DMA_Init+0x6a4>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d013      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a41      	ldr	r2, [pc, #260]	; (80087f0 <HAL_DMA_Init+0x6a8>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d00e      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a3f      	ldr	r2, [pc, #252]	; (80087f4 <HAL_DMA_Init+0x6ac>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d009      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a3e      	ldr	r2, [pc, #248]	; (80087f8 <HAL_DMA_Init+0x6b0>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d004      	beq.n	800870e <HAL_DMA_Init+0x5c6>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a3c      	ldr	r2, [pc, #240]	; (80087fc <HAL_DMA_Init+0x6b4>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d101      	bne.n	8008712 <HAL_DMA_Init+0x5ca>
 800870e:	2301      	movs	r3, #1
 8008710:	e000      	b.n	8008714 <HAL_DMA_Init+0x5cc>
 8008712:	2300      	movs	r3, #0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d032      	beq.n	800877e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f002 fa5d 	bl	800abd8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	689b      	ldr	r3, [r3, #8]
 8008722:	2b80      	cmp	r3, #128	; 0x80
 8008724:	d102      	bne.n	800872c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2200      	movs	r2, #0
 800872a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	685a      	ldr	r2, [r3, #4]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008734:	b2d2      	uxtb	r2, r2
 8008736:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800873c:	687a      	ldr	r2, [r7, #4]
 800873e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008740:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d010      	beq.n	800876c <HAL_DMA_Init+0x624>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	2b08      	cmp	r3, #8
 8008750:	d80c      	bhi.n	800876c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f002 fada 	bl	800ad0c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800875c:	2200      	movs	r2, #0
 800875e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008768:	605a      	str	r2, [r3, #4]
 800876a:	e008      	b.n	800877e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2200      	movs	r2, #0
 8008770:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2201      	movs	r2, #1
 8008788:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800878c:	2300      	movs	r3, #0
}
 800878e:	4618      	mov	r0, r3
 8008790:	3718      	adds	r7, #24
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}
 8008796:	bf00      	nop
 8008798:	a7fdabf8 	.word	0xa7fdabf8
 800879c:	cccccccd 	.word	0xcccccccd
 80087a0:	40020010 	.word	0x40020010
 80087a4:	40020028 	.word	0x40020028
 80087a8:	40020040 	.word	0x40020040
 80087ac:	40020058 	.word	0x40020058
 80087b0:	40020070 	.word	0x40020070
 80087b4:	40020088 	.word	0x40020088
 80087b8:	400200a0 	.word	0x400200a0
 80087bc:	400200b8 	.word	0x400200b8
 80087c0:	40020410 	.word	0x40020410
 80087c4:	40020428 	.word	0x40020428
 80087c8:	40020440 	.word	0x40020440
 80087cc:	40020458 	.word	0x40020458
 80087d0:	40020470 	.word	0x40020470
 80087d4:	40020488 	.word	0x40020488
 80087d8:	400204a0 	.word	0x400204a0
 80087dc:	400204b8 	.word	0x400204b8
 80087e0:	58025408 	.word	0x58025408
 80087e4:	5802541c 	.word	0x5802541c
 80087e8:	58025430 	.word	0x58025430
 80087ec:	58025444 	.word	0x58025444
 80087f0:	58025458 	.word	0x58025458
 80087f4:	5802546c 	.word	0x5802546c
 80087f8:	58025480 	.word	0x58025480
 80087fc:	58025494 	.word	0x58025494

08008800 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b086      	sub	sp, #24
 8008804:	af00      	add	r7, sp, #0
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	607a      	str	r2, [r7, #4]
 800880c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800880e:	2300      	movs	r3, #0
 8008810:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d101      	bne.n	800881c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8008818:	2301      	movs	r3, #1
 800881a:	e226      	b.n	8008c6a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008822:	2b01      	cmp	r3, #1
 8008824:	d101      	bne.n	800882a <HAL_DMA_Start_IT+0x2a>
 8008826:	2302      	movs	r3, #2
 8008828:	e21f      	b.n	8008c6a <HAL_DMA_Start_IT+0x46a>
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2201      	movs	r2, #1
 800882e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b01      	cmp	r3, #1
 800883c:	f040 820a 	bne.w	8008c54 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2202      	movs	r2, #2
 8008844:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2200      	movs	r2, #0
 800884c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a68      	ldr	r2, [pc, #416]	; (80089f4 <HAL_DMA_Start_IT+0x1f4>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d04a      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a66      	ldr	r2, [pc, #408]	; (80089f8 <HAL_DMA_Start_IT+0x1f8>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d045      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	4a65      	ldr	r2, [pc, #404]	; (80089fc <HAL_DMA_Start_IT+0x1fc>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d040      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a63      	ldr	r2, [pc, #396]	; (8008a00 <HAL_DMA_Start_IT+0x200>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d03b      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a62      	ldr	r2, [pc, #392]	; (8008a04 <HAL_DMA_Start_IT+0x204>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d036      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a60      	ldr	r2, [pc, #384]	; (8008a08 <HAL_DMA_Start_IT+0x208>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d031      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4a5f      	ldr	r2, [pc, #380]	; (8008a0c <HAL_DMA_Start_IT+0x20c>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d02c      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a5d      	ldr	r2, [pc, #372]	; (8008a10 <HAL_DMA_Start_IT+0x210>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d027      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4a5c      	ldr	r2, [pc, #368]	; (8008a14 <HAL_DMA_Start_IT+0x214>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d022      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a5a      	ldr	r2, [pc, #360]	; (8008a18 <HAL_DMA_Start_IT+0x218>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d01d      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a59      	ldr	r2, [pc, #356]	; (8008a1c <HAL_DMA_Start_IT+0x21c>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d018      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a57      	ldr	r2, [pc, #348]	; (8008a20 <HAL_DMA_Start_IT+0x220>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d013      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a56      	ldr	r2, [pc, #344]	; (8008a24 <HAL_DMA_Start_IT+0x224>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d00e      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4a54      	ldr	r2, [pc, #336]	; (8008a28 <HAL_DMA_Start_IT+0x228>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d009      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4a53      	ldr	r2, [pc, #332]	; (8008a2c <HAL_DMA_Start_IT+0x22c>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d004      	beq.n	80088ee <HAL_DMA_Start_IT+0xee>
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	4a51      	ldr	r2, [pc, #324]	; (8008a30 <HAL_DMA_Start_IT+0x230>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d108      	bne.n	8008900 <HAL_DMA_Start_IT+0x100>
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	681a      	ldr	r2, [r3, #0]
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f022 0201 	bic.w	r2, r2, #1
 80088fc:	601a      	str	r2, [r3, #0]
 80088fe:	e007      	b.n	8008910 <HAL_DMA_Start_IT+0x110>
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	681a      	ldr	r2, [r3, #0]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f022 0201 	bic.w	r2, r2, #1
 800890e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	68b9      	ldr	r1, [r7, #8]
 8008916:	68f8      	ldr	r0, [r7, #12]
 8008918:	f001 fe84 	bl	800a624 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4a34      	ldr	r2, [pc, #208]	; (80089f4 <HAL_DMA_Start_IT+0x1f4>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d04a      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a33      	ldr	r2, [pc, #204]	; (80089f8 <HAL_DMA_Start_IT+0x1f8>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d045      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4a31      	ldr	r2, [pc, #196]	; (80089fc <HAL_DMA_Start_IT+0x1fc>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d040      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4a30      	ldr	r2, [pc, #192]	; (8008a00 <HAL_DMA_Start_IT+0x200>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d03b      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a2e      	ldr	r2, [pc, #184]	; (8008a04 <HAL_DMA_Start_IT+0x204>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d036      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a2d      	ldr	r2, [pc, #180]	; (8008a08 <HAL_DMA_Start_IT+0x208>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d031      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4a2b      	ldr	r2, [pc, #172]	; (8008a0c <HAL_DMA_Start_IT+0x20c>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d02c      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4a2a      	ldr	r2, [pc, #168]	; (8008a10 <HAL_DMA_Start_IT+0x210>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d027      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a28      	ldr	r2, [pc, #160]	; (8008a14 <HAL_DMA_Start_IT+0x214>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d022      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a27      	ldr	r2, [pc, #156]	; (8008a18 <HAL_DMA_Start_IT+0x218>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d01d      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a25      	ldr	r2, [pc, #148]	; (8008a1c <HAL_DMA_Start_IT+0x21c>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d018      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	4a24      	ldr	r2, [pc, #144]	; (8008a20 <HAL_DMA_Start_IT+0x220>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d013      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a22      	ldr	r2, [pc, #136]	; (8008a24 <HAL_DMA_Start_IT+0x224>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d00e      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4a21      	ldr	r2, [pc, #132]	; (8008a28 <HAL_DMA_Start_IT+0x228>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d009      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a1f      	ldr	r2, [pc, #124]	; (8008a2c <HAL_DMA_Start_IT+0x22c>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d004      	beq.n	80089bc <HAL_DMA_Start_IT+0x1bc>
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4a1e      	ldr	r2, [pc, #120]	; (8008a30 <HAL_DMA_Start_IT+0x230>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d101      	bne.n	80089c0 <HAL_DMA_Start_IT+0x1c0>
 80089bc:	2301      	movs	r3, #1
 80089be:	e000      	b.n	80089c2 <HAL_DMA_Start_IT+0x1c2>
 80089c0:	2300      	movs	r3, #0
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d036      	beq.n	8008a34 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f023 021e 	bic.w	r2, r3, #30
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f042 0216 	orr.w	r2, r2, #22
 80089d8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d03e      	beq.n	8008a60 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f042 0208 	orr.w	r2, r2, #8
 80089f0:	601a      	str	r2, [r3, #0]
 80089f2:	e035      	b.n	8008a60 <HAL_DMA_Start_IT+0x260>
 80089f4:	40020010 	.word	0x40020010
 80089f8:	40020028 	.word	0x40020028
 80089fc:	40020040 	.word	0x40020040
 8008a00:	40020058 	.word	0x40020058
 8008a04:	40020070 	.word	0x40020070
 8008a08:	40020088 	.word	0x40020088
 8008a0c:	400200a0 	.word	0x400200a0
 8008a10:	400200b8 	.word	0x400200b8
 8008a14:	40020410 	.word	0x40020410
 8008a18:	40020428 	.word	0x40020428
 8008a1c:	40020440 	.word	0x40020440
 8008a20:	40020458 	.word	0x40020458
 8008a24:	40020470 	.word	0x40020470
 8008a28:	40020488 	.word	0x40020488
 8008a2c:	400204a0 	.word	0x400204a0
 8008a30:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f023 020e 	bic.w	r2, r3, #14
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f042 020a 	orr.w	r2, r2, #10
 8008a46:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d007      	beq.n	8008a60 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	681a      	ldr	r2, [r3, #0]
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f042 0204 	orr.w	r2, r2, #4
 8008a5e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4a83      	ldr	r2, [pc, #524]	; (8008c74 <HAL_DMA_Start_IT+0x474>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d072      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a82      	ldr	r2, [pc, #520]	; (8008c78 <HAL_DMA_Start_IT+0x478>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d06d      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4a80      	ldr	r2, [pc, #512]	; (8008c7c <HAL_DMA_Start_IT+0x47c>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d068      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4a7f      	ldr	r2, [pc, #508]	; (8008c80 <HAL_DMA_Start_IT+0x480>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d063      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a7d      	ldr	r2, [pc, #500]	; (8008c84 <HAL_DMA_Start_IT+0x484>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d05e      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4a7c      	ldr	r2, [pc, #496]	; (8008c88 <HAL_DMA_Start_IT+0x488>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d059      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4a7a      	ldr	r2, [pc, #488]	; (8008c8c <HAL_DMA_Start_IT+0x48c>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d054      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a79      	ldr	r2, [pc, #484]	; (8008c90 <HAL_DMA_Start_IT+0x490>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d04f      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a77      	ldr	r2, [pc, #476]	; (8008c94 <HAL_DMA_Start_IT+0x494>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d04a      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a76      	ldr	r2, [pc, #472]	; (8008c98 <HAL_DMA_Start_IT+0x498>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d045      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a74      	ldr	r2, [pc, #464]	; (8008c9c <HAL_DMA_Start_IT+0x49c>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d040      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a73      	ldr	r2, [pc, #460]	; (8008ca0 <HAL_DMA_Start_IT+0x4a0>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d03b      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a71      	ldr	r2, [pc, #452]	; (8008ca4 <HAL_DMA_Start_IT+0x4a4>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d036      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a70      	ldr	r2, [pc, #448]	; (8008ca8 <HAL_DMA_Start_IT+0x4a8>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d031      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4a6e      	ldr	r2, [pc, #440]	; (8008cac <HAL_DMA_Start_IT+0x4ac>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d02c      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a6d      	ldr	r2, [pc, #436]	; (8008cb0 <HAL_DMA_Start_IT+0x4b0>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d027      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a6b      	ldr	r2, [pc, #428]	; (8008cb4 <HAL_DMA_Start_IT+0x4b4>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d022      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a6a      	ldr	r2, [pc, #424]	; (8008cb8 <HAL_DMA_Start_IT+0x4b8>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d01d      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a68      	ldr	r2, [pc, #416]	; (8008cbc <HAL_DMA_Start_IT+0x4bc>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d018      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4a67      	ldr	r2, [pc, #412]	; (8008cc0 <HAL_DMA_Start_IT+0x4c0>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d013      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a65      	ldr	r2, [pc, #404]	; (8008cc4 <HAL_DMA_Start_IT+0x4c4>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d00e      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a64      	ldr	r2, [pc, #400]	; (8008cc8 <HAL_DMA_Start_IT+0x4c8>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d009      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a62      	ldr	r2, [pc, #392]	; (8008ccc <HAL_DMA_Start_IT+0x4cc>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d004      	beq.n	8008b50 <HAL_DMA_Start_IT+0x350>
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a61      	ldr	r2, [pc, #388]	; (8008cd0 <HAL_DMA_Start_IT+0x4d0>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d101      	bne.n	8008b54 <HAL_DMA_Start_IT+0x354>
 8008b50:	2301      	movs	r3, #1
 8008b52:	e000      	b.n	8008b56 <HAL_DMA_Start_IT+0x356>
 8008b54:	2300      	movs	r3, #0
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d01a      	beq.n	8008b90 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d007      	beq.n	8008b78 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b76:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d007      	beq.n	8008b90 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b84:	681a      	ldr	r2, [r3, #0]
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b8e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a37      	ldr	r2, [pc, #220]	; (8008c74 <HAL_DMA_Start_IT+0x474>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d04a      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a36      	ldr	r2, [pc, #216]	; (8008c78 <HAL_DMA_Start_IT+0x478>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d045      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a34      	ldr	r2, [pc, #208]	; (8008c7c <HAL_DMA_Start_IT+0x47c>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d040      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4a33      	ldr	r2, [pc, #204]	; (8008c80 <HAL_DMA_Start_IT+0x480>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d03b      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a31      	ldr	r2, [pc, #196]	; (8008c84 <HAL_DMA_Start_IT+0x484>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d036      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	4a30      	ldr	r2, [pc, #192]	; (8008c88 <HAL_DMA_Start_IT+0x488>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d031      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a2e      	ldr	r2, [pc, #184]	; (8008c8c <HAL_DMA_Start_IT+0x48c>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d02c      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4a2d      	ldr	r2, [pc, #180]	; (8008c90 <HAL_DMA_Start_IT+0x490>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d027      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4a2b      	ldr	r2, [pc, #172]	; (8008c94 <HAL_DMA_Start_IT+0x494>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d022      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4a2a      	ldr	r2, [pc, #168]	; (8008c98 <HAL_DMA_Start_IT+0x498>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d01d      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	4a28      	ldr	r2, [pc, #160]	; (8008c9c <HAL_DMA_Start_IT+0x49c>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d018      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a27      	ldr	r2, [pc, #156]	; (8008ca0 <HAL_DMA_Start_IT+0x4a0>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d013      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a25      	ldr	r2, [pc, #148]	; (8008ca4 <HAL_DMA_Start_IT+0x4a4>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d00e      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a24      	ldr	r2, [pc, #144]	; (8008ca8 <HAL_DMA_Start_IT+0x4a8>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d009      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a22      	ldr	r2, [pc, #136]	; (8008cac <HAL_DMA_Start_IT+0x4ac>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d004      	beq.n	8008c30 <HAL_DMA_Start_IT+0x430>
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a21      	ldr	r2, [pc, #132]	; (8008cb0 <HAL_DMA_Start_IT+0x4b0>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d108      	bne.n	8008c42 <HAL_DMA_Start_IT+0x442>
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f042 0201 	orr.w	r2, r2, #1
 8008c3e:	601a      	str	r2, [r3, #0]
 8008c40:	e012      	b.n	8008c68 <HAL_DMA_Start_IT+0x468>
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	681a      	ldr	r2, [r3, #0]
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f042 0201 	orr.w	r2, r2, #1
 8008c50:	601a      	str	r2, [r3, #0]
 8008c52:	e009      	b.n	8008c68 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008c5a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8008c64:	2301      	movs	r3, #1
 8008c66:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008c68:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3718      	adds	r7, #24
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}
 8008c72:	bf00      	nop
 8008c74:	40020010 	.word	0x40020010
 8008c78:	40020028 	.word	0x40020028
 8008c7c:	40020040 	.word	0x40020040
 8008c80:	40020058 	.word	0x40020058
 8008c84:	40020070 	.word	0x40020070
 8008c88:	40020088 	.word	0x40020088
 8008c8c:	400200a0 	.word	0x400200a0
 8008c90:	400200b8 	.word	0x400200b8
 8008c94:	40020410 	.word	0x40020410
 8008c98:	40020428 	.word	0x40020428
 8008c9c:	40020440 	.word	0x40020440
 8008ca0:	40020458 	.word	0x40020458
 8008ca4:	40020470 	.word	0x40020470
 8008ca8:	40020488 	.word	0x40020488
 8008cac:	400204a0 	.word	0x400204a0
 8008cb0:	400204b8 	.word	0x400204b8
 8008cb4:	58025408 	.word	0x58025408
 8008cb8:	5802541c 	.word	0x5802541c
 8008cbc:	58025430 	.word	0x58025430
 8008cc0:	58025444 	.word	0x58025444
 8008cc4:	58025458 	.word	0x58025458
 8008cc8:	5802546c 	.word	0x5802546c
 8008ccc:	58025480 	.word	0x58025480
 8008cd0:	58025494 	.word	0x58025494

08008cd4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b086      	sub	sp, #24
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8008cdc:	f7fd f90c 	bl	8005ef8 <HAL_GetTick>
 8008ce0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d101      	bne.n	8008cec <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e2dc      	b.n	80092a6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	2b02      	cmp	r3, #2
 8008cf6:	d008      	beq.n	8008d0a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2280      	movs	r2, #128	; 0x80
 8008cfc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2200      	movs	r2, #0
 8008d02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8008d06:	2301      	movs	r3, #1
 8008d08:	e2cd      	b.n	80092a6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a76      	ldr	r2, [pc, #472]	; (8008ee8 <HAL_DMA_Abort+0x214>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d04a      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a74      	ldr	r2, [pc, #464]	; (8008eec <HAL_DMA_Abort+0x218>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d045      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	4a73      	ldr	r2, [pc, #460]	; (8008ef0 <HAL_DMA_Abort+0x21c>)
 8008d24:	4293      	cmp	r3, r2
 8008d26:	d040      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	4a71      	ldr	r2, [pc, #452]	; (8008ef4 <HAL_DMA_Abort+0x220>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d03b      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a70      	ldr	r2, [pc, #448]	; (8008ef8 <HAL_DMA_Abort+0x224>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d036      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a6e      	ldr	r2, [pc, #440]	; (8008efc <HAL_DMA_Abort+0x228>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d031      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a6d      	ldr	r2, [pc, #436]	; (8008f00 <HAL_DMA_Abort+0x22c>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d02c      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a6b      	ldr	r2, [pc, #428]	; (8008f04 <HAL_DMA_Abort+0x230>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d027      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a6a      	ldr	r2, [pc, #424]	; (8008f08 <HAL_DMA_Abort+0x234>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d022      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a68      	ldr	r2, [pc, #416]	; (8008f0c <HAL_DMA_Abort+0x238>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d01d      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a67      	ldr	r2, [pc, #412]	; (8008f10 <HAL_DMA_Abort+0x23c>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d018      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a65      	ldr	r2, [pc, #404]	; (8008f14 <HAL_DMA_Abort+0x240>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d013      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4a64      	ldr	r2, [pc, #400]	; (8008f18 <HAL_DMA_Abort+0x244>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d00e      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a62      	ldr	r2, [pc, #392]	; (8008f1c <HAL_DMA_Abort+0x248>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d009      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4a61      	ldr	r2, [pc, #388]	; (8008f20 <HAL_DMA_Abort+0x24c>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d004      	beq.n	8008daa <HAL_DMA_Abort+0xd6>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a5f      	ldr	r2, [pc, #380]	; (8008f24 <HAL_DMA_Abort+0x250>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d101      	bne.n	8008dae <HAL_DMA_Abort+0xda>
 8008daa:	2301      	movs	r3, #1
 8008dac:	e000      	b.n	8008db0 <HAL_DMA_Abort+0xdc>
 8008dae:	2300      	movs	r3, #0
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d013      	beq.n	8008ddc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f022 021e 	bic.w	r2, r2, #30
 8008dc2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	695a      	ldr	r2, [r3, #20]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008dd2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	617b      	str	r3, [r7, #20]
 8008dda:	e00a      	b.n	8008df2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	681a      	ldr	r2, [r3, #0]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f022 020e 	bic.w	r2, r2, #14
 8008dea:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4a3c      	ldr	r2, [pc, #240]	; (8008ee8 <HAL_DMA_Abort+0x214>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d072      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4a3a      	ldr	r2, [pc, #232]	; (8008eec <HAL_DMA_Abort+0x218>)
 8008e02:	4293      	cmp	r3, r2
 8008e04:	d06d      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4a39      	ldr	r2, [pc, #228]	; (8008ef0 <HAL_DMA_Abort+0x21c>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d068      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a37      	ldr	r2, [pc, #220]	; (8008ef4 <HAL_DMA_Abort+0x220>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d063      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	4a36      	ldr	r2, [pc, #216]	; (8008ef8 <HAL_DMA_Abort+0x224>)
 8008e20:	4293      	cmp	r3, r2
 8008e22:	d05e      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4a34      	ldr	r2, [pc, #208]	; (8008efc <HAL_DMA_Abort+0x228>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d059      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4a33      	ldr	r2, [pc, #204]	; (8008f00 <HAL_DMA_Abort+0x22c>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d054      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	4a31      	ldr	r2, [pc, #196]	; (8008f04 <HAL_DMA_Abort+0x230>)
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	d04f      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a30      	ldr	r2, [pc, #192]	; (8008f08 <HAL_DMA_Abort+0x234>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d04a      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a2e      	ldr	r2, [pc, #184]	; (8008f0c <HAL_DMA_Abort+0x238>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d045      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a2d      	ldr	r2, [pc, #180]	; (8008f10 <HAL_DMA_Abort+0x23c>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d040      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4a2b      	ldr	r2, [pc, #172]	; (8008f14 <HAL_DMA_Abort+0x240>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d03b      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a2a      	ldr	r2, [pc, #168]	; (8008f18 <HAL_DMA_Abort+0x244>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d036      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4a28      	ldr	r2, [pc, #160]	; (8008f1c <HAL_DMA_Abort+0x248>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d031      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4a27      	ldr	r2, [pc, #156]	; (8008f20 <HAL_DMA_Abort+0x24c>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d02c      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a25      	ldr	r2, [pc, #148]	; (8008f24 <HAL_DMA_Abort+0x250>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d027      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a24      	ldr	r2, [pc, #144]	; (8008f28 <HAL_DMA_Abort+0x254>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d022      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	4a22      	ldr	r2, [pc, #136]	; (8008f2c <HAL_DMA_Abort+0x258>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d01d      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a21      	ldr	r2, [pc, #132]	; (8008f30 <HAL_DMA_Abort+0x25c>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d018      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a1f      	ldr	r2, [pc, #124]	; (8008f34 <HAL_DMA_Abort+0x260>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d013      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a1e      	ldr	r2, [pc, #120]	; (8008f38 <HAL_DMA_Abort+0x264>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d00e      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a1c      	ldr	r2, [pc, #112]	; (8008f3c <HAL_DMA_Abort+0x268>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d009      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a1b      	ldr	r2, [pc, #108]	; (8008f40 <HAL_DMA_Abort+0x26c>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d004      	beq.n	8008ee2 <HAL_DMA_Abort+0x20e>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a19      	ldr	r2, [pc, #100]	; (8008f44 <HAL_DMA_Abort+0x270>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d132      	bne.n	8008f48 <HAL_DMA_Abort+0x274>
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	e031      	b.n	8008f4a <HAL_DMA_Abort+0x276>
 8008ee6:	bf00      	nop
 8008ee8:	40020010 	.word	0x40020010
 8008eec:	40020028 	.word	0x40020028
 8008ef0:	40020040 	.word	0x40020040
 8008ef4:	40020058 	.word	0x40020058
 8008ef8:	40020070 	.word	0x40020070
 8008efc:	40020088 	.word	0x40020088
 8008f00:	400200a0 	.word	0x400200a0
 8008f04:	400200b8 	.word	0x400200b8
 8008f08:	40020410 	.word	0x40020410
 8008f0c:	40020428 	.word	0x40020428
 8008f10:	40020440 	.word	0x40020440
 8008f14:	40020458 	.word	0x40020458
 8008f18:	40020470 	.word	0x40020470
 8008f1c:	40020488 	.word	0x40020488
 8008f20:	400204a0 	.word	0x400204a0
 8008f24:	400204b8 	.word	0x400204b8
 8008f28:	58025408 	.word	0x58025408
 8008f2c:	5802541c 	.word	0x5802541c
 8008f30:	58025430 	.word	0x58025430
 8008f34:	58025444 	.word	0x58025444
 8008f38:	58025458 	.word	0x58025458
 8008f3c:	5802546c 	.word	0x5802546c
 8008f40:	58025480 	.word	0x58025480
 8008f44:	58025494 	.word	0x58025494
 8008f48:	2300      	movs	r3, #0
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d007      	beq.n	8008f5e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f5c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	4a6d      	ldr	r2, [pc, #436]	; (8009118 <HAL_DMA_Abort+0x444>)
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d04a      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a6b      	ldr	r2, [pc, #428]	; (800911c <HAL_DMA_Abort+0x448>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d045      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4a6a      	ldr	r2, [pc, #424]	; (8009120 <HAL_DMA_Abort+0x44c>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d040      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	4a68      	ldr	r2, [pc, #416]	; (8009124 <HAL_DMA_Abort+0x450>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d03b      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4a67      	ldr	r2, [pc, #412]	; (8009128 <HAL_DMA_Abort+0x454>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d036      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	4a65      	ldr	r2, [pc, #404]	; (800912c <HAL_DMA_Abort+0x458>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d031      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	4a64      	ldr	r2, [pc, #400]	; (8009130 <HAL_DMA_Abort+0x45c>)
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d02c      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a62      	ldr	r2, [pc, #392]	; (8009134 <HAL_DMA_Abort+0x460>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d027      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a61      	ldr	r2, [pc, #388]	; (8009138 <HAL_DMA_Abort+0x464>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d022      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a5f      	ldr	r2, [pc, #380]	; (800913c <HAL_DMA_Abort+0x468>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d01d      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4a5e      	ldr	r2, [pc, #376]	; (8009140 <HAL_DMA_Abort+0x46c>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d018      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a5c      	ldr	r2, [pc, #368]	; (8009144 <HAL_DMA_Abort+0x470>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d013      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a5b      	ldr	r2, [pc, #364]	; (8009148 <HAL_DMA_Abort+0x474>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d00e      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a59      	ldr	r2, [pc, #356]	; (800914c <HAL_DMA_Abort+0x478>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d009      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a58      	ldr	r2, [pc, #352]	; (8009150 <HAL_DMA_Abort+0x47c>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d004      	beq.n	8008ffe <HAL_DMA_Abort+0x32a>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a56      	ldr	r2, [pc, #344]	; (8009154 <HAL_DMA_Abort+0x480>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d108      	bne.n	8009010 <HAL_DMA_Abort+0x33c>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	681a      	ldr	r2, [r3, #0]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f022 0201 	bic.w	r2, r2, #1
 800900c:	601a      	str	r2, [r3, #0]
 800900e:	e007      	b.n	8009020 <HAL_DMA_Abort+0x34c>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	681a      	ldr	r2, [r3, #0]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f022 0201 	bic.w	r2, r2, #1
 800901e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8009020:	e013      	b.n	800904a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009022:	f7fc ff69 	bl	8005ef8 <HAL_GetTick>
 8009026:	4602      	mov	r2, r0
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	1ad3      	subs	r3, r2, r3
 800902c:	2b05      	cmp	r3, #5
 800902e:	d90c      	bls.n	800904a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2220      	movs	r2, #32
 8009034:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2203      	movs	r2, #3
 800903a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2200      	movs	r2, #0
 8009042:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	e12d      	b.n	80092a6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f003 0301 	and.w	r3, r3, #1
 8009052:	2b00      	cmp	r3, #0
 8009054:	d1e5      	bne.n	8009022 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a2f      	ldr	r2, [pc, #188]	; (8009118 <HAL_DMA_Abort+0x444>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d04a      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a2d      	ldr	r2, [pc, #180]	; (800911c <HAL_DMA_Abort+0x448>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d045      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a2c      	ldr	r2, [pc, #176]	; (8009120 <HAL_DMA_Abort+0x44c>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d040      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4a2a      	ldr	r2, [pc, #168]	; (8009124 <HAL_DMA_Abort+0x450>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d03b      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4a29      	ldr	r2, [pc, #164]	; (8009128 <HAL_DMA_Abort+0x454>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d036      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4a27      	ldr	r2, [pc, #156]	; (800912c <HAL_DMA_Abort+0x458>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d031      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4a26      	ldr	r2, [pc, #152]	; (8009130 <HAL_DMA_Abort+0x45c>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d02c      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a24      	ldr	r2, [pc, #144]	; (8009134 <HAL_DMA_Abort+0x460>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d027      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a23      	ldr	r2, [pc, #140]	; (8009138 <HAL_DMA_Abort+0x464>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d022      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4a21      	ldr	r2, [pc, #132]	; (800913c <HAL_DMA_Abort+0x468>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d01d      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a20      	ldr	r2, [pc, #128]	; (8009140 <HAL_DMA_Abort+0x46c>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d018      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a1e      	ldr	r2, [pc, #120]	; (8009144 <HAL_DMA_Abort+0x470>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d013      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a1d      	ldr	r2, [pc, #116]	; (8009148 <HAL_DMA_Abort+0x474>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d00e      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a1b      	ldr	r2, [pc, #108]	; (800914c <HAL_DMA_Abort+0x478>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d009      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a1a      	ldr	r2, [pc, #104]	; (8009150 <HAL_DMA_Abort+0x47c>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d004      	beq.n	80090f6 <HAL_DMA_Abort+0x422>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a18      	ldr	r2, [pc, #96]	; (8009154 <HAL_DMA_Abort+0x480>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d101      	bne.n	80090fa <HAL_DMA_Abort+0x426>
 80090f6:	2301      	movs	r3, #1
 80090f8:	e000      	b.n	80090fc <HAL_DMA_Abort+0x428>
 80090fa:	2300      	movs	r3, #0
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d02b      	beq.n	8009158 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009104:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800910a:	f003 031f 	and.w	r3, r3, #31
 800910e:	223f      	movs	r2, #63	; 0x3f
 8009110:	409a      	lsls	r2, r3
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	609a      	str	r2, [r3, #8]
 8009116:	e02a      	b.n	800916e <HAL_DMA_Abort+0x49a>
 8009118:	40020010 	.word	0x40020010
 800911c:	40020028 	.word	0x40020028
 8009120:	40020040 	.word	0x40020040
 8009124:	40020058 	.word	0x40020058
 8009128:	40020070 	.word	0x40020070
 800912c:	40020088 	.word	0x40020088
 8009130:	400200a0 	.word	0x400200a0
 8009134:	400200b8 	.word	0x400200b8
 8009138:	40020410 	.word	0x40020410
 800913c:	40020428 	.word	0x40020428
 8009140:	40020440 	.word	0x40020440
 8009144:	40020458 	.word	0x40020458
 8009148:	40020470 	.word	0x40020470
 800914c:	40020488 	.word	0x40020488
 8009150:	400204a0 	.word	0x400204a0
 8009154:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800915c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009162:	f003 031f 	and.w	r3, r3, #31
 8009166:	2201      	movs	r2, #1
 8009168:	409a      	lsls	r2, r3
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4a4f      	ldr	r2, [pc, #316]	; (80092b0 <HAL_DMA_Abort+0x5dc>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d072      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	4a4d      	ldr	r2, [pc, #308]	; (80092b4 <HAL_DMA_Abort+0x5e0>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d06d      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	4a4c      	ldr	r2, [pc, #304]	; (80092b8 <HAL_DMA_Abort+0x5e4>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d068      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	4a4a      	ldr	r2, [pc, #296]	; (80092bc <HAL_DMA_Abort+0x5e8>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d063      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a49      	ldr	r2, [pc, #292]	; (80092c0 <HAL_DMA_Abort+0x5ec>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d05e      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a47      	ldr	r2, [pc, #284]	; (80092c4 <HAL_DMA_Abort+0x5f0>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d059      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4a46      	ldr	r2, [pc, #280]	; (80092c8 <HAL_DMA_Abort+0x5f4>)
 80091b0:	4293      	cmp	r3, r2
 80091b2:	d054      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4a44      	ldr	r2, [pc, #272]	; (80092cc <HAL_DMA_Abort+0x5f8>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d04f      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4a43      	ldr	r2, [pc, #268]	; (80092d0 <HAL_DMA_Abort+0x5fc>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d04a      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4a41      	ldr	r2, [pc, #260]	; (80092d4 <HAL_DMA_Abort+0x600>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d045      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	4a40      	ldr	r2, [pc, #256]	; (80092d8 <HAL_DMA_Abort+0x604>)
 80091d8:	4293      	cmp	r3, r2
 80091da:	d040      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a3e      	ldr	r2, [pc, #248]	; (80092dc <HAL_DMA_Abort+0x608>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d03b      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4a3d      	ldr	r2, [pc, #244]	; (80092e0 <HAL_DMA_Abort+0x60c>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d036      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4a3b      	ldr	r2, [pc, #236]	; (80092e4 <HAL_DMA_Abort+0x610>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d031      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a3a      	ldr	r2, [pc, #232]	; (80092e8 <HAL_DMA_Abort+0x614>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d02c      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a38      	ldr	r2, [pc, #224]	; (80092ec <HAL_DMA_Abort+0x618>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d027      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4a37      	ldr	r2, [pc, #220]	; (80092f0 <HAL_DMA_Abort+0x61c>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d022      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a35      	ldr	r2, [pc, #212]	; (80092f4 <HAL_DMA_Abort+0x620>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d01d      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4a34      	ldr	r2, [pc, #208]	; (80092f8 <HAL_DMA_Abort+0x624>)
 8009228:	4293      	cmp	r3, r2
 800922a:	d018      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a32      	ldr	r2, [pc, #200]	; (80092fc <HAL_DMA_Abort+0x628>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d013      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a31      	ldr	r2, [pc, #196]	; (8009300 <HAL_DMA_Abort+0x62c>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d00e      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a2f      	ldr	r2, [pc, #188]	; (8009304 <HAL_DMA_Abort+0x630>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d009      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a2e      	ldr	r2, [pc, #184]	; (8009308 <HAL_DMA_Abort+0x634>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d004      	beq.n	800925e <HAL_DMA_Abort+0x58a>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a2c      	ldr	r2, [pc, #176]	; (800930c <HAL_DMA_Abort+0x638>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d101      	bne.n	8009262 <HAL_DMA_Abort+0x58e>
 800925e:	2301      	movs	r3, #1
 8009260:	e000      	b.n	8009264 <HAL_DMA_Abort+0x590>
 8009262:	2300      	movs	r3, #0
 8009264:	2b00      	cmp	r3, #0
 8009266:	d015      	beq.n	8009294 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8009270:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009276:	2b00      	cmp	r3, #0
 8009278:	d00c      	beq.n	8009294 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800927e:	681a      	ldr	r2, [r3, #0]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009284:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009288:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800928e:	687a      	ldr	r2, [r7, #4]
 8009290:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009292:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2201      	movs	r2, #1
 8009298:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2200      	movs	r2, #0
 80092a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 80092a4:	2300      	movs	r3, #0
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3718      	adds	r7, #24
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}
 80092ae:	bf00      	nop
 80092b0:	40020010 	.word	0x40020010
 80092b4:	40020028 	.word	0x40020028
 80092b8:	40020040 	.word	0x40020040
 80092bc:	40020058 	.word	0x40020058
 80092c0:	40020070 	.word	0x40020070
 80092c4:	40020088 	.word	0x40020088
 80092c8:	400200a0 	.word	0x400200a0
 80092cc:	400200b8 	.word	0x400200b8
 80092d0:	40020410 	.word	0x40020410
 80092d4:	40020428 	.word	0x40020428
 80092d8:	40020440 	.word	0x40020440
 80092dc:	40020458 	.word	0x40020458
 80092e0:	40020470 	.word	0x40020470
 80092e4:	40020488 	.word	0x40020488
 80092e8:	400204a0 	.word	0x400204a0
 80092ec:	400204b8 	.word	0x400204b8
 80092f0:	58025408 	.word	0x58025408
 80092f4:	5802541c 	.word	0x5802541c
 80092f8:	58025430 	.word	0x58025430
 80092fc:	58025444 	.word	0x58025444
 8009300:	58025458 	.word	0x58025458
 8009304:	5802546c 	.word	0x5802546c
 8009308:	58025480 	.word	0x58025480
 800930c:	58025494 	.word	0x58025494

08009310 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d101      	bne.n	8009322 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800931e:	2301      	movs	r3, #1
 8009320:	e237      	b.n	8009792 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009328:	b2db      	uxtb	r3, r3
 800932a:	2b02      	cmp	r3, #2
 800932c:	d004      	beq.n	8009338 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2280      	movs	r2, #128	; 0x80
 8009332:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8009334:	2301      	movs	r3, #1
 8009336:	e22c      	b.n	8009792 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a5c      	ldr	r2, [pc, #368]	; (80094b0 <HAL_DMA_Abort_IT+0x1a0>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d04a      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a5b      	ldr	r2, [pc, #364]	; (80094b4 <HAL_DMA_Abort_IT+0x1a4>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d045      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a59      	ldr	r2, [pc, #356]	; (80094b8 <HAL_DMA_Abort_IT+0x1a8>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d040      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a58      	ldr	r2, [pc, #352]	; (80094bc <HAL_DMA_Abort_IT+0x1ac>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d03b      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a56      	ldr	r2, [pc, #344]	; (80094c0 <HAL_DMA_Abort_IT+0x1b0>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d036      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a55      	ldr	r2, [pc, #340]	; (80094c4 <HAL_DMA_Abort_IT+0x1b4>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d031      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a53      	ldr	r2, [pc, #332]	; (80094c8 <HAL_DMA_Abort_IT+0x1b8>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d02c      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a52      	ldr	r2, [pc, #328]	; (80094cc <HAL_DMA_Abort_IT+0x1bc>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d027      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a50      	ldr	r2, [pc, #320]	; (80094d0 <HAL_DMA_Abort_IT+0x1c0>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d022      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a4f      	ldr	r2, [pc, #316]	; (80094d4 <HAL_DMA_Abort_IT+0x1c4>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d01d      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a4d      	ldr	r2, [pc, #308]	; (80094d8 <HAL_DMA_Abort_IT+0x1c8>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d018      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a4c      	ldr	r2, [pc, #304]	; (80094dc <HAL_DMA_Abort_IT+0x1cc>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d013      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a4a      	ldr	r2, [pc, #296]	; (80094e0 <HAL_DMA_Abort_IT+0x1d0>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d00e      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a49      	ldr	r2, [pc, #292]	; (80094e4 <HAL_DMA_Abort_IT+0x1d4>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d009      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a47      	ldr	r2, [pc, #284]	; (80094e8 <HAL_DMA_Abort_IT+0x1d8>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d004      	beq.n	80093d8 <HAL_DMA_Abort_IT+0xc8>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4a46      	ldr	r2, [pc, #280]	; (80094ec <HAL_DMA_Abort_IT+0x1dc>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d101      	bne.n	80093dc <HAL_DMA_Abort_IT+0xcc>
 80093d8:	2301      	movs	r3, #1
 80093da:	e000      	b.n	80093de <HAL_DMA_Abort_IT+0xce>
 80093dc:	2300      	movs	r3, #0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f000 8086 	beq.w	80094f0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2204      	movs	r2, #4
 80093e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a2f      	ldr	r2, [pc, #188]	; (80094b0 <HAL_DMA_Abort_IT+0x1a0>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d04a      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a2e      	ldr	r2, [pc, #184]	; (80094b4 <HAL_DMA_Abort_IT+0x1a4>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d045      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4a2c      	ldr	r2, [pc, #176]	; (80094b8 <HAL_DMA_Abort_IT+0x1a8>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d040      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a2b      	ldr	r2, [pc, #172]	; (80094bc <HAL_DMA_Abort_IT+0x1ac>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d03b      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	4a29      	ldr	r2, [pc, #164]	; (80094c0 <HAL_DMA_Abort_IT+0x1b0>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d036      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4a28      	ldr	r2, [pc, #160]	; (80094c4 <HAL_DMA_Abort_IT+0x1b4>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d031      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4a26      	ldr	r2, [pc, #152]	; (80094c8 <HAL_DMA_Abort_IT+0x1b8>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d02c      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a25      	ldr	r2, [pc, #148]	; (80094cc <HAL_DMA_Abort_IT+0x1bc>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d027      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a23      	ldr	r2, [pc, #140]	; (80094d0 <HAL_DMA_Abort_IT+0x1c0>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d022      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a22      	ldr	r2, [pc, #136]	; (80094d4 <HAL_DMA_Abort_IT+0x1c4>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d01d      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4a20      	ldr	r2, [pc, #128]	; (80094d8 <HAL_DMA_Abort_IT+0x1c8>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d018      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4a1f      	ldr	r2, [pc, #124]	; (80094dc <HAL_DMA_Abort_IT+0x1cc>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d013      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a1d      	ldr	r2, [pc, #116]	; (80094e0 <HAL_DMA_Abort_IT+0x1d0>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d00e      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a1c      	ldr	r2, [pc, #112]	; (80094e4 <HAL_DMA_Abort_IT+0x1d4>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d009      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a1a      	ldr	r2, [pc, #104]	; (80094e8 <HAL_DMA_Abort_IT+0x1d8>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d004      	beq.n	800948c <HAL_DMA_Abort_IT+0x17c>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4a19      	ldr	r2, [pc, #100]	; (80094ec <HAL_DMA_Abort_IT+0x1dc>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d108      	bne.n	800949e <HAL_DMA_Abort_IT+0x18e>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f022 0201 	bic.w	r2, r2, #1
 800949a:	601a      	str	r2, [r3, #0]
 800949c:	e178      	b.n	8009790 <HAL_DMA_Abort_IT+0x480>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	681a      	ldr	r2, [r3, #0]
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f022 0201 	bic.w	r2, r2, #1
 80094ac:	601a      	str	r2, [r3, #0]
 80094ae:	e16f      	b.n	8009790 <HAL_DMA_Abort_IT+0x480>
 80094b0:	40020010 	.word	0x40020010
 80094b4:	40020028 	.word	0x40020028
 80094b8:	40020040 	.word	0x40020040
 80094bc:	40020058 	.word	0x40020058
 80094c0:	40020070 	.word	0x40020070
 80094c4:	40020088 	.word	0x40020088
 80094c8:	400200a0 	.word	0x400200a0
 80094cc:	400200b8 	.word	0x400200b8
 80094d0:	40020410 	.word	0x40020410
 80094d4:	40020428 	.word	0x40020428
 80094d8:	40020440 	.word	0x40020440
 80094dc:	40020458 	.word	0x40020458
 80094e0:	40020470 	.word	0x40020470
 80094e4:	40020488 	.word	0x40020488
 80094e8:	400204a0 	.word	0x400204a0
 80094ec:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	681a      	ldr	r2, [r3, #0]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f022 020e 	bic.w	r2, r2, #14
 80094fe:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a6c      	ldr	r2, [pc, #432]	; (80096b8 <HAL_DMA_Abort_IT+0x3a8>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d04a      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a6b      	ldr	r2, [pc, #428]	; (80096bc <HAL_DMA_Abort_IT+0x3ac>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d045      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a69      	ldr	r2, [pc, #420]	; (80096c0 <HAL_DMA_Abort_IT+0x3b0>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d040      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4a68      	ldr	r2, [pc, #416]	; (80096c4 <HAL_DMA_Abort_IT+0x3b4>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d03b      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a66      	ldr	r2, [pc, #408]	; (80096c8 <HAL_DMA_Abort_IT+0x3b8>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d036      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a65      	ldr	r2, [pc, #404]	; (80096cc <HAL_DMA_Abort_IT+0x3bc>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d031      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a63      	ldr	r2, [pc, #396]	; (80096d0 <HAL_DMA_Abort_IT+0x3c0>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d02c      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a62      	ldr	r2, [pc, #392]	; (80096d4 <HAL_DMA_Abort_IT+0x3c4>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d027      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a60      	ldr	r2, [pc, #384]	; (80096d8 <HAL_DMA_Abort_IT+0x3c8>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d022      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a5f      	ldr	r2, [pc, #380]	; (80096dc <HAL_DMA_Abort_IT+0x3cc>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d01d      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a5d      	ldr	r2, [pc, #372]	; (80096e0 <HAL_DMA_Abort_IT+0x3d0>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d018      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	4a5c      	ldr	r2, [pc, #368]	; (80096e4 <HAL_DMA_Abort_IT+0x3d4>)
 8009574:	4293      	cmp	r3, r2
 8009576:	d013      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4a5a      	ldr	r2, [pc, #360]	; (80096e8 <HAL_DMA_Abort_IT+0x3d8>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d00e      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4a59      	ldr	r2, [pc, #356]	; (80096ec <HAL_DMA_Abort_IT+0x3dc>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d009      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a57      	ldr	r2, [pc, #348]	; (80096f0 <HAL_DMA_Abort_IT+0x3e0>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d004      	beq.n	80095a0 <HAL_DMA_Abort_IT+0x290>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a56      	ldr	r2, [pc, #344]	; (80096f4 <HAL_DMA_Abort_IT+0x3e4>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d108      	bne.n	80095b2 <HAL_DMA_Abort_IT+0x2a2>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f022 0201 	bic.w	r2, r2, #1
 80095ae:	601a      	str	r2, [r3, #0]
 80095b0:	e007      	b.n	80095c2 <HAL_DMA_Abort_IT+0x2b2>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f022 0201 	bic.w	r2, r2, #1
 80095c0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a3c      	ldr	r2, [pc, #240]	; (80096b8 <HAL_DMA_Abort_IT+0x3a8>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d072      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a3a      	ldr	r2, [pc, #232]	; (80096bc <HAL_DMA_Abort_IT+0x3ac>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d06d      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4a39      	ldr	r2, [pc, #228]	; (80096c0 <HAL_DMA_Abort_IT+0x3b0>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d068      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a37      	ldr	r2, [pc, #220]	; (80096c4 <HAL_DMA_Abort_IT+0x3b4>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d063      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a36      	ldr	r2, [pc, #216]	; (80096c8 <HAL_DMA_Abort_IT+0x3b8>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d05e      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	4a34      	ldr	r2, [pc, #208]	; (80096cc <HAL_DMA_Abort_IT+0x3bc>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d059      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4a33      	ldr	r2, [pc, #204]	; (80096d0 <HAL_DMA_Abort_IT+0x3c0>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d054      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	4a31      	ldr	r2, [pc, #196]	; (80096d4 <HAL_DMA_Abort_IT+0x3c4>)
 800960e:	4293      	cmp	r3, r2
 8009610:	d04f      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	4a30      	ldr	r2, [pc, #192]	; (80096d8 <HAL_DMA_Abort_IT+0x3c8>)
 8009618:	4293      	cmp	r3, r2
 800961a:	d04a      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4a2e      	ldr	r2, [pc, #184]	; (80096dc <HAL_DMA_Abort_IT+0x3cc>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d045      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a2d      	ldr	r2, [pc, #180]	; (80096e0 <HAL_DMA_Abort_IT+0x3d0>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d040      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4a2b      	ldr	r2, [pc, #172]	; (80096e4 <HAL_DMA_Abort_IT+0x3d4>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d03b      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	4a2a      	ldr	r2, [pc, #168]	; (80096e8 <HAL_DMA_Abort_IT+0x3d8>)
 8009640:	4293      	cmp	r3, r2
 8009642:	d036      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	4a28      	ldr	r2, [pc, #160]	; (80096ec <HAL_DMA_Abort_IT+0x3dc>)
 800964a:	4293      	cmp	r3, r2
 800964c:	d031      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	4a27      	ldr	r2, [pc, #156]	; (80096f0 <HAL_DMA_Abort_IT+0x3e0>)
 8009654:	4293      	cmp	r3, r2
 8009656:	d02c      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4a25      	ldr	r2, [pc, #148]	; (80096f4 <HAL_DMA_Abort_IT+0x3e4>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d027      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a24      	ldr	r2, [pc, #144]	; (80096f8 <HAL_DMA_Abort_IT+0x3e8>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d022      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4a22      	ldr	r2, [pc, #136]	; (80096fc <HAL_DMA_Abort_IT+0x3ec>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d01d      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4a21      	ldr	r2, [pc, #132]	; (8009700 <HAL_DMA_Abort_IT+0x3f0>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d018      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	4a1f      	ldr	r2, [pc, #124]	; (8009704 <HAL_DMA_Abort_IT+0x3f4>)
 8009686:	4293      	cmp	r3, r2
 8009688:	d013      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4a1e      	ldr	r2, [pc, #120]	; (8009708 <HAL_DMA_Abort_IT+0x3f8>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d00e      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	4a1c      	ldr	r2, [pc, #112]	; (800970c <HAL_DMA_Abort_IT+0x3fc>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d009      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4a1b      	ldr	r2, [pc, #108]	; (8009710 <HAL_DMA_Abort_IT+0x400>)
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d004      	beq.n	80096b2 <HAL_DMA_Abort_IT+0x3a2>
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	4a19      	ldr	r2, [pc, #100]	; (8009714 <HAL_DMA_Abort_IT+0x404>)
 80096ae:	4293      	cmp	r3, r2
 80096b0:	d132      	bne.n	8009718 <HAL_DMA_Abort_IT+0x408>
 80096b2:	2301      	movs	r3, #1
 80096b4:	e031      	b.n	800971a <HAL_DMA_Abort_IT+0x40a>
 80096b6:	bf00      	nop
 80096b8:	40020010 	.word	0x40020010
 80096bc:	40020028 	.word	0x40020028
 80096c0:	40020040 	.word	0x40020040
 80096c4:	40020058 	.word	0x40020058
 80096c8:	40020070 	.word	0x40020070
 80096cc:	40020088 	.word	0x40020088
 80096d0:	400200a0 	.word	0x400200a0
 80096d4:	400200b8 	.word	0x400200b8
 80096d8:	40020410 	.word	0x40020410
 80096dc:	40020428 	.word	0x40020428
 80096e0:	40020440 	.word	0x40020440
 80096e4:	40020458 	.word	0x40020458
 80096e8:	40020470 	.word	0x40020470
 80096ec:	40020488 	.word	0x40020488
 80096f0:	400204a0 	.word	0x400204a0
 80096f4:	400204b8 	.word	0x400204b8
 80096f8:	58025408 	.word	0x58025408
 80096fc:	5802541c 	.word	0x5802541c
 8009700:	58025430 	.word	0x58025430
 8009704:	58025444 	.word	0x58025444
 8009708:	58025458 	.word	0x58025458
 800970c:	5802546c 	.word	0x5802546c
 8009710:	58025480 	.word	0x58025480
 8009714:	58025494 	.word	0x58025494
 8009718:	2300      	movs	r3, #0
 800971a:	2b00      	cmp	r3, #0
 800971c:	d028      	beq.n	8009770 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009722:	681a      	ldr	r2, [r3, #0]
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009728:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800972c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009732:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009738:	f003 031f 	and.w	r3, r3, #31
 800973c:	2201      	movs	r2, #1
 800973e:	409a      	lsls	r2, r3
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009748:	687a      	ldr	r2, [r7, #4]
 800974a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800974c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009752:	2b00      	cmp	r3, #0
 8009754:	d00c      	beq.n	8009770 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009760:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009764:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800976e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009784:	2b00      	cmp	r3, #0
 8009786:	d003      	beq.n	8009790 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8009790:	2300      	movs	r3, #0
}
 8009792:	4618      	mov	r0, r3
 8009794:	3710      	adds	r7, #16
 8009796:	46bd      	mov	sp, r7
 8009798:	bd80      	pop	{r7, pc}
 800979a:	bf00      	nop

0800979c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b08a      	sub	sp, #40	; 0x28
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80097a4:	2300      	movs	r3, #0
 80097a6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80097a8:	4b67      	ldr	r3, [pc, #412]	; (8009948 <HAL_DMA_IRQHandler+0x1ac>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	4a67      	ldr	r2, [pc, #412]	; (800994c <HAL_DMA_IRQHandler+0x1b0>)
 80097ae:	fba2 2303 	umull	r2, r3, r2, r3
 80097b2:	0a9b      	lsrs	r3, r3, #10
 80097b4:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097ba:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80097c0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80097c2:	6a3b      	ldr	r3, [r7, #32]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80097c8:	69fb      	ldr	r3, [r7, #28]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4a5f      	ldr	r2, [pc, #380]	; (8009950 <HAL_DMA_IRQHandler+0x1b4>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d04a      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4a5d      	ldr	r2, [pc, #372]	; (8009954 <HAL_DMA_IRQHandler+0x1b8>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d045      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a5c      	ldr	r2, [pc, #368]	; (8009958 <HAL_DMA_IRQHandler+0x1bc>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d040      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4a5a      	ldr	r2, [pc, #360]	; (800995c <HAL_DMA_IRQHandler+0x1c0>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d03b      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4a59      	ldr	r2, [pc, #356]	; (8009960 <HAL_DMA_IRQHandler+0x1c4>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d036      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a57      	ldr	r2, [pc, #348]	; (8009964 <HAL_DMA_IRQHandler+0x1c8>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d031      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	4a56      	ldr	r2, [pc, #344]	; (8009968 <HAL_DMA_IRQHandler+0x1cc>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d02c      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a54      	ldr	r2, [pc, #336]	; (800996c <HAL_DMA_IRQHandler+0x1d0>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d027      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4a53      	ldr	r2, [pc, #332]	; (8009970 <HAL_DMA_IRQHandler+0x1d4>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d022      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	4a51      	ldr	r2, [pc, #324]	; (8009974 <HAL_DMA_IRQHandler+0x1d8>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d01d      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	4a50      	ldr	r2, [pc, #320]	; (8009978 <HAL_DMA_IRQHandler+0x1dc>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d018      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4a4e      	ldr	r2, [pc, #312]	; (800997c <HAL_DMA_IRQHandler+0x1e0>)
 8009842:	4293      	cmp	r3, r2
 8009844:	d013      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	4a4d      	ldr	r2, [pc, #308]	; (8009980 <HAL_DMA_IRQHandler+0x1e4>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d00e      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	4a4b      	ldr	r2, [pc, #300]	; (8009984 <HAL_DMA_IRQHandler+0x1e8>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d009      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4a4a      	ldr	r2, [pc, #296]	; (8009988 <HAL_DMA_IRQHandler+0x1ec>)
 8009860:	4293      	cmp	r3, r2
 8009862:	d004      	beq.n	800986e <HAL_DMA_IRQHandler+0xd2>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	4a48      	ldr	r2, [pc, #288]	; (800998c <HAL_DMA_IRQHandler+0x1f0>)
 800986a:	4293      	cmp	r3, r2
 800986c:	d101      	bne.n	8009872 <HAL_DMA_IRQHandler+0xd6>
 800986e:	2301      	movs	r3, #1
 8009870:	e000      	b.n	8009874 <HAL_DMA_IRQHandler+0xd8>
 8009872:	2300      	movs	r3, #0
 8009874:	2b00      	cmp	r3, #0
 8009876:	f000 842b 	beq.w	800a0d0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800987e:	f003 031f 	and.w	r3, r3, #31
 8009882:	2208      	movs	r2, #8
 8009884:	409a      	lsls	r2, r3
 8009886:	69bb      	ldr	r3, [r7, #24]
 8009888:	4013      	ands	r3, r2
 800988a:	2b00      	cmp	r3, #0
 800988c:	f000 80a2 	beq.w	80099d4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a2e      	ldr	r2, [pc, #184]	; (8009950 <HAL_DMA_IRQHandler+0x1b4>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d04a      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4a2d      	ldr	r2, [pc, #180]	; (8009954 <HAL_DMA_IRQHandler+0x1b8>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d045      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	4a2b      	ldr	r2, [pc, #172]	; (8009958 <HAL_DMA_IRQHandler+0x1bc>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d040      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	4a2a      	ldr	r2, [pc, #168]	; (800995c <HAL_DMA_IRQHandler+0x1c0>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d03b      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	4a28      	ldr	r2, [pc, #160]	; (8009960 <HAL_DMA_IRQHandler+0x1c4>)
 80098be:	4293      	cmp	r3, r2
 80098c0:	d036      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	4a27      	ldr	r2, [pc, #156]	; (8009964 <HAL_DMA_IRQHandler+0x1c8>)
 80098c8:	4293      	cmp	r3, r2
 80098ca:	d031      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	4a25      	ldr	r2, [pc, #148]	; (8009968 <HAL_DMA_IRQHandler+0x1cc>)
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d02c      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	4a24      	ldr	r2, [pc, #144]	; (800996c <HAL_DMA_IRQHandler+0x1d0>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d027      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4a22      	ldr	r2, [pc, #136]	; (8009970 <HAL_DMA_IRQHandler+0x1d4>)
 80098e6:	4293      	cmp	r3, r2
 80098e8:	d022      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	4a21      	ldr	r2, [pc, #132]	; (8009974 <HAL_DMA_IRQHandler+0x1d8>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d01d      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	4a1f      	ldr	r2, [pc, #124]	; (8009978 <HAL_DMA_IRQHandler+0x1dc>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d018      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4a1e      	ldr	r2, [pc, #120]	; (800997c <HAL_DMA_IRQHandler+0x1e0>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d013      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	4a1c      	ldr	r2, [pc, #112]	; (8009980 <HAL_DMA_IRQHandler+0x1e4>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d00e      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a1b      	ldr	r2, [pc, #108]	; (8009984 <HAL_DMA_IRQHandler+0x1e8>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d009      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4a19      	ldr	r2, [pc, #100]	; (8009988 <HAL_DMA_IRQHandler+0x1ec>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d004      	beq.n	8009930 <HAL_DMA_IRQHandler+0x194>
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	4a18      	ldr	r2, [pc, #96]	; (800998c <HAL_DMA_IRQHandler+0x1f0>)
 800992c:	4293      	cmp	r3, r2
 800992e:	d12f      	bne.n	8009990 <HAL_DMA_IRQHandler+0x1f4>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f003 0304 	and.w	r3, r3, #4
 800993a:	2b00      	cmp	r3, #0
 800993c:	bf14      	ite	ne
 800993e:	2301      	movne	r3, #1
 8009940:	2300      	moveq	r3, #0
 8009942:	b2db      	uxtb	r3, r3
 8009944:	e02e      	b.n	80099a4 <HAL_DMA_IRQHandler+0x208>
 8009946:	bf00      	nop
 8009948:	240000c4 	.word	0x240000c4
 800994c:	1b4e81b5 	.word	0x1b4e81b5
 8009950:	40020010 	.word	0x40020010
 8009954:	40020028 	.word	0x40020028
 8009958:	40020040 	.word	0x40020040
 800995c:	40020058 	.word	0x40020058
 8009960:	40020070 	.word	0x40020070
 8009964:	40020088 	.word	0x40020088
 8009968:	400200a0 	.word	0x400200a0
 800996c:	400200b8 	.word	0x400200b8
 8009970:	40020410 	.word	0x40020410
 8009974:	40020428 	.word	0x40020428
 8009978:	40020440 	.word	0x40020440
 800997c:	40020458 	.word	0x40020458
 8009980:	40020470 	.word	0x40020470
 8009984:	40020488 	.word	0x40020488
 8009988:	400204a0 	.word	0x400204a0
 800998c:	400204b8 	.word	0x400204b8
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f003 0308 	and.w	r3, r3, #8
 800999a:	2b00      	cmp	r3, #0
 800999c:	bf14      	ite	ne
 800999e:	2301      	movne	r3, #1
 80099a0:	2300      	moveq	r3, #0
 80099a2:	b2db      	uxtb	r3, r3
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d015      	beq.n	80099d4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681a      	ldr	r2, [r3, #0]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f022 0204 	bic.w	r2, r2, #4
 80099b6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099bc:	f003 031f 	and.w	r3, r3, #31
 80099c0:	2208      	movs	r2, #8
 80099c2:	409a      	lsls	r2, r3
 80099c4:	6a3b      	ldr	r3, [r7, #32]
 80099c6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099cc:	f043 0201 	orr.w	r2, r3, #1
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099d8:	f003 031f 	and.w	r3, r3, #31
 80099dc:	69ba      	ldr	r2, [r7, #24]
 80099de:	fa22 f303 	lsr.w	r3, r2, r3
 80099e2:	f003 0301 	and.w	r3, r3, #1
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d06e      	beq.n	8009ac8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	4a69      	ldr	r2, [pc, #420]	; (8009b94 <HAL_DMA_IRQHandler+0x3f8>)
 80099f0:	4293      	cmp	r3, r2
 80099f2:	d04a      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	4a67      	ldr	r2, [pc, #412]	; (8009b98 <HAL_DMA_IRQHandler+0x3fc>)
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d045      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	4a66      	ldr	r2, [pc, #408]	; (8009b9c <HAL_DMA_IRQHandler+0x400>)
 8009a04:	4293      	cmp	r3, r2
 8009a06:	d040      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4a64      	ldr	r2, [pc, #400]	; (8009ba0 <HAL_DMA_IRQHandler+0x404>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d03b      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	4a63      	ldr	r2, [pc, #396]	; (8009ba4 <HAL_DMA_IRQHandler+0x408>)
 8009a18:	4293      	cmp	r3, r2
 8009a1a:	d036      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	4a61      	ldr	r2, [pc, #388]	; (8009ba8 <HAL_DMA_IRQHandler+0x40c>)
 8009a22:	4293      	cmp	r3, r2
 8009a24:	d031      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	4a60      	ldr	r2, [pc, #384]	; (8009bac <HAL_DMA_IRQHandler+0x410>)
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d02c      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4a5e      	ldr	r2, [pc, #376]	; (8009bb0 <HAL_DMA_IRQHandler+0x414>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d027      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a5d      	ldr	r2, [pc, #372]	; (8009bb4 <HAL_DMA_IRQHandler+0x418>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d022      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a5b      	ldr	r2, [pc, #364]	; (8009bb8 <HAL_DMA_IRQHandler+0x41c>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d01d      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a5a      	ldr	r2, [pc, #360]	; (8009bbc <HAL_DMA_IRQHandler+0x420>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d018      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4a58      	ldr	r2, [pc, #352]	; (8009bc0 <HAL_DMA_IRQHandler+0x424>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d013      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a57      	ldr	r2, [pc, #348]	; (8009bc4 <HAL_DMA_IRQHandler+0x428>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d00e      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	4a55      	ldr	r2, [pc, #340]	; (8009bc8 <HAL_DMA_IRQHandler+0x42c>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d009      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4a54      	ldr	r2, [pc, #336]	; (8009bcc <HAL_DMA_IRQHandler+0x430>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d004      	beq.n	8009a8a <HAL_DMA_IRQHandler+0x2ee>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a52      	ldr	r2, [pc, #328]	; (8009bd0 <HAL_DMA_IRQHandler+0x434>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d10a      	bne.n	8009aa0 <HAL_DMA_IRQHandler+0x304>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	695b      	ldr	r3, [r3, #20]
 8009a90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	bf14      	ite	ne
 8009a98:	2301      	movne	r3, #1
 8009a9a:	2300      	moveq	r3, #0
 8009a9c:	b2db      	uxtb	r3, r3
 8009a9e:	e003      	b.n	8009aa8 <HAL_DMA_IRQHandler+0x30c>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d00d      	beq.n	8009ac8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ab0:	f003 031f 	and.w	r3, r3, #31
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	409a      	lsls	r2, r3
 8009ab8:	6a3b      	ldr	r3, [r7, #32]
 8009aba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ac0:	f043 0202 	orr.w	r2, r3, #2
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009acc:	f003 031f 	and.w	r3, r3, #31
 8009ad0:	2204      	movs	r2, #4
 8009ad2:	409a      	lsls	r2, r3
 8009ad4:	69bb      	ldr	r3, [r7, #24]
 8009ad6:	4013      	ands	r3, r2
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	f000 808f 	beq.w	8009bfc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a2c      	ldr	r2, [pc, #176]	; (8009b94 <HAL_DMA_IRQHandler+0x3f8>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d04a      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	4a2a      	ldr	r2, [pc, #168]	; (8009b98 <HAL_DMA_IRQHandler+0x3fc>)
 8009aee:	4293      	cmp	r3, r2
 8009af0:	d045      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	4a29      	ldr	r2, [pc, #164]	; (8009b9c <HAL_DMA_IRQHandler+0x400>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d040      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a27      	ldr	r2, [pc, #156]	; (8009ba0 <HAL_DMA_IRQHandler+0x404>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d03b      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4a26      	ldr	r2, [pc, #152]	; (8009ba4 <HAL_DMA_IRQHandler+0x408>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d036      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4a24      	ldr	r2, [pc, #144]	; (8009ba8 <HAL_DMA_IRQHandler+0x40c>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d031      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	4a23      	ldr	r2, [pc, #140]	; (8009bac <HAL_DMA_IRQHandler+0x410>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d02c      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a21      	ldr	r2, [pc, #132]	; (8009bb0 <HAL_DMA_IRQHandler+0x414>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d027      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	4a20      	ldr	r2, [pc, #128]	; (8009bb4 <HAL_DMA_IRQHandler+0x418>)
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d022      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4a1e      	ldr	r2, [pc, #120]	; (8009bb8 <HAL_DMA_IRQHandler+0x41c>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d01d      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	4a1d      	ldr	r2, [pc, #116]	; (8009bbc <HAL_DMA_IRQHandler+0x420>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	d018      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	4a1b      	ldr	r2, [pc, #108]	; (8009bc0 <HAL_DMA_IRQHandler+0x424>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d013      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4a1a      	ldr	r2, [pc, #104]	; (8009bc4 <HAL_DMA_IRQHandler+0x428>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d00e      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4a18      	ldr	r2, [pc, #96]	; (8009bc8 <HAL_DMA_IRQHandler+0x42c>)
 8009b66:	4293      	cmp	r3, r2
 8009b68:	d009      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	4a17      	ldr	r2, [pc, #92]	; (8009bcc <HAL_DMA_IRQHandler+0x430>)
 8009b70:	4293      	cmp	r3, r2
 8009b72:	d004      	beq.n	8009b7e <HAL_DMA_IRQHandler+0x3e2>
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	4a15      	ldr	r2, [pc, #84]	; (8009bd0 <HAL_DMA_IRQHandler+0x434>)
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d12a      	bne.n	8009bd4 <HAL_DMA_IRQHandler+0x438>
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f003 0302 	and.w	r3, r3, #2
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	bf14      	ite	ne
 8009b8c:	2301      	movne	r3, #1
 8009b8e:	2300      	moveq	r3, #0
 8009b90:	b2db      	uxtb	r3, r3
 8009b92:	e023      	b.n	8009bdc <HAL_DMA_IRQHandler+0x440>
 8009b94:	40020010 	.word	0x40020010
 8009b98:	40020028 	.word	0x40020028
 8009b9c:	40020040 	.word	0x40020040
 8009ba0:	40020058 	.word	0x40020058
 8009ba4:	40020070 	.word	0x40020070
 8009ba8:	40020088 	.word	0x40020088
 8009bac:	400200a0 	.word	0x400200a0
 8009bb0:	400200b8 	.word	0x400200b8
 8009bb4:	40020410 	.word	0x40020410
 8009bb8:	40020428 	.word	0x40020428
 8009bbc:	40020440 	.word	0x40020440
 8009bc0:	40020458 	.word	0x40020458
 8009bc4:	40020470 	.word	0x40020470
 8009bc8:	40020488 	.word	0x40020488
 8009bcc:	400204a0 	.word	0x400204a0
 8009bd0:	400204b8 	.word	0x400204b8
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	2300      	movs	r3, #0
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d00d      	beq.n	8009bfc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009be4:	f003 031f 	and.w	r3, r3, #31
 8009be8:	2204      	movs	r2, #4
 8009bea:	409a      	lsls	r2, r3
 8009bec:	6a3b      	ldr	r3, [r7, #32]
 8009bee:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bf4:	f043 0204 	orr.w	r2, r3, #4
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c00:	f003 031f 	and.w	r3, r3, #31
 8009c04:	2210      	movs	r2, #16
 8009c06:	409a      	lsls	r2, r3
 8009c08:	69bb      	ldr	r3, [r7, #24]
 8009c0a:	4013      	ands	r3, r2
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	f000 80a6 	beq.w	8009d5e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	4a85      	ldr	r2, [pc, #532]	; (8009e2c <HAL_DMA_IRQHandler+0x690>)
 8009c18:	4293      	cmp	r3, r2
 8009c1a:	d04a      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	4a83      	ldr	r2, [pc, #524]	; (8009e30 <HAL_DMA_IRQHandler+0x694>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d045      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	4a82      	ldr	r2, [pc, #520]	; (8009e34 <HAL_DMA_IRQHandler+0x698>)
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d040      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	4a80      	ldr	r2, [pc, #512]	; (8009e38 <HAL_DMA_IRQHandler+0x69c>)
 8009c36:	4293      	cmp	r3, r2
 8009c38:	d03b      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	4a7f      	ldr	r2, [pc, #508]	; (8009e3c <HAL_DMA_IRQHandler+0x6a0>)
 8009c40:	4293      	cmp	r3, r2
 8009c42:	d036      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	4a7d      	ldr	r2, [pc, #500]	; (8009e40 <HAL_DMA_IRQHandler+0x6a4>)
 8009c4a:	4293      	cmp	r3, r2
 8009c4c:	d031      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	4a7c      	ldr	r2, [pc, #496]	; (8009e44 <HAL_DMA_IRQHandler+0x6a8>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d02c      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	4a7a      	ldr	r2, [pc, #488]	; (8009e48 <HAL_DMA_IRQHandler+0x6ac>)
 8009c5e:	4293      	cmp	r3, r2
 8009c60:	d027      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4a79      	ldr	r2, [pc, #484]	; (8009e4c <HAL_DMA_IRQHandler+0x6b0>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d022      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a77      	ldr	r2, [pc, #476]	; (8009e50 <HAL_DMA_IRQHandler+0x6b4>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d01d      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4a76      	ldr	r2, [pc, #472]	; (8009e54 <HAL_DMA_IRQHandler+0x6b8>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d018      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a74      	ldr	r2, [pc, #464]	; (8009e58 <HAL_DMA_IRQHandler+0x6bc>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d013      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4a73      	ldr	r2, [pc, #460]	; (8009e5c <HAL_DMA_IRQHandler+0x6c0>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d00e      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a71      	ldr	r2, [pc, #452]	; (8009e60 <HAL_DMA_IRQHandler+0x6c4>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d009      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a70      	ldr	r2, [pc, #448]	; (8009e64 <HAL_DMA_IRQHandler+0x6c8>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d004      	beq.n	8009cb2 <HAL_DMA_IRQHandler+0x516>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a6e      	ldr	r2, [pc, #440]	; (8009e68 <HAL_DMA_IRQHandler+0x6cc>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d10a      	bne.n	8009cc8 <HAL_DMA_IRQHandler+0x52c>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f003 0308 	and.w	r3, r3, #8
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	bf14      	ite	ne
 8009cc0:	2301      	movne	r3, #1
 8009cc2:	2300      	moveq	r3, #0
 8009cc4:	b2db      	uxtb	r3, r3
 8009cc6:	e009      	b.n	8009cdc <HAL_DMA_IRQHandler+0x540>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f003 0304 	and.w	r3, r3, #4
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	bf14      	ite	ne
 8009cd6:	2301      	movne	r3, #1
 8009cd8:	2300      	moveq	r3, #0
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d03e      	beq.n	8009d5e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ce4:	f003 031f 	and.w	r3, r3, #31
 8009ce8:	2210      	movs	r2, #16
 8009cea:	409a      	lsls	r2, r3
 8009cec:	6a3b      	ldr	r3, [r7, #32]
 8009cee:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d018      	beq.n	8009d30 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d108      	bne.n	8009d1e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d024      	beq.n	8009d5e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	4798      	blx	r3
 8009d1c:	e01f      	b.n	8009d5e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d01b      	beq.n	8009d5e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	4798      	blx	r3
 8009d2e:	e016      	b.n	8009d5e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d107      	bne.n	8009d4e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f022 0208 	bic.w	r2, r2, #8
 8009d4c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d003      	beq.n	8009d5e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d62:	f003 031f 	and.w	r3, r3, #31
 8009d66:	2220      	movs	r2, #32
 8009d68:	409a      	lsls	r2, r3
 8009d6a:	69bb      	ldr	r3, [r7, #24]
 8009d6c:	4013      	ands	r3, r2
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	f000 8110 	beq.w	8009f94 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4a2c      	ldr	r2, [pc, #176]	; (8009e2c <HAL_DMA_IRQHandler+0x690>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d04a      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a2b      	ldr	r2, [pc, #172]	; (8009e30 <HAL_DMA_IRQHandler+0x694>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d045      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a29      	ldr	r2, [pc, #164]	; (8009e34 <HAL_DMA_IRQHandler+0x698>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d040      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4a28      	ldr	r2, [pc, #160]	; (8009e38 <HAL_DMA_IRQHandler+0x69c>)
 8009d98:	4293      	cmp	r3, r2
 8009d9a:	d03b      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	4a26      	ldr	r2, [pc, #152]	; (8009e3c <HAL_DMA_IRQHandler+0x6a0>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	d036      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4a25      	ldr	r2, [pc, #148]	; (8009e40 <HAL_DMA_IRQHandler+0x6a4>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d031      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	4a23      	ldr	r2, [pc, #140]	; (8009e44 <HAL_DMA_IRQHandler+0x6a8>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d02c      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4a22      	ldr	r2, [pc, #136]	; (8009e48 <HAL_DMA_IRQHandler+0x6ac>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d027      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	4a20      	ldr	r2, [pc, #128]	; (8009e4c <HAL_DMA_IRQHandler+0x6b0>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d022      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	4a1f      	ldr	r2, [pc, #124]	; (8009e50 <HAL_DMA_IRQHandler+0x6b4>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d01d      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	4a1d      	ldr	r2, [pc, #116]	; (8009e54 <HAL_DMA_IRQHandler+0x6b8>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d018      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4a1c      	ldr	r2, [pc, #112]	; (8009e58 <HAL_DMA_IRQHandler+0x6bc>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d013      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4a1a      	ldr	r2, [pc, #104]	; (8009e5c <HAL_DMA_IRQHandler+0x6c0>)
 8009df2:	4293      	cmp	r3, r2
 8009df4:	d00e      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4a19      	ldr	r2, [pc, #100]	; (8009e60 <HAL_DMA_IRQHandler+0x6c4>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d009      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4a17      	ldr	r2, [pc, #92]	; (8009e64 <HAL_DMA_IRQHandler+0x6c8>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d004      	beq.n	8009e14 <HAL_DMA_IRQHandler+0x678>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4a16      	ldr	r2, [pc, #88]	; (8009e68 <HAL_DMA_IRQHandler+0x6cc>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d12b      	bne.n	8009e6c <HAL_DMA_IRQHandler+0x6d0>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f003 0310 	and.w	r3, r3, #16
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	bf14      	ite	ne
 8009e22:	2301      	movne	r3, #1
 8009e24:	2300      	moveq	r3, #0
 8009e26:	b2db      	uxtb	r3, r3
 8009e28:	e02a      	b.n	8009e80 <HAL_DMA_IRQHandler+0x6e4>
 8009e2a:	bf00      	nop
 8009e2c:	40020010 	.word	0x40020010
 8009e30:	40020028 	.word	0x40020028
 8009e34:	40020040 	.word	0x40020040
 8009e38:	40020058 	.word	0x40020058
 8009e3c:	40020070 	.word	0x40020070
 8009e40:	40020088 	.word	0x40020088
 8009e44:	400200a0 	.word	0x400200a0
 8009e48:	400200b8 	.word	0x400200b8
 8009e4c:	40020410 	.word	0x40020410
 8009e50:	40020428 	.word	0x40020428
 8009e54:	40020440 	.word	0x40020440
 8009e58:	40020458 	.word	0x40020458
 8009e5c:	40020470 	.word	0x40020470
 8009e60:	40020488 	.word	0x40020488
 8009e64:	400204a0 	.word	0x400204a0
 8009e68:	400204b8 	.word	0x400204b8
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f003 0302 	and.w	r3, r3, #2
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	bf14      	ite	ne
 8009e7a:	2301      	movne	r3, #1
 8009e7c:	2300      	moveq	r3, #0
 8009e7e:	b2db      	uxtb	r3, r3
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	f000 8087 	beq.w	8009f94 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e8a:	f003 031f 	and.w	r3, r3, #31
 8009e8e:	2220      	movs	r2, #32
 8009e90:	409a      	lsls	r2, r3
 8009e92:	6a3b      	ldr	r3, [r7, #32]
 8009e94:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009e9c:	b2db      	uxtb	r3, r3
 8009e9e:	2b04      	cmp	r3, #4
 8009ea0:	d139      	bne.n	8009f16 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	681a      	ldr	r2, [r3, #0]
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	f022 0216 	bic.w	r2, r2, #22
 8009eb0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	695a      	ldr	r2, [r3, #20]
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009ec0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d103      	bne.n	8009ed2 <HAL_DMA_IRQHandler+0x736>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d007      	beq.n	8009ee2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	681a      	ldr	r2, [r3, #0]
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f022 0208 	bic.w	r2, r2, #8
 8009ee0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ee6:	f003 031f 	and.w	r3, r3, #31
 8009eea:	223f      	movs	r2, #63	; 0x3f
 8009eec:	409a      	lsls	r2, r3
 8009eee:	6a3b      	ldr	r3, [r7, #32]
 8009ef0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2200      	movs	r2, #0
 8009efe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	f000 834a 	beq.w	800a5a0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	4798      	blx	r3
          }
          return;
 8009f14:	e344      	b.n	800a5a0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d018      	beq.n	8009f56 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d108      	bne.n	8009f44 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d02c      	beq.n	8009f94 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	4798      	blx	r3
 8009f42:	e027      	b.n	8009f94 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d023      	beq.n	8009f94 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f50:	6878      	ldr	r0, [r7, #4]
 8009f52:	4798      	blx	r3
 8009f54:	e01e      	b.n	8009f94 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d10f      	bne.n	8009f84 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	681a      	ldr	r2, [r3, #0]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f022 0210 	bic.w	r2, r2, #16
 8009f72:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2201      	movs	r2, #1
 8009f78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d003      	beq.n	8009f94 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	f000 8306 	beq.w	800a5aa <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fa2:	f003 0301 	and.w	r3, r3, #1
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	f000 8088 	beq.w	800a0bc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2204      	movs	r2, #4
 8009fb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	4a7a      	ldr	r2, [pc, #488]	; (800a1a4 <HAL_DMA_IRQHandler+0xa08>)
 8009fba:	4293      	cmp	r3, r2
 8009fbc:	d04a      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	4a79      	ldr	r2, [pc, #484]	; (800a1a8 <HAL_DMA_IRQHandler+0xa0c>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d045      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4a77      	ldr	r2, [pc, #476]	; (800a1ac <HAL_DMA_IRQHandler+0xa10>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d040      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	4a76      	ldr	r2, [pc, #472]	; (800a1b0 <HAL_DMA_IRQHandler+0xa14>)
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d03b      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4a74      	ldr	r2, [pc, #464]	; (800a1b4 <HAL_DMA_IRQHandler+0xa18>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d036      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4a73      	ldr	r2, [pc, #460]	; (800a1b8 <HAL_DMA_IRQHandler+0xa1c>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d031      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	4a71      	ldr	r2, [pc, #452]	; (800a1bc <HAL_DMA_IRQHandler+0xa20>)
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	d02c      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	4a70      	ldr	r2, [pc, #448]	; (800a1c0 <HAL_DMA_IRQHandler+0xa24>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d027      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	4a6e      	ldr	r2, [pc, #440]	; (800a1c4 <HAL_DMA_IRQHandler+0xa28>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d022      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4a6d      	ldr	r2, [pc, #436]	; (800a1c8 <HAL_DMA_IRQHandler+0xa2c>)
 800a014:	4293      	cmp	r3, r2
 800a016:	d01d      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4a6b      	ldr	r2, [pc, #428]	; (800a1cc <HAL_DMA_IRQHandler+0xa30>)
 800a01e:	4293      	cmp	r3, r2
 800a020:	d018      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	4a6a      	ldr	r2, [pc, #424]	; (800a1d0 <HAL_DMA_IRQHandler+0xa34>)
 800a028:	4293      	cmp	r3, r2
 800a02a:	d013      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4a68      	ldr	r2, [pc, #416]	; (800a1d4 <HAL_DMA_IRQHandler+0xa38>)
 800a032:	4293      	cmp	r3, r2
 800a034:	d00e      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	4a67      	ldr	r2, [pc, #412]	; (800a1d8 <HAL_DMA_IRQHandler+0xa3c>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d009      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	4a65      	ldr	r2, [pc, #404]	; (800a1dc <HAL_DMA_IRQHandler+0xa40>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d004      	beq.n	800a054 <HAL_DMA_IRQHandler+0x8b8>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4a64      	ldr	r2, [pc, #400]	; (800a1e0 <HAL_DMA_IRQHandler+0xa44>)
 800a050:	4293      	cmp	r3, r2
 800a052:	d108      	bne.n	800a066 <HAL_DMA_IRQHandler+0x8ca>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	681a      	ldr	r2, [r3, #0]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f022 0201 	bic.w	r2, r2, #1
 800a062:	601a      	str	r2, [r3, #0]
 800a064:	e007      	b.n	800a076 <HAL_DMA_IRQHandler+0x8da>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f022 0201 	bic.w	r2, r2, #1
 800a074:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	3301      	adds	r3, #1
 800a07a:	60fb      	str	r3, [r7, #12]
 800a07c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a07e:	429a      	cmp	r2, r3
 800a080:	d307      	bcc.n	800a092 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	f003 0301 	and.w	r3, r3, #1
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d1f2      	bne.n	800a076 <HAL_DMA_IRQHandler+0x8da>
 800a090:	e000      	b.n	800a094 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800a092:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	f003 0301 	and.w	r3, r3, #1
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d004      	beq.n	800a0ac <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2203      	movs	r2, #3
 800a0a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800a0aa:	e003      	b.n	800a0b4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	f000 8272 	beq.w	800a5aa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	4798      	blx	r3
 800a0ce:	e26c      	b.n	800a5aa <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a43      	ldr	r2, [pc, #268]	; (800a1e4 <HAL_DMA_IRQHandler+0xa48>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d022      	beq.n	800a120 <HAL_DMA_IRQHandler+0x984>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	4a42      	ldr	r2, [pc, #264]	; (800a1e8 <HAL_DMA_IRQHandler+0xa4c>)
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	d01d      	beq.n	800a120 <HAL_DMA_IRQHandler+0x984>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	4a40      	ldr	r2, [pc, #256]	; (800a1ec <HAL_DMA_IRQHandler+0xa50>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d018      	beq.n	800a120 <HAL_DMA_IRQHandler+0x984>
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	4a3f      	ldr	r2, [pc, #252]	; (800a1f0 <HAL_DMA_IRQHandler+0xa54>)
 800a0f4:	4293      	cmp	r3, r2
 800a0f6:	d013      	beq.n	800a120 <HAL_DMA_IRQHandler+0x984>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	4a3d      	ldr	r2, [pc, #244]	; (800a1f4 <HAL_DMA_IRQHandler+0xa58>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d00e      	beq.n	800a120 <HAL_DMA_IRQHandler+0x984>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	4a3c      	ldr	r2, [pc, #240]	; (800a1f8 <HAL_DMA_IRQHandler+0xa5c>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d009      	beq.n	800a120 <HAL_DMA_IRQHandler+0x984>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4a3a      	ldr	r2, [pc, #232]	; (800a1fc <HAL_DMA_IRQHandler+0xa60>)
 800a112:	4293      	cmp	r3, r2
 800a114:	d004      	beq.n	800a120 <HAL_DMA_IRQHandler+0x984>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4a39      	ldr	r2, [pc, #228]	; (800a200 <HAL_DMA_IRQHandler+0xa64>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d101      	bne.n	800a124 <HAL_DMA_IRQHandler+0x988>
 800a120:	2301      	movs	r3, #1
 800a122:	e000      	b.n	800a126 <HAL_DMA_IRQHandler+0x98a>
 800a124:	2300      	movs	r3, #0
 800a126:	2b00      	cmp	r3, #0
 800a128:	f000 823f 	beq.w	800a5aa <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a138:	f003 031f 	and.w	r3, r3, #31
 800a13c:	2204      	movs	r2, #4
 800a13e:	409a      	lsls	r2, r3
 800a140:	697b      	ldr	r3, [r7, #20]
 800a142:	4013      	ands	r3, r2
 800a144:	2b00      	cmp	r3, #0
 800a146:	f000 80cd 	beq.w	800a2e4 <HAL_DMA_IRQHandler+0xb48>
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	f003 0304 	and.w	r3, r3, #4
 800a150:	2b00      	cmp	r3, #0
 800a152:	f000 80c7 	beq.w	800a2e4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a15a:	f003 031f 	and.w	r3, r3, #31
 800a15e:	2204      	movs	r2, #4
 800a160:	409a      	lsls	r2, r3
 800a162:	69fb      	ldr	r3, [r7, #28]
 800a164:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a166:	693b      	ldr	r3, [r7, #16]
 800a168:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d049      	beq.n	800a204 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a176:	2b00      	cmp	r3, #0
 800a178:	d109      	bne.n	800a18e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a17e:	2b00      	cmp	r3, #0
 800a180:	f000 8210 	beq.w	800a5a4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a18c:	e20a      	b.n	800a5a4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a192:	2b00      	cmp	r3, #0
 800a194:	f000 8206 	beq.w	800a5a4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a1a0:	e200      	b.n	800a5a4 <HAL_DMA_IRQHandler+0xe08>
 800a1a2:	bf00      	nop
 800a1a4:	40020010 	.word	0x40020010
 800a1a8:	40020028 	.word	0x40020028
 800a1ac:	40020040 	.word	0x40020040
 800a1b0:	40020058 	.word	0x40020058
 800a1b4:	40020070 	.word	0x40020070
 800a1b8:	40020088 	.word	0x40020088
 800a1bc:	400200a0 	.word	0x400200a0
 800a1c0:	400200b8 	.word	0x400200b8
 800a1c4:	40020410 	.word	0x40020410
 800a1c8:	40020428 	.word	0x40020428
 800a1cc:	40020440 	.word	0x40020440
 800a1d0:	40020458 	.word	0x40020458
 800a1d4:	40020470 	.word	0x40020470
 800a1d8:	40020488 	.word	0x40020488
 800a1dc:	400204a0 	.word	0x400204a0
 800a1e0:	400204b8 	.word	0x400204b8
 800a1e4:	58025408 	.word	0x58025408
 800a1e8:	5802541c 	.word	0x5802541c
 800a1ec:	58025430 	.word	0x58025430
 800a1f0:	58025444 	.word	0x58025444
 800a1f4:	58025458 	.word	0x58025458
 800a1f8:	5802546c 	.word	0x5802546c
 800a1fc:	58025480 	.word	0x58025480
 800a200:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	f003 0320 	and.w	r3, r3, #32
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d160      	bne.n	800a2d0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	4a7f      	ldr	r2, [pc, #508]	; (800a410 <HAL_DMA_IRQHandler+0xc74>)
 800a214:	4293      	cmp	r3, r2
 800a216:	d04a      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	4a7d      	ldr	r2, [pc, #500]	; (800a414 <HAL_DMA_IRQHandler+0xc78>)
 800a21e:	4293      	cmp	r3, r2
 800a220:	d045      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	4a7c      	ldr	r2, [pc, #496]	; (800a418 <HAL_DMA_IRQHandler+0xc7c>)
 800a228:	4293      	cmp	r3, r2
 800a22a:	d040      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	4a7a      	ldr	r2, [pc, #488]	; (800a41c <HAL_DMA_IRQHandler+0xc80>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d03b      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	4a79      	ldr	r2, [pc, #484]	; (800a420 <HAL_DMA_IRQHandler+0xc84>)
 800a23c:	4293      	cmp	r3, r2
 800a23e:	d036      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4a77      	ldr	r2, [pc, #476]	; (800a424 <HAL_DMA_IRQHandler+0xc88>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d031      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	4a76      	ldr	r2, [pc, #472]	; (800a428 <HAL_DMA_IRQHandler+0xc8c>)
 800a250:	4293      	cmp	r3, r2
 800a252:	d02c      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4a74      	ldr	r2, [pc, #464]	; (800a42c <HAL_DMA_IRQHandler+0xc90>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d027      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4a73      	ldr	r2, [pc, #460]	; (800a430 <HAL_DMA_IRQHandler+0xc94>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d022      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a71      	ldr	r2, [pc, #452]	; (800a434 <HAL_DMA_IRQHandler+0xc98>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d01d      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a70      	ldr	r2, [pc, #448]	; (800a438 <HAL_DMA_IRQHandler+0xc9c>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d018      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	4a6e      	ldr	r2, [pc, #440]	; (800a43c <HAL_DMA_IRQHandler+0xca0>)
 800a282:	4293      	cmp	r3, r2
 800a284:	d013      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4a6d      	ldr	r2, [pc, #436]	; (800a440 <HAL_DMA_IRQHandler+0xca4>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d00e      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	4a6b      	ldr	r2, [pc, #428]	; (800a444 <HAL_DMA_IRQHandler+0xca8>)
 800a296:	4293      	cmp	r3, r2
 800a298:	d009      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	4a6a      	ldr	r2, [pc, #424]	; (800a448 <HAL_DMA_IRQHandler+0xcac>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d004      	beq.n	800a2ae <HAL_DMA_IRQHandler+0xb12>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	4a68      	ldr	r2, [pc, #416]	; (800a44c <HAL_DMA_IRQHandler+0xcb0>)
 800a2aa:	4293      	cmp	r3, r2
 800a2ac:	d108      	bne.n	800a2c0 <HAL_DMA_IRQHandler+0xb24>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	681a      	ldr	r2, [r3, #0]
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	f022 0208 	bic.w	r2, r2, #8
 800a2bc:	601a      	str	r2, [r3, #0]
 800a2be:	e007      	b.n	800a2d0 <HAL_DMA_IRQHandler+0xb34>
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	681a      	ldr	r2, [r3, #0]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f022 0204 	bic.w	r2, r2, #4
 800a2ce:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	f000 8165 	beq.w	800a5a4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a2e2:	e15f      	b.n	800a5a4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a2e8:	f003 031f 	and.w	r3, r3, #31
 800a2ec:	2202      	movs	r2, #2
 800a2ee:	409a      	lsls	r2, r3
 800a2f0:	697b      	ldr	r3, [r7, #20]
 800a2f2:	4013      	ands	r3, r2
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	f000 80c5 	beq.w	800a484 <HAL_DMA_IRQHandler+0xce8>
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	f003 0302 	and.w	r3, r3, #2
 800a300:	2b00      	cmp	r3, #0
 800a302:	f000 80bf 	beq.w	800a484 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a30a:	f003 031f 	and.w	r3, r3, #31
 800a30e:	2202      	movs	r2, #2
 800a310:	409a      	lsls	r2, r3
 800a312:	69fb      	ldr	r3, [r7, #28]
 800a314:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a316:	693b      	ldr	r3, [r7, #16]
 800a318:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d018      	beq.n	800a352 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a326:	2b00      	cmp	r3, #0
 800a328:	d109      	bne.n	800a33e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a32e:	2b00      	cmp	r3, #0
 800a330:	f000 813a 	beq.w	800a5a8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a33c:	e134      	b.n	800a5a8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a342:	2b00      	cmp	r3, #0
 800a344:	f000 8130 	beq.w	800a5a8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a350:	e12a      	b.n	800a5a8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	f003 0320 	and.w	r3, r3, #32
 800a358:	2b00      	cmp	r3, #0
 800a35a:	f040 8089 	bne.w	800a470 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a2b      	ldr	r2, [pc, #172]	; (800a410 <HAL_DMA_IRQHandler+0xc74>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d04a      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4a29      	ldr	r2, [pc, #164]	; (800a414 <HAL_DMA_IRQHandler+0xc78>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d045      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4a28      	ldr	r2, [pc, #160]	; (800a418 <HAL_DMA_IRQHandler+0xc7c>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	d040      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	4a26      	ldr	r2, [pc, #152]	; (800a41c <HAL_DMA_IRQHandler+0xc80>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d03b      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	4a25      	ldr	r2, [pc, #148]	; (800a420 <HAL_DMA_IRQHandler+0xc84>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	d036      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	4a23      	ldr	r2, [pc, #140]	; (800a424 <HAL_DMA_IRQHandler+0xc88>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d031      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4a22      	ldr	r2, [pc, #136]	; (800a428 <HAL_DMA_IRQHandler+0xc8c>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d02c      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	4a20      	ldr	r2, [pc, #128]	; (800a42c <HAL_DMA_IRQHandler+0xc90>)
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d027      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	4a1f      	ldr	r2, [pc, #124]	; (800a430 <HAL_DMA_IRQHandler+0xc94>)
 800a3b4:	4293      	cmp	r3, r2
 800a3b6:	d022      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4a1d      	ldr	r2, [pc, #116]	; (800a434 <HAL_DMA_IRQHandler+0xc98>)
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d01d      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4a1c      	ldr	r2, [pc, #112]	; (800a438 <HAL_DMA_IRQHandler+0xc9c>)
 800a3c8:	4293      	cmp	r3, r2
 800a3ca:	d018      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	4a1a      	ldr	r2, [pc, #104]	; (800a43c <HAL_DMA_IRQHandler+0xca0>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d013      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a19      	ldr	r2, [pc, #100]	; (800a440 <HAL_DMA_IRQHandler+0xca4>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d00e      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4a17      	ldr	r2, [pc, #92]	; (800a444 <HAL_DMA_IRQHandler+0xca8>)
 800a3e6:	4293      	cmp	r3, r2
 800a3e8:	d009      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	4a16      	ldr	r2, [pc, #88]	; (800a448 <HAL_DMA_IRQHandler+0xcac>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d004      	beq.n	800a3fe <HAL_DMA_IRQHandler+0xc62>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a14      	ldr	r2, [pc, #80]	; (800a44c <HAL_DMA_IRQHandler+0xcb0>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d128      	bne.n	800a450 <HAL_DMA_IRQHandler+0xcb4>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	681a      	ldr	r2, [r3, #0]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f022 0214 	bic.w	r2, r2, #20
 800a40c:	601a      	str	r2, [r3, #0]
 800a40e:	e027      	b.n	800a460 <HAL_DMA_IRQHandler+0xcc4>
 800a410:	40020010 	.word	0x40020010
 800a414:	40020028 	.word	0x40020028
 800a418:	40020040 	.word	0x40020040
 800a41c:	40020058 	.word	0x40020058
 800a420:	40020070 	.word	0x40020070
 800a424:	40020088 	.word	0x40020088
 800a428:	400200a0 	.word	0x400200a0
 800a42c:	400200b8 	.word	0x400200b8
 800a430:	40020410 	.word	0x40020410
 800a434:	40020428 	.word	0x40020428
 800a438:	40020440 	.word	0x40020440
 800a43c:	40020458 	.word	0x40020458
 800a440:	40020470 	.word	0x40020470
 800a444:	40020488 	.word	0x40020488
 800a448:	400204a0 	.word	0x400204a0
 800a44c:	400204b8 	.word	0x400204b8
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	681a      	ldr	r2, [r3, #0]
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	f022 020a 	bic.w	r2, r2, #10
 800a45e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2201      	movs	r2, #1
 800a464:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2200      	movs	r2, #0
 800a46c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a474:	2b00      	cmp	r3, #0
 800a476:	f000 8097 	beq.w	800a5a8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a482:	e091      	b.n	800a5a8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a488:	f003 031f 	and.w	r3, r3, #31
 800a48c:	2208      	movs	r2, #8
 800a48e:	409a      	lsls	r2, r3
 800a490:	697b      	ldr	r3, [r7, #20]
 800a492:	4013      	ands	r3, r2
 800a494:	2b00      	cmp	r3, #0
 800a496:	f000 8088 	beq.w	800a5aa <HAL_DMA_IRQHandler+0xe0e>
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	f003 0308 	and.w	r3, r3, #8
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	f000 8082 	beq.w	800a5aa <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4a41      	ldr	r2, [pc, #260]	; (800a5b0 <HAL_DMA_IRQHandler+0xe14>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d04a      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a3f      	ldr	r2, [pc, #252]	; (800a5b4 <HAL_DMA_IRQHandler+0xe18>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d045      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4a3e      	ldr	r2, [pc, #248]	; (800a5b8 <HAL_DMA_IRQHandler+0xe1c>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d040      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4a3c      	ldr	r2, [pc, #240]	; (800a5bc <HAL_DMA_IRQHandler+0xe20>)
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	d03b      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	4a3b      	ldr	r2, [pc, #236]	; (800a5c0 <HAL_DMA_IRQHandler+0xe24>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d036      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	4a39      	ldr	r2, [pc, #228]	; (800a5c4 <HAL_DMA_IRQHandler+0xe28>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d031      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	4a38      	ldr	r2, [pc, #224]	; (800a5c8 <HAL_DMA_IRQHandler+0xe2c>)
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d02c      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	4a36      	ldr	r2, [pc, #216]	; (800a5cc <HAL_DMA_IRQHandler+0xe30>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d027      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	4a35      	ldr	r2, [pc, #212]	; (800a5d0 <HAL_DMA_IRQHandler+0xe34>)
 800a4fc:	4293      	cmp	r3, r2
 800a4fe:	d022      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	4a33      	ldr	r2, [pc, #204]	; (800a5d4 <HAL_DMA_IRQHandler+0xe38>)
 800a506:	4293      	cmp	r3, r2
 800a508:	d01d      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	4a32      	ldr	r2, [pc, #200]	; (800a5d8 <HAL_DMA_IRQHandler+0xe3c>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d018      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	4a30      	ldr	r2, [pc, #192]	; (800a5dc <HAL_DMA_IRQHandler+0xe40>)
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d013      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	4a2f      	ldr	r2, [pc, #188]	; (800a5e0 <HAL_DMA_IRQHandler+0xe44>)
 800a524:	4293      	cmp	r3, r2
 800a526:	d00e      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	4a2d      	ldr	r2, [pc, #180]	; (800a5e4 <HAL_DMA_IRQHandler+0xe48>)
 800a52e:	4293      	cmp	r3, r2
 800a530:	d009      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	4a2c      	ldr	r2, [pc, #176]	; (800a5e8 <HAL_DMA_IRQHandler+0xe4c>)
 800a538:	4293      	cmp	r3, r2
 800a53a:	d004      	beq.n	800a546 <HAL_DMA_IRQHandler+0xdaa>
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	4a2a      	ldr	r2, [pc, #168]	; (800a5ec <HAL_DMA_IRQHandler+0xe50>)
 800a542:	4293      	cmp	r3, r2
 800a544:	d108      	bne.n	800a558 <HAL_DMA_IRQHandler+0xdbc>
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f022 021c 	bic.w	r2, r2, #28
 800a554:	601a      	str	r2, [r3, #0]
 800a556:	e007      	b.n	800a568 <HAL_DMA_IRQHandler+0xdcc>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	681a      	ldr	r2, [r3, #0]
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f022 020e 	bic.w	r2, r2, #14
 800a566:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a56c:	f003 031f 	and.w	r3, r3, #31
 800a570:	2201      	movs	r2, #1
 800a572:	409a      	lsls	r2, r3
 800a574:	69fb      	ldr	r3, [r7, #28]
 800a576:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2201      	movs	r2, #1
 800a57c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	2201      	movs	r2, #1
 800a582:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2200      	movs	r2, #0
 800a58a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a592:	2b00      	cmp	r3, #0
 800a594:	d009      	beq.n	800a5aa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	4798      	blx	r3
 800a59e:	e004      	b.n	800a5aa <HAL_DMA_IRQHandler+0xe0e>
          return;
 800a5a0:	bf00      	nop
 800a5a2:	e002      	b.n	800a5aa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a5a4:	bf00      	nop
 800a5a6:	e000      	b.n	800a5aa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a5a8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a5aa:	3728      	adds	r7, #40	; 0x28
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}
 800a5b0:	40020010 	.word	0x40020010
 800a5b4:	40020028 	.word	0x40020028
 800a5b8:	40020040 	.word	0x40020040
 800a5bc:	40020058 	.word	0x40020058
 800a5c0:	40020070 	.word	0x40020070
 800a5c4:	40020088 	.word	0x40020088
 800a5c8:	400200a0 	.word	0x400200a0
 800a5cc:	400200b8 	.word	0x400200b8
 800a5d0:	40020410 	.word	0x40020410
 800a5d4:	40020428 	.word	0x40020428
 800a5d8:	40020440 	.word	0x40020440
 800a5dc:	40020458 	.word	0x40020458
 800a5e0:	40020470 	.word	0x40020470
 800a5e4:	40020488 	.word	0x40020488
 800a5e8:	400204a0 	.word	0x400204a0
 800a5ec:	400204b8 	.word	0x400204b8

0800a5f0 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a5fe:	b2db      	uxtb	r3, r3
}
 800a600:	4618      	mov	r0, r3
 800a602:	370c      	adds	r7, #12
 800a604:	46bd      	mov	sp, r7
 800a606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60a:	4770      	bx	lr

0800a60c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b083      	sub	sp, #12
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800a618:	4618      	mov	r0, r3
 800a61a:	370c      	adds	r7, #12
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	4770      	bx	lr

0800a624 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a624:	b480      	push	{r7}
 800a626:	b087      	sub	sp, #28
 800a628:	af00      	add	r7, sp, #0
 800a62a:	60f8      	str	r0, [r7, #12]
 800a62c:	60b9      	str	r1, [r7, #8]
 800a62e:	607a      	str	r2, [r7, #4]
 800a630:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a636:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a63c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	4a7f      	ldr	r2, [pc, #508]	; (800a840 <DMA_SetConfig+0x21c>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d072      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	4a7d      	ldr	r2, [pc, #500]	; (800a844 <DMA_SetConfig+0x220>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	d06d      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	4a7c      	ldr	r2, [pc, #496]	; (800a848 <DMA_SetConfig+0x224>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d068      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a7a      	ldr	r2, [pc, #488]	; (800a84c <DMA_SetConfig+0x228>)
 800a662:	4293      	cmp	r3, r2
 800a664:	d063      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4a79      	ldr	r2, [pc, #484]	; (800a850 <DMA_SetConfig+0x22c>)
 800a66c:	4293      	cmp	r3, r2
 800a66e:	d05e      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	4a77      	ldr	r2, [pc, #476]	; (800a854 <DMA_SetConfig+0x230>)
 800a676:	4293      	cmp	r3, r2
 800a678:	d059      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	4a76      	ldr	r2, [pc, #472]	; (800a858 <DMA_SetConfig+0x234>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d054      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	4a74      	ldr	r2, [pc, #464]	; (800a85c <DMA_SetConfig+0x238>)
 800a68a:	4293      	cmp	r3, r2
 800a68c:	d04f      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	4a73      	ldr	r2, [pc, #460]	; (800a860 <DMA_SetConfig+0x23c>)
 800a694:	4293      	cmp	r3, r2
 800a696:	d04a      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	4a71      	ldr	r2, [pc, #452]	; (800a864 <DMA_SetConfig+0x240>)
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	d045      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	4a70      	ldr	r2, [pc, #448]	; (800a868 <DMA_SetConfig+0x244>)
 800a6a8:	4293      	cmp	r3, r2
 800a6aa:	d040      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	4a6e      	ldr	r2, [pc, #440]	; (800a86c <DMA_SetConfig+0x248>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d03b      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	4a6d      	ldr	r2, [pc, #436]	; (800a870 <DMA_SetConfig+0x24c>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d036      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	4a6b      	ldr	r2, [pc, #428]	; (800a874 <DMA_SetConfig+0x250>)
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	d031      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	4a6a      	ldr	r2, [pc, #424]	; (800a878 <DMA_SetConfig+0x254>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d02c      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4a68      	ldr	r2, [pc, #416]	; (800a87c <DMA_SetConfig+0x258>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d027      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	4a67      	ldr	r2, [pc, #412]	; (800a880 <DMA_SetConfig+0x25c>)
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	d022      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	4a65      	ldr	r2, [pc, #404]	; (800a884 <DMA_SetConfig+0x260>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d01d      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	4a64      	ldr	r2, [pc, #400]	; (800a888 <DMA_SetConfig+0x264>)
 800a6f8:	4293      	cmp	r3, r2
 800a6fa:	d018      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	4a62      	ldr	r2, [pc, #392]	; (800a88c <DMA_SetConfig+0x268>)
 800a702:	4293      	cmp	r3, r2
 800a704:	d013      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	4a61      	ldr	r2, [pc, #388]	; (800a890 <DMA_SetConfig+0x26c>)
 800a70c:	4293      	cmp	r3, r2
 800a70e:	d00e      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	4a5f      	ldr	r2, [pc, #380]	; (800a894 <DMA_SetConfig+0x270>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d009      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	4a5e      	ldr	r2, [pc, #376]	; (800a898 <DMA_SetConfig+0x274>)
 800a720:	4293      	cmp	r3, r2
 800a722:	d004      	beq.n	800a72e <DMA_SetConfig+0x10a>
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	4a5c      	ldr	r2, [pc, #368]	; (800a89c <DMA_SetConfig+0x278>)
 800a72a:	4293      	cmp	r3, r2
 800a72c:	d101      	bne.n	800a732 <DMA_SetConfig+0x10e>
 800a72e:	2301      	movs	r3, #1
 800a730:	e000      	b.n	800a734 <DMA_SetConfig+0x110>
 800a732:	2300      	movs	r3, #0
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00d      	beq.n	800a754 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a73c:	68fa      	ldr	r2, [r7, #12]
 800a73e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800a740:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a746:	2b00      	cmp	r3, #0
 800a748:	d004      	beq.n	800a754 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a74e:	68fa      	ldr	r2, [r7, #12]
 800a750:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800a752:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	4a39      	ldr	r2, [pc, #228]	; (800a840 <DMA_SetConfig+0x21c>)
 800a75a:	4293      	cmp	r3, r2
 800a75c:	d04a      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	4a38      	ldr	r2, [pc, #224]	; (800a844 <DMA_SetConfig+0x220>)
 800a764:	4293      	cmp	r3, r2
 800a766:	d045      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	4a36      	ldr	r2, [pc, #216]	; (800a848 <DMA_SetConfig+0x224>)
 800a76e:	4293      	cmp	r3, r2
 800a770:	d040      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	4a35      	ldr	r2, [pc, #212]	; (800a84c <DMA_SetConfig+0x228>)
 800a778:	4293      	cmp	r3, r2
 800a77a:	d03b      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a33      	ldr	r2, [pc, #204]	; (800a850 <DMA_SetConfig+0x22c>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d036      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4a32      	ldr	r2, [pc, #200]	; (800a854 <DMA_SetConfig+0x230>)
 800a78c:	4293      	cmp	r3, r2
 800a78e:	d031      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	4a30      	ldr	r2, [pc, #192]	; (800a858 <DMA_SetConfig+0x234>)
 800a796:	4293      	cmp	r3, r2
 800a798:	d02c      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	4a2f      	ldr	r2, [pc, #188]	; (800a85c <DMA_SetConfig+0x238>)
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	d027      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	4a2d      	ldr	r2, [pc, #180]	; (800a860 <DMA_SetConfig+0x23c>)
 800a7aa:	4293      	cmp	r3, r2
 800a7ac:	d022      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	4a2c      	ldr	r2, [pc, #176]	; (800a864 <DMA_SetConfig+0x240>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d01d      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	4a2a      	ldr	r2, [pc, #168]	; (800a868 <DMA_SetConfig+0x244>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d018      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	4a29      	ldr	r2, [pc, #164]	; (800a86c <DMA_SetConfig+0x248>)
 800a7c8:	4293      	cmp	r3, r2
 800a7ca:	d013      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	4a27      	ldr	r2, [pc, #156]	; (800a870 <DMA_SetConfig+0x24c>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d00e      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	4a26      	ldr	r2, [pc, #152]	; (800a874 <DMA_SetConfig+0x250>)
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	d009      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	4a24      	ldr	r2, [pc, #144]	; (800a878 <DMA_SetConfig+0x254>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d004      	beq.n	800a7f4 <DMA_SetConfig+0x1d0>
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	4a23      	ldr	r2, [pc, #140]	; (800a87c <DMA_SetConfig+0x258>)
 800a7f0:	4293      	cmp	r3, r2
 800a7f2:	d101      	bne.n	800a7f8 <DMA_SetConfig+0x1d4>
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	e000      	b.n	800a7fa <DMA_SetConfig+0x1d6>
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d059      	beq.n	800a8b2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a802:	f003 031f 	and.w	r3, r3, #31
 800a806:	223f      	movs	r2, #63	; 0x3f
 800a808:	409a      	lsls	r2, r3
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a81c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	683a      	ldr	r2, [r7, #0]
 800a824:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	689b      	ldr	r3, [r3, #8]
 800a82a:	2b40      	cmp	r3, #64	; 0x40
 800a82c:	d138      	bne.n	800a8a0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	687a      	ldr	r2, [r7, #4]
 800a834:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	68ba      	ldr	r2, [r7, #8]
 800a83c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a83e:	e086      	b.n	800a94e <DMA_SetConfig+0x32a>
 800a840:	40020010 	.word	0x40020010
 800a844:	40020028 	.word	0x40020028
 800a848:	40020040 	.word	0x40020040
 800a84c:	40020058 	.word	0x40020058
 800a850:	40020070 	.word	0x40020070
 800a854:	40020088 	.word	0x40020088
 800a858:	400200a0 	.word	0x400200a0
 800a85c:	400200b8 	.word	0x400200b8
 800a860:	40020410 	.word	0x40020410
 800a864:	40020428 	.word	0x40020428
 800a868:	40020440 	.word	0x40020440
 800a86c:	40020458 	.word	0x40020458
 800a870:	40020470 	.word	0x40020470
 800a874:	40020488 	.word	0x40020488
 800a878:	400204a0 	.word	0x400204a0
 800a87c:	400204b8 	.word	0x400204b8
 800a880:	58025408 	.word	0x58025408
 800a884:	5802541c 	.word	0x5802541c
 800a888:	58025430 	.word	0x58025430
 800a88c:	58025444 	.word	0x58025444
 800a890:	58025458 	.word	0x58025458
 800a894:	5802546c 	.word	0x5802546c
 800a898:	58025480 	.word	0x58025480
 800a89c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	68ba      	ldr	r2, [r7, #8]
 800a8a6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	687a      	ldr	r2, [r7, #4]
 800a8ae:	60da      	str	r2, [r3, #12]
}
 800a8b0:	e04d      	b.n	800a94e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	4a29      	ldr	r2, [pc, #164]	; (800a95c <DMA_SetConfig+0x338>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d022      	beq.n	800a902 <DMA_SetConfig+0x2de>
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	4a27      	ldr	r2, [pc, #156]	; (800a960 <DMA_SetConfig+0x33c>)
 800a8c2:	4293      	cmp	r3, r2
 800a8c4:	d01d      	beq.n	800a902 <DMA_SetConfig+0x2de>
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	4a26      	ldr	r2, [pc, #152]	; (800a964 <DMA_SetConfig+0x340>)
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	d018      	beq.n	800a902 <DMA_SetConfig+0x2de>
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	4a24      	ldr	r2, [pc, #144]	; (800a968 <DMA_SetConfig+0x344>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d013      	beq.n	800a902 <DMA_SetConfig+0x2de>
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	4a23      	ldr	r2, [pc, #140]	; (800a96c <DMA_SetConfig+0x348>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d00e      	beq.n	800a902 <DMA_SetConfig+0x2de>
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4a21      	ldr	r2, [pc, #132]	; (800a970 <DMA_SetConfig+0x34c>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d009      	beq.n	800a902 <DMA_SetConfig+0x2de>
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	4a20      	ldr	r2, [pc, #128]	; (800a974 <DMA_SetConfig+0x350>)
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d004      	beq.n	800a902 <DMA_SetConfig+0x2de>
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	4a1e      	ldr	r2, [pc, #120]	; (800a978 <DMA_SetConfig+0x354>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d101      	bne.n	800a906 <DMA_SetConfig+0x2e2>
 800a902:	2301      	movs	r3, #1
 800a904:	e000      	b.n	800a908 <DMA_SetConfig+0x2e4>
 800a906:	2300      	movs	r3, #0
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d020      	beq.n	800a94e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a910:	f003 031f 	and.w	r3, r3, #31
 800a914:	2201      	movs	r2, #1
 800a916:	409a      	lsls	r2, r3
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	683a      	ldr	r2, [r7, #0]
 800a922:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	2b40      	cmp	r3, #64	; 0x40
 800a92a:	d108      	bne.n	800a93e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	687a      	ldr	r2, [r7, #4]
 800a932:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	68ba      	ldr	r2, [r7, #8]
 800a93a:	60da      	str	r2, [r3, #12]
}
 800a93c:	e007      	b.n	800a94e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	68ba      	ldr	r2, [r7, #8]
 800a944:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	687a      	ldr	r2, [r7, #4]
 800a94c:	60da      	str	r2, [r3, #12]
}
 800a94e:	bf00      	nop
 800a950:	371c      	adds	r7, #28
 800a952:	46bd      	mov	sp, r7
 800a954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a958:	4770      	bx	lr
 800a95a:	bf00      	nop
 800a95c:	58025408 	.word	0x58025408
 800a960:	5802541c 	.word	0x5802541c
 800a964:	58025430 	.word	0x58025430
 800a968:	58025444 	.word	0x58025444
 800a96c:	58025458 	.word	0x58025458
 800a970:	5802546c 	.word	0x5802546c
 800a974:	58025480 	.word	0x58025480
 800a978:	58025494 	.word	0x58025494

0800a97c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a97c:	b480      	push	{r7}
 800a97e:	b085      	sub	sp, #20
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4a42      	ldr	r2, [pc, #264]	; (800aa94 <DMA_CalcBaseAndBitshift+0x118>)
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d04a      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4a41      	ldr	r2, [pc, #260]	; (800aa98 <DMA_CalcBaseAndBitshift+0x11c>)
 800a994:	4293      	cmp	r3, r2
 800a996:	d045      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4a3f      	ldr	r2, [pc, #252]	; (800aa9c <DMA_CalcBaseAndBitshift+0x120>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d040      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	4a3e      	ldr	r2, [pc, #248]	; (800aaa0 <DMA_CalcBaseAndBitshift+0x124>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d03b      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	4a3c      	ldr	r2, [pc, #240]	; (800aaa4 <DMA_CalcBaseAndBitshift+0x128>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d036      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	4a3b      	ldr	r2, [pc, #236]	; (800aaa8 <DMA_CalcBaseAndBitshift+0x12c>)
 800a9bc:	4293      	cmp	r3, r2
 800a9be:	d031      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	4a39      	ldr	r2, [pc, #228]	; (800aaac <DMA_CalcBaseAndBitshift+0x130>)
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d02c      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	4a38      	ldr	r2, [pc, #224]	; (800aab0 <DMA_CalcBaseAndBitshift+0x134>)
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d027      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	4a36      	ldr	r2, [pc, #216]	; (800aab4 <DMA_CalcBaseAndBitshift+0x138>)
 800a9da:	4293      	cmp	r3, r2
 800a9dc:	d022      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	4a35      	ldr	r2, [pc, #212]	; (800aab8 <DMA_CalcBaseAndBitshift+0x13c>)
 800a9e4:	4293      	cmp	r3, r2
 800a9e6:	d01d      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	4a33      	ldr	r2, [pc, #204]	; (800aabc <DMA_CalcBaseAndBitshift+0x140>)
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	d018      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	4a32      	ldr	r2, [pc, #200]	; (800aac0 <DMA_CalcBaseAndBitshift+0x144>)
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d013      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	4a30      	ldr	r2, [pc, #192]	; (800aac4 <DMA_CalcBaseAndBitshift+0x148>)
 800aa02:	4293      	cmp	r3, r2
 800aa04:	d00e      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	4a2f      	ldr	r2, [pc, #188]	; (800aac8 <DMA_CalcBaseAndBitshift+0x14c>)
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d009      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	4a2d      	ldr	r2, [pc, #180]	; (800aacc <DMA_CalcBaseAndBitshift+0x150>)
 800aa16:	4293      	cmp	r3, r2
 800aa18:	d004      	beq.n	800aa24 <DMA_CalcBaseAndBitshift+0xa8>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	4a2c      	ldr	r2, [pc, #176]	; (800aad0 <DMA_CalcBaseAndBitshift+0x154>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d101      	bne.n	800aa28 <DMA_CalcBaseAndBitshift+0xac>
 800aa24:	2301      	movs	r3, #1
 800aa26:	e000      	b.n	800aa2a <DMA_CalcBaseAndBitshift+0xae>
 800aa28:	2300      	movs	r3, #0
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d024      	beq.n	800aa78 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	b2db      	uxtb	r3, r3
 800aa34:	3b10      	subs	r3, #16
 800aa36:	4a27      	ldr	r2, [pc, #156]	; (800aad4 <DMA_CalcBaseAndBitshift+0x158>)
 800aa38:	fba2 2303 	umull	r2, r3, r2, r3
 800aa3c:	091b      	lsrs	r3, r3, #4
 800aa3e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	f003 0307 	and.w	r3, r3, #7
 800aa46:	4a24      	ldr	r2, [pc, #144]	; (800aad8 <DMA_CalcBaseAndBitshift+0x15c>)
 800aa48:	5cd3      	ldrb	r3, [r2, r3]
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	2b03      	cmp	r3, #3
 800aa54:	d908      	bls.n	800aa68 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	461a      	mov	r2, r3
 800aa5c:	4b1f      	ldr	r3, [pc, #124]	; (800aadc <DMA_CalcBaseAndBitshift+0x160>)
 800aa5e:	4013      	ands	r3, r2
 800aa60:	1d1a      	adds	r2, r3, #4
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	659a      	str	r2, [r3, #88]	; 0x58
 800aa66:	e00d      	b.n	800aa84 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	461a      	mov	r2, r3
 800aa6e:	4b1b      	ldr	r3, [pc, #108]	; (800aadc <DMA_CalcBaseAndBitshift+0x160>)
 800aa70:	4013      	ands	r3, r2
 800aa72:	687a      	ldr	r2, [r7, #4]
 800aa74:	6593      	str	r3, [r2, #88]	; 0x58
 800aa76:	e005      	b.n	800aa84 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	3714      	adds	r7, #20
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa92:	4770      	bx	lr
 800aa94:	40020010 	.word	0x40020010
 800aa98:	40020028 	.word	0x40020028
 800aa9c:	40020040 	.word	0x40020040
 800aaa0:	40020058 	.word	0x40020058
 800aaa4:	40020070 	.word	0x40020070
 800aaa8:	40020088 	.word	0x40020088
 800aaac:	400200a0 	.word	0x400200a0
 800aab0:	400200b8 	.word	0x400200b8
 800aab4:	40020410 	.word	0x40020410
 800aab8:	40020428 	.word	0x40020428
 800aabc:	40020440 	.word	0x40020440
 800aac0:	40020458 	.word	0x40020458
 800aac4:	40020470 	.word	0x40020470
 800aac8:	40020488 	.word	0x40020488
 800aacc:	400204a0 	.word	0x400204a0
 800aad0:	400204b8 	.word	0x400204b8
 800aad4:	aaaaaaab 	.word	0xaaaaaaab
 800aad8:	0801b4c4 	.word	0x0801b4c4
 800aadc:	fffffc00 	.word	0xfffffc00

0800aae0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800aae0:	b480      	push	{r7}
 800aae2:	b085      	sub	sp, #20
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aae8:	2300      	movs	r3, #0
 800aaea:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	699b      	ldr	r3, [r3, #24]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d120      	bne.n	800ab36 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaf8:	2b03      	cmp	r3, #3
 800aafa:	d858      	bhi.n	800abae <DMA_CheckFifoParam+0xce>
 800aafc:	a201      	add	r2, pc, #4	; (adr r2, 800ab04 <DMA_CheckFifoParam+0x24>)
 800aafe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab02:	bf00      	nop
 800ab04:	0800ab15 	.word	0x0800ab15
 800ab08:	0800ab27 	.word	0x0800ab27
 800ab0c:	0800ab15 	.word	0x0800ab15
 800ab10:	0800abaf 	.word	0x0800abaf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d048      	beq.n	800abb2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800ab20:	2301      	movs	r3, #1
 800ab22:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800ab24:	e045      	b.n	800abb2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab2a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ab2e:	d142      	bne.n	800abb6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800ab30:	2301      	movs	r3, #1
 800ab32:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800ab34:	e03f      	b.n	800abb6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	699b      	ldr	r3, [r3, #24]
 800ab3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab3e:	d123      	bne.n	800ab88 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab44:	2b03      	cmp	r3, #3
 800ab46:	d838      	bhi.n	800abba <DMA_CheckFifoParam+0xda>
 800ab48:	a201      	add	r2, pc, #4	; (adr r2, 800ab50 <DMA_CheckFifoParam+0x70>)
 800ab4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab4e:	bf00      	nop
 800ab50:	0800ab61 	.word	0x0800ab61
 800ab54:	0800ab67 	.word	0x0800ab67
 800ab58:	0800ab61 	.word	0x0800ab61
 800ab5c:	0800ab79 	.word	0x0800ab79
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800ab60:	2301      	movs	r3, #1
 800ab62:	73fb      	strb	r3, [r7, #15]
        break;
 800ab64:	e030      	b.n	800abc8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d025      	beq.n	800abbe <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800ab72:	2301      	movs	r3, #1
 800ab74:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800ab76:	e022      	b.n	800abbe <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab7c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ab80:	d11f      	bne.n	800abc2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800ab82:	2301      	movs	r3, #1
 800ab84:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800ab86:	e01c      	b.n	800abc2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab8c:	2b02      	cmp	r3, #2
 800ab8e:	d902      	bls.n	800ab96 <DMA_CheckFifoParam+0xb6>
 800ab90:	2b03      	cmp	r3, #3
 800ab92:	d003      	beq.n	800ab9c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800ab94:	e018      	b.n	800abc8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800ab96:	2301      	movs	r3, #1
 800ab98:	73fb      	strb	r3, [r7, #15]
        break;
 800ab9a:	e015      	b.n	800abc8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aba0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d00e      	beq.n	800abc6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800aba8:	2301      	movs	r3, #1
 800abaa:	73fb      	strb	r3, [r7, #15]
    break;
 800abac:	e00b      	b.n	800abc6 <DMA_CheckFifoParam+0xe6>
        break;
 800abae:	bf00      	nop
 800abb0:	e00a      	b.n	800abc8 <DMA_CheckFifoParam+0xe8>
        break;
 800abb2:	bf00      	nop
 800abb4:	e008      	b.n	800abc8 <DMA_CheckFifoParam+0xe8>
        break;
 800abb6:	bf00      	nop
 800abb8:	e006      	b.n	800abc8 <DMA_CheckFifoParam+0xe8>
        break;
 800abba:	bf00      	nop
 800abbc:	e004      	b.n	800abc8 <DMA_CheckFifoParam+0xe8>
        break;
 800abbe:	bf00      	nop
 800abc0:	e002      	b.n	800abc8 <DMA_CheckFifoParam+0xe8>
        break;
 800abc2:	bf00      	nop
 800abc4:	e000      	b.n	800abc8 <DMA_CheckFifoParam+0xe8>
    break;
 800abc6:	bf00      	nop
    }
  }

  return status;
 800abc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3714      	adds	r7, #20
 800abce:	46bd      	mov	sp, r7
 800abd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd4:	4770      	bx	lr
 800abd6:	bf00      	nop

0800abd8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800abd8:	b480      	push	{r7}
 800abda:	b085      	sub	sp, #20
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	4a38      	ldr	r2, [pc, #224]	; (800accc <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800abec:	4293      	cmp	r3, r2
 800abee:	d022      	beq.n	800ac36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	4a36      	ldr	r2, [pc, #216]	; (800acd0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800abf6:	4293      	cmp	r3, r2
 800abf8:	d01d      	beq.n	800ac36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	4a35      	ldr	r2, [pc, #212]	; (800acd4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800ac00:	4293      	cmp	r3, r2
 800ac02:	d018      	beq.n	800ac36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	4a33      	ldr	r2, [pc, #204]	; (800acd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800ac0a:	4293      	cmp	r3, r2
 800ac0c:	d013      	beq.n	800ac36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	4a32      	ldr	r2, [pc, #200]	; (800acdc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800ac14:	4293      	cmp	r3, r2
 800ac16:	d00e      	beq.n	800ac36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	4a30      	ldr	r2, [pc, #192]	; (800ace0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d009      	beq.n	800ac36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	4a2f      	ldr	r2, [pc, #188]	; (800ace4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800ac28:	4293      	cmp	r3, r2
 800ac2a:	d004      	beq.n	800ac36 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	4a2d      	ldr	r2, [pc, #180]	; (800ace8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d101      	bne.n	800ac3a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800ac36:	2301      	movs	r3, #1
 800ac38:	e000      	b.n	800ac3c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d01a      	beq.n	800ac76 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	b2db      	uxtb	r3, r3
 800ac46:	3b08      	subs	r3, #8
 800ac48:	4a28      	ldr	r2, [pc, #160]	; (800acec <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800ac4a:	fba2 2303 	umull	r2, r3, r2, r3
 800ac4e:	091b      	lsrs	r3, r3, #4
 800ac50:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800ac52:	68fa      	ldr	r2, [r7, #12]
 800ac54:	4b26      	ldr	r3, [pc, #152]	; (800acf0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800ac56:	4413      	add	r3, r2
 800ac58:	009b      	lsls	r3, r3, #2
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	4a24      	ldr	r2, [pc, #144]	; (800acf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800ac64:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	f003 031f 	and.w	r3, r3, #31
 800ac6c:	2201      	movs	r2, #1
 800ac6e:	409a      	lsls	r2, r3
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800ac74:	e024      	b.n	800acc0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	b2db      	uxtb	r3, r3
 800ac7c:	3b10      	subs	r3, #16
 800ac7e:	4a1e      	ldr	r2, [pc, #120]	; (800acf8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800ac80:	fba2 2303 	umull	r2, r3, r2, r3
 800ac84:	091b      	lsrs	r3, r3, #4
 800ac86:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	4a1c      	ldr	r2, [pc, #112]	; (800acfc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d806      	bhi.n	800ac9e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	4a1b      	ldr	r2, [pc, #108]	; (800ad00 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d902      	bls.n	800ac9e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	3308      	adds	r3, #8
 800ac9c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800ac9e:	68fa      	ldr	r2, [r7, #12]
 800aca0:	4b18      	ldr	r3, [pc, #96]	; (800ad04 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800aca2:	4413      	add	r3, r2
 800aca4:	009b      	lsls	r3, r3, #2
 800aca6:	461a      	mov	r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	4a16      	ldr	r2, [pc, #88]	; (800ad08 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800acb0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	f003 031f 	and.w	r3, r3, #31
 800acb8:	2201      	movs	r2, #1
 800acba:	409a      	lsls	r2, r3
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	669a      	str	r2, [r3, #104]	; 0x68
}
 800acc0:	bf00      	nop
 800acc2:	3714      	adds	r7, #20
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr
 800accc:	58025408 	.word	0x58025408
 800acd0:	5802541c 	.word	0x5802541c
 800acd4:	58025430 	.word	0x58025430
 800acd8:	58025444 	.word	0x58025444
 800acdc:	58025458 	.word	0x58025458
 800ace0:	5802546c 	.word	0x5802546c
 800ace4:	58025480 	.word	0x58025480
 800ace8:	58025494 	.word	0x58025494
 800acec:	cccccccd 	.word	0xcccccccd
 800acf0:	16009600 	.word	0x16009600
 800acf4:	58025880 	.word	0x58025880
 800acf8:	aaaaaaab 	.word	0xaaaaaaab
 800acfc:	400204b8 	.word	0x400204b8
 800ad00:	4002040f 	.word	0x4002040f
 800ad04:	10008200 	.word	0x10008200
 800ad08:	40020880 	.word	0x40020880

0800ad0c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b085      	sub	sp, #20
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	685b      	ldr	r3, [r3, #4]
 800ad18:	b2db      	uxtb	r3, r3
 800ad1a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d04a      	beq.n	800adb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	2b08      	cmp	r3, #8
 800ad26:	d847      	bhi.n	800adb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	4a25      	ldr	r2, [pc, #148]	; (800adc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800ad2e:	4293      	cmp	r3, r2
 800ad30:	d022      	beq.n	800ad78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	4a24      	ldr	r2, [pc, #144]	; (800adc8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800ad38:	4293      	cmp	r3, r2
 800ad3a:	d01d      	beq.n	800ad78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	4a22      	ldr	r2, [pc, #136]	; (800adcc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d018      	beq.n	800ad78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	4a21      	ldr	r2, [pc, #132]	; (800add0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d013      	beq.n	800ad78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	4a1f      	ldr	r2, [pc, #124]	; (800add4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d00e      	beq.n	800ad78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	4a1e      	ldr	r2, [pc, #120]	; (800add8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800ad60:	4293      	cmp	r3, r2
 800ad62:	d009      	beq.n	800ad78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4a1c      	ldr	r2, [pc, #112]	; (800addc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d004      	beq.n	800ad78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	4a1b      	ldr	r2, [pc, #108]	; (800ade0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800ad74:	4293      	cmp	r3, r2
 800ad76:	d101      	bne.n	800ad7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800ad78:	2301      	movs	r3, #1
 800ad7a:	e000      	b.n	800ad7e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d00a      	beq.n	800ad98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800ad82:	68fa      	ldr	r2, [r7, #12]
 800ad84:	4b17      	ldr	r3, [pc, #92]	; (800ade4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800ad86:	4413      	add	r3, r2
 800ad88:	009b      	lsls	r3, r3, #2
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	4a15      	ldr	r2, [pc, #84]	; (800ade8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800ad94:	671a      	str	r2, [r3, #112]	; 0x70
 800ad96:	e009      	b.n	800adac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800ad98:	68fa      	ldr	r2, [r7, #12]
 800ad9a:	4b14      	ldr	r3, [pc, #80]	; (800adec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800ad9c:	4413      	add	r3, r2
 800ad9e:	009b      	lsls	r3, r3, #2
 800ada0:	461a      	mov	r2, r3
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	4a11      	ldr	r2, [pc, #68]	; (800adf0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800adaa:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	3b01      	subs	r3, #1
 800adb0:	2201      	movs	r2, #1
 800adb2:	409a      	lsls	r2, r3
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800adb8:	bf00      	nop
 800adba:	3714      	adds	r7, #20
 800adbc:	46bd      	mov	sp, r7
 800adbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc2:	4770      	bx	lr
 800adc4:	58025408 	.word	0x58025408
 800adc8:	5802541c 	.word	0x5802541c
 800adcc:	58025430 	.word	0x58025430
 800add0:	58025444 	.word	0x58025444
 800add4:	58025458 	.word	0x58025458
 800add8:	5802546c 	.word	0x5802546c
 800addc:	58025480 	.word	0x58025480
 800ade0:	58025494 	.word	0x58025494
 800ade4:	1600963f 	.word	0x1600963f
 800ade8:	58025940 	.word	0x58025940
 800adec:	1000823f 	.word	0x1000823f
 800adf0:	40020940 	.word	0x40020940

0800adf4 <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b08a      	sub	sp, #40	; 0x28
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	60f8      	str	r0, [r7, #12]
 800adfc:	60b9      	str	r1, [r7, #8]
 800adfe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t *dest_addr = (__IO uint32_t *)FlashAddress;
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	623b      	str	r3, [r7, #32]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	61fb      	str	r3, [r7, #28]
  uint32_t bank;
  uint8_t row_index = FLASH_NB_32BITWORD_IN_FLASHWORD;
 800ae08:	2308      	movs	r3, #8
 800ae0a:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(FlashAddress));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ae0c:	4b40      	ldr	r3, [pc, #256]	; (800af10 <HAL_FLASH_Program+0x11c>)
 800ae0e:	7d1b      	ldrb	r3, [r3, #20]
 800ae10:	2b01      	cmp	r3, #1
 800ae12:	d101      	bne.n	800ae18 <HAL_FLASH_Program+0x24>
 800ae14:	2302      	movs	r3, #2
 800ae16:	e076      	b.n	800af06 <HAL_FLASH_Program+0x112>
 800ae18:	4b3d      	ldr	r3, [pc, #244]	; (800af10 <HAL_FLASH_Program+0x11c>)
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	751a      	strb	r2, [r3, #20]

#if defined (FLASH_OPTCR_PG_OTP)
  if((IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress)) || (IS_FLASH_PROGRAM_ADDRESS_OTP(FlashAddress)))
#else
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ae24:	d306      	bcc.n	800ae34 <HAL_FLASH_Program+0x40>
 800ae26:	68bb      	ldr	r3, [r7, #8]
 800ae28:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 800ae2c:	d202      	bcs.n	800ae34 <HAL_FLASH_Program+0x40>
#endif /* FLASH_OPTCR_PG_OTP */
  {
    bank = FLASH_BANK_1;
 800ae2e:	2301      	movs	r3, #1
 800ae30:	61bb      	str	r3, [r7, #24]
    /* Prevent unused argument(s) compilation warning */
    UNUSED(TypeProgram);
 800ae32:	e00c      	b.n	800ae4e <HAL_FLASH_Program+0x5a>
  }
#if defined (DUAL_BANK)
  else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress))
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 800ae3a:	d306      	bcc.n	800ae4a <HAL_FLASH_Program+0x56>
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	f1b3 6f02 	cmp.w	r3, #136314880	; 0x8200000
 800ae42:	d202      	bcs.n	800ae4a <HAL_FLASH_Program+0x56>
  {
    bank = FLASH_BANK_2;
 800ae44:	2302      	movs	r3, #2
 800ae46:	61bb      	str	r3, [r7, #24]
 800ae48:	e001      	b.n	800ae4e <HAL_FLASH_Program+0x5a>
  }
#endif /* DUAL_BANK */
  else
  {
    return HAL_ERROR;
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	e05b      	b.n	800af06 <HAL_FLASH_Program+0x112>
  }

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ae4e:	4b30      	ldr	r3, [pc, #192]	; (800af10 <HAL_FLASH_Program+0x11c>)
 800ae50:	2200      	movs	r2, #0
 800ae52:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 800ae54:	69b9      	ldr	r1, [r7, #24]
 800ae56:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ae5a:	f000 f897 	bl	800af8c <FLASH_WaitForLastOperation>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if(status == HAL_OK)
 800ae64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d147      	bne.n	800aefc <HAL_FLASH_Program+0x108>
  {
#if defined (DUAL_BANK)
    if(bank == FLASH_BANK_1)
 800ae6c:	69bb      	ldr	r3, [r7, #24]
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d106      	bne.n	800ae80 <HAL_FLASH_Program+0x8c>
      }
      else
#endif /* FLASH_OPTCR_PG_OTP */
      {
        /* Set PG bit */
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 800ae72:	4b28      	ldr	r3, [pc, #160]	; (800af14 <HAL_FLASH_Program+0x120>)
 800ae74:	68db      	ldr	r3, [r3, #12]
 800ae76:	4a27      	ldr	r2, [pc, #156]	; (800af14 <HAL_FLASH_Program+0x120>)
 800ae78:	f043 0302 	orr.w	r3, r3, #2
 800ae7c:	60d3      	str	r3, [r2, #12]
 800ae7e:	e007      	b.n	800ae90 <HAL_FLASH_Program+0x9c>
      }
    }
    else
    {
      /* Set PG bit */
      SET_BIT(FLASH->CR2, FLASH_CR_PG);
 800ae80:	4b24      	ldr	r3, [pc, #144]	; (800af14 <HAL_FLASH_Program+0x120>)
 800ae82:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800ae86:	4a23      	ldr	r2, [pc, #140]	; (800af14 <HAL_FLASH_Program+0x120>)
 800ae88:	f043 0302 	orr.w	r3, r3, #2
 800ae8c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
  __ASM volatile ("isb 0xF":::"memory");
 800ae90:	f3bf 8f6f 	isb	sy
}
 800ae94:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800ae96:	f3bf 8f4f 	dsb	sy
}
 800ae9a:	bf00      	nop
#endif /* FLASH_OPTCR_PG_OTP */
    {
      /* Program the flash word */
      do
      {
        *dest_addr = *src_addr;
 800ae9c:	69fb      	ldr	r3, [r7, #28]
 800ae9e:	681a      	ldr	r2, [r3, #0]
 800aea0:	6a3b      	ldr	r3, [r7, #32]
 800aea2:	601a      	str	r2, [r3, #0]
        dest_addr++;
 800aea4:	6a3b      	ldr	r3, [r7, #32]
 800aea6:	3304      	adds	r3, #4
 800aea8:	623b      	str	r3, [r7, #32]
        src_addr++;
 800aeaa:	69fb      	ldr	r3, [r7, #28]
 800aeac:	3304      	adds	r3, #4
 800aeae:	61fb      	str	r3, [r7, #28]
        row_index--;
 800aeb0:	7dfb      	ldrb	r3, [r7, #23]
 800aeb2:	3b01      	subs	r3, #1
 800aeb4:	75fb      	strb	r3, [r7, #23]
     } while (row_index != 0U);
 800aeb6:	7dfb      	ldrb	r3, [r7, #23]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d1ef      	bne.n	800ae9c <HAL_FLASH_Program+0xa8>
  __ASM volatile ("isb 0xF":::"memory");
 800aebc:	f3bf 8f6f 	isb	sy
}
 800aec0:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800aec2:	f3bf 8f4f 	dsb	sy
}
 800aec6:	bf00      	nop

    __ISB();
    __DSB();

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 800aec8:	69b9      	ldr	r1, [r7, #24]
 800aeca:	f24c 3050 	movw	r0, #50000	; 0xc350
 800aece:	f000 f85d 	bl	800af8c <FLASH_WaitForLastOperation>
 800aed2:	4603      	mov	r3, r0
 800aed4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OTP);
    }
    else
#endif /* FLASH_OPTCR_PG_OTP */
    {
      if(bank == FLASH_BANK_1)
 800aed8:	69bb      	ldr	r3, [r7, #24]
 800aeda:	2b01      	cmp	r3, #1
 800aedc:	d106      	bne.n	800aeec <HAL_FLASH_Program+0xf8>
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 800aede:	4b0d      	ldr	r3, [pc, #52]	; (800af14 <HAL_FLASH_Program+0x120>)
 800aee0:	68db      	ldr	r3, [r3, #12]
 800aee2:	4a0c      	ldr	r2, [pc, #48]	; (800af14 <HAL_FLASH_Program+0x120>)
 800aee4:	f023 0302 	bic.w	r3, r3, #2
 800aee8:	60d3      	str	r3, [r2, #12]
 800aeea:	e007      	b.n	800aefc <HAL_FLASH_Program+0x108>
      }
      else
      {
        /* If the program operation is completed, disable the PG */
        CLEAR_BIT(FLASH->CR2, FLASH_CR_PG);
 800aeec:	4b09      	ldr	r3, [pc, #36]	; (800af14 <HAL_FLASH_Program+0x120>)
 800aeee:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800aef2:	4a08      	ldr	r2, [pc, #32]	; (800af14 <HAL_FLASH_Program+0x120>)
 800aef4:	f023 0302 	bic.w	r3, r3, #2
 800aef8:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
    }
#endif /* DUAL_BANK */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800aefc:	4b04      	ldr	r3, [pc, #16]	; (800af10 <HAL_FLASH_Program+0x11c>)
 800aefe:	2200      	movs	r2, #0
 800af00:	751a      	strb	r2, [r3, #20]

  return status;
 800af02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800af06:	4618      	mov	r0, r3
 800af08:	3728      	adds	r7, #40	; 0x28
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}
 800af0e:	bf00      	nop
 800af10:	24002000 	.word	0x24002000
 800af14:	52002000 	.word	0x52002000

0800af18 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800af18:	b480      	push	{r7}
 800af1a:	af00      	add	r7, sp, #0
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800af1c:	4b18      	ldr	r3, [pc, #96]	; (800af80 <HAL_FLASH_Unlock+0x68>)
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	f003 0301 	and.w	r3, r3, #1
 800af24:	2b00      	cmp	r3, #0
 800af26:	d00d      	beq.n	800af44 <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Bank1 Registers access */
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 800af28:	4b15      	ldr	r3, [pc, #84]	; (800af80 <HAL_FLASH_Unlock+0x68>)
 800af2a:	4a16      	ldr	r2, [pc, #88]	; (800af84 <HAL_FLASH_Unlock+0x6c>)
 800af2c:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 800af2e:	4b14      	ldr	r3, [pc, #80]	; (800af80 <HAL_FLASH_Unlock+0x68>)
 800af30:	4a15      	ldr	r2, [pc, #84]	; (800af88 <HAL_FLASH_Unlock+0x70>)
 800af32:	605a      	str	r2, [r3, #4]

    /* Verify Flash Bank1 is unlocked */
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800af34:	4b12      	ldr	r3, [pc, #72]	; (800af80 <HAL_FLASH_Unlock+0x68>)
 800af36:	68db      	ldr	r3, [r3, #12]
 800af38:	f003 0301 	and.w	r3, r3, #1
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d001      	beq.n	800af44 <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
 800af40:	2301      	movs	r3, #1
 800af42:	e018      	b.n	800af76 <HAL_FLASH_Unlock+0x5e>
    }
  }

#if defined (DUAL_BANK)
  if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 800af44:	4b0e      	ldr	r3, [pc, #56]	; (800af80 <HAL_FLASH_Unlock+0x68>)
 800af46:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800af4a:	f003 0301 	and.w	r3, r3, #1
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d010      	beq.n	800af74 <HAL_FLASH_Unlock+0x5c>
  {
    /* Authorize the FLASH Bank2 Registers access */
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 800af52:	4b0b      	ldr	r3, [pc, #44]	; (800af80 <HAL_FLASH_Unlock+0x68>)
 800af54:	4a0b      	ldr	r2, [pc, #44]	; (800af84 <HAL_FLASH_Unlock+0x6c>)
 800af56:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 800af5a:	4b09      	ldr	r3, [pc, #36]	; (800af80 <HAL_FLASH_Unlock+0x68>)
 800af5c:	4a0a      	ldr	r2, [pc, #40]	; (800af88 <HAL_FLASH_Unlock+0x70>)
 800af5e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

    /* Verify Flash Bank2 is unlocked */
    if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 800af62:	4b07      	ldr	r3, [pc, #28]	; (800af80 <HAL_FLASH_Unlock+0x68>)
 800af64:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800af68:	f003 0301 	and.w	r3, r3, #1
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d001      	beq.n	800af74 <HAL_FLASH_Unlock+0x5c>
    {
      return HAL_ERROR;
 800af70:	2301      	movs	r3, #1
 800af72:	e000      	b.n	800af76 <HAL_FLASH_Unlock+0x5e>
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 800af74:	2300      	movs	r3, #0
}
 800af76:	4618      	mov	r0, r3
 800af78:	46bd      	mov	sp, r7
 800af7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7e:	4770      	bx	lr
 800af80:	52002000 	.word	0x52002000
 800af84:	45670123 	.word	0x45670123
 800af88:	cdef89ab 	.word	0xcdef89ab

0800af8c <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b086      	sub	sp, #24
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	6039      	str	r1, [r7, #0]
  /* Wait for the FLASH operation to complete by polling on QW flag to be reset.
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 800af96:	2304      	movs	r3, #4
 800af98:	617b      	str	r3, [r7, #20]
  uint32_t errorflag = 0;
 800af9a:	2300      	movs	r3, #0
 800af9c:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = HAL_GetTick();
 800af9e:	f7fa ffab 	bl	8005ef8 <HAL_GetTick>
 800afa2:	60f8      	str	r0, [r7, #12]

  assert_param(IS_FLASH_BANK_EXCLUSIVE(Bank));

#if defined (DUAL_BANK)

  if (Bank == FLASH_BANK_2)
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	2b02      	cmp	r3, #2
 800afa8:	d113      	bne.n	800afd2 <FLASH_WaitForLastOperation+0x46>
  {
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
 800afaa:	4b41      	ldr	r3, [pc, #260]	; (800b0b0 <FLASH_WaitForLastOperation+0x124>)
 800afac:	617b      	str	r3, [r7, #20]
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800afae:	e010      	b.n	800afd2 <FLASH_WaitForLastOperation+0x46>
  {
    if(Timeout != HAL_MAX_DELAY)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800afb6:	d00c      	beq.n	800afd2 <FLASH_WaitForLastOperation+0x46>
    {
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800afb8:	f7fa ff9e 	bl	8005ef8 <HAL_GetTick>
 800afbc:	4602      	mov	r2, r0
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	1ad3      	subs	r3, r2, r3
 800afc2:	687a      	ldr	r2, [r7, #4]
 800afc4:	429a      	cmp	r2, r3
 800afc6:	d302      	bcc.n	800afce <FLASH_WaitForLastOperation+0x42>
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d101      	bne.n	800afd2 <FLASH_WaitForLastOperation+0x46>
      {
        return HAL_TIMEOUT;
 800afce:	2303      	movs	r3, #3
 800afd0:	e06a      	b.n	800b0a8 <FLASH_WaitForLastOperation+0x11c>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800afd2:	697a      	ldr	r2, [r7, #20]
 800afd4:	4b37      	ldr	r3, [pc, #220]	; (800b0b4 <FLASH_WaitForLastOperation+0x128>)
 800afd6:	4013      	ands	r3, r2
 800afd8:	697a      	ldr	r2, [r7, #20]
 800afda:	429a      	cmp	r2, r3
 800afdc:	d10a      	bne.n	800aff4 <FLASH_WaitForLastOperation+0x68>
 800afde:	4b36      	ldr	r3, [pc, #216]	; (800b0b8 <FLASH_WaitForLastOperation+0x12c>)
 800afe0:	691a      	ldr	r2, [r3, #16]
 800afe2:	697b      	ldr	r3, [r7, #20]
 800afe4:	4013      	ands	r3, r2
 800afe6:	697a      	ldr	r2, [r7, #20]
 800afe8:	429a      	cmp	r2, r3
 800afea:	bf0c      	ite	eq
 800afec:	2301      	moveq	r3, #1
 800afee:	2300      	movne	r3, #0
 800aff0:	b2db      	uxtb	r3, r3
 800aff2:	e00c      	b.n	800b00e <FLASH_WaitForLastOperation+0x82>
 800aff4:	4b30      	ldr	r3, [pc, #192]	; (800b0b8 <FLASH_WaitForLastOperation+0x12c>)
 800aff6:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800affa:	43da      	mvns	r2, r3
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	4013      	ands	r3, r2
 800b000:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b004:	2b00      	cmp	r3, #0
 800b006:	bf0c      	ite	eq
 800b008:	2301      	moveq	r3, #1
 800b00a:	2300      	movne	r3, #0
 800b00c:	b2db      	uxtb	r3, r3
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d1ce      	bne.n	800afb0 <FLASH_WaitForLastOperation+0x24>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	2b01      	cmp	r3, #1
 800b016:	d105      	bne.n	800b024 <FLASH_WaitForLastOperation+0x98>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 800b018:	4b27      	ldr	r3, [pc, #156]	; (800b0b8 <FLASH_WaitForLastOperation+0x12c>)
 800b01a:	691a      	ldr	r2, [r3, #16]
 800b01c:	4b27      	ldr	r3, [pc, #156]	; (800b0bc <FLASH_WaitForLastOperation+0x130>)
 800b01e:	4013      	ands	r3, r2
 800b020:	613b      	str	r3, [r7, #16]
 800b022:	e007      	b.n	800b034 <FLASH_WaitForLastOperation+0xa8>
  }
#if defined (DUAL_BANK)
  else
  {
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
 800b024:	4b24      	ldr	r3, [pc, #144]	; (800b0b8 <FLASH_WaitForLastOperation+0x12c>)
 800b026:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 800b02a:	4b24      	ldr	r3, [pc, #144]	; (800b0bc <FLASH_WaitForLastOperation+0x130>)
 800b02c:	4013      	ands	r3, r2
 800b02e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b032:	613b      	str	r3, [r7, #16]
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 800b034:	693b      	ldr	r3, [r7, #16]
 800b036:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d017      	beq.n	800b06e <FLASH_WaitForLastOperation+0xe2>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 800b03e:	4b20      	ldr	r3, [pc, #128]	; (800b0c0 <FLASH_WaitForLastOperation+0x134>)
 800b040:	699a      	ldr	r2, [r3, #24]
 800b042:	693b      	ldr	r3, [r7, #16]
 800b044:	4313      	orrs	r3, r2
 800b046:	4a1e      	ldr	r2, [pc, #120]	; (800b0c0 <FLASH_WaitForLastOperation+0x134>)
 800b048:	6193      	str	r3, [r2, #24]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 800b04a:	693a      	ldr	r2, [r7, #16]
 800b04c:	4b19      	ldr	r3, [pc, #100]	; (800b0b4 <FLASH_WaitForLastOperation+0x128>)
 800b04e:	4013      	ands	r3, r2
 800b050:	693a      	ldr	r2, [r7, #16]
 800b052:	429a      	cmp	r2, r3
 800b054:	d103      	bne.n	800b05e <FLASH_WaitForLastOperation+0xd2>
 800b056:	4a18      	ldr	r2, [pc, #96]	; (800b0b8 <FLASH_WaitForLastOperation+0x12c>)
 800b058:	693b      	ldr	r3, [r7, #16]
 800b05a:	6153      	str	r3, [r2, #20]
 800b05c:	e005      	b.n	800b06a <FLASH_WaitForLastOperation+0xde>
 800b05e:	4a16      	ldr	r2, [pc, #88]	; (800b0b8 <FLASH_WaitForLastOperation+0x12c>)
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b066:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

    return HAL_ERROR;
 800b06a:	2301      	movs	r3, #1
 800b06c:	e01c      	b.n	800b0a8 <FLASH_WaitForLastOperation+0x11c>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	2b01      	cmp	r3, #1
 800b072:	d10b      	bne.n	800b08c <FLASH_WaitForLastOperation+0x100>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 800b074:	4b10      	ldr	r3, [pc, #64]	; (800b0b8 <FLASH_WaitForLastOperation+0x12c>)
 800b076:	691b      	ldr	r3, [r3, #16]
 800b078:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b07c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b080:	d111      	bne.n	800b0a6 <FLASH_WaitForLastOperation+0x11a>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 800b082:	4b0d      	ldr	r3, [pc, #52]	; (800b0b8 <FLASH_WaitForLastOperation+0x12c>)
 800b084:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b088:	615a      	str	r2, [r3, #20]
 800b08a:	e00c      	b.n	800b0a6 <FLASH_WaitForLastOperation+0x11a>
    }
  }
#if defined (DUAL_BANK)
  else
  {
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_EOP_BANK2))
 800b08c:	4b0a      	ldr	r3, [pc, #40]	; (800b0b8 <FLASH_WaitForLastOperation+0x12c>)
 800b08e:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800b092:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b096:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b09a:	d104      	bne.n	800b0a6 <FLASH_WaitForLastOperation+0x11a>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 800b09c:	4b06      	ldr	r3, [pc, #24]	; (800b0b8 <FLASH_WaitForLastOperation+0x12c>)
 800b09e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b0a2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 800b0a6:	2300      	movs	r3, #0
}
 800b0a8:	4618      	mov	r0, r3
 800b0aa:	3718      	adds	r7, #24
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}
 800b0b0:	80000004 	.word	0x80000004
 800b0b4:	1fef000f 	.word	0x1fef000f
 800b0b8:	52002000 	.word	0x52002000
 800b0bc:	17ee0000 	.word	0x17ee0000
 800b0c0:	24002000 	.word	0x24002000

0800b0c4 <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b084      	sub	sp, #16
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
 800b0cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
  assert_param(IS_FLASH_BANK(pEraseInit->Banks));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800b0d2:	4b5e      	ldr	r3, [pc, #376]	; (800b24c <HAL_FLASHEx_Erase+0x188>)
 800b0d4:	7d1b      	ldrb	r3, [r3, #20]
 800b0d6:	2b01      	cmp	r3, #1
 800b0d8:	d101      	bne.n	800b0de <HAL_FLASHEx_Erase+0x1a>
 800b0da:	2302      	movs	r3, #2
 800b0dc:	e0b2      	b.n	800b244 <HAL_FLASHEx_Erase+0x180>
 800b0de:	4b5b      	ldr	r3, [pc, #364]	; (800b24c <HAL_FLASHEx_Erase+0x188>)
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	751a      	strb	r2, [r3, #20]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800b0e4:	4b59      	ldr	r3, [pc, #356]	; (800b24c <HAL_FLASHEx_Erase+0x188>)
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	619a      	str	r2, [r3, #24]

  /* Wait for last operation to be completed on Bank1 */
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	685b      	ldr	r3, [r3, #4]
 800b0ee:	f003 0301 	and.w	r3, r3, #1
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d009      	beq.n	800b10a <HAL_FLASHEx_Erase+0x46>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800b0f6:	2101      	movs	r1, #1
 800b0f8:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b0fc:	f7ff ff46 	bl	800af8c <FLASH_WaitForLastOperation>
 800b100:	4603      	mov	r3, r0
 800b102:	2b00      	cmp	r3, #0
 800b104:	d001      	beq.n	800b10a <HAL_FLASHEx_Erase+0x46>
    {
      status = HAL_ERROR;
 800b106:	2301      	movs	r3, #1
 800b108:	73fb      	strb	r3, [r7, #15]
    }
  }

#if defined (DUAL_BANK)
  /* Wait for last operation to be completed on Bank2 */
  if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	685b      	ldr	r3, [r3, #4]
 800b10e:	f003 0302 	and.w	r3, r3, #2
 800b112:	2b00      	cmp	r3, #0
 800b114:	d009      	beq.n	800b12a <HAL_FLASHEx_Erase+0x66>
  {
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800b116:	2102      	movs	r1, #2
 800b118:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b11c:	f7ff ff36 	bl	800af8c <FLASH_WaitForLastOperation>
 800b120:	4603      	mov	r3, r0
 800b122:	2b00      	cmp	r3, #0
 800b124:	d001      	beq.n	800b12a <HAL_FLASHEx_Erase+0x66>
    {
      status = HAL_ERROR;
 800b126:	2301      	movs	r3, #1
 800b128:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* DUAL_BANK */

  if(status == HAL_OK)
 800b12a:	7bfb      	ldrb	r3, [r7, #15]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	f040 8085 	bne.w	800b23c <HAL_FLASHEx_Erase+0x178>
  {
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	2b01      	cmp	r3, #1
 800b138:	d136      	bne.n	800b1a8 <HAL_FLASHEx_Erase+0xe4>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	691a      	ldr	r2, [r3, #16]
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	685b      	ldr	r3, [r3, #4]
 800b142:	4619      	mov	r1, r3
 800b144:	4610      	mov	r0, r2
 800b146:	f000 f887 	bl	800b258 <FLASH_MassErase>

      /* Wait for last operation to be completed on Bank 1 */
      if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	685b      	ldr	r3, [r3, #4]
 800b14e:	f003 0301 	and.w	r3, r3, #1
 800b152:	2b00      	cmp	r3, #0
 800b154:	d00f      	beq.n	800b176 <HAL_FLASHEx_Erase+0xb2>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800b156:	2101      	movs	r1, #1
 800b158:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b15c:	f7ff ff16 	bl	800af8c <FLASH_WaitForLastOperation>
 800b160:	4603      	mov	r3, r0
 800b162:	2b00      	cmp	r3, #0
 800b164:	d001      	beq.n	800b16a <HAL_FLASHEx_Erase+0xa6>
        {
          status = HAL_ERROR;
 800b166:	2301      	movs	r3, #1
 800b168:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank1 BER Bit */
        FLASH->CR1 &= (~FLASH_CR_BER);
 800b16a:	4b39      	ldr	r3, [pc, #228]	; (800b250 <HAL_FLASHEx_Erase+0x18c>)
 800b16c:	68db      	ldr	r3, [r3, #12]
 800b16e:	4a38      	ldr	r2, [pc, #224]	; (800b250 <HAL_FLASHEx_Erase+0x18c>)
 800b170:	f023 0308 	bic.w	r3, r3, #8
 800b174:	60d3      	str	r3, [r2, #12]
      }
#if defined (DUAL_BANK)
      /* Wait for last operation to be completed on Bank 2 */
      if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	685b      	ldr	r3, [r3, #4]
 800b17a:	f003 0302 	and.w	r3, r3, #2
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d05c      	beq.n	800b23c <HAL_FLASHEx_Erase+0x178>
      {
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800b182:	2102      	movs	r1, #2
 800b184:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b188:	f7ff ff00 	bl	800af8c <FLASH_WaitForLastOperation>
 800b18c:	4603      	mov	r3, r0
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d001      	beq.n	800b196 <HAL_FLASHEx_Erase+0xd2>
        {
          status = HAL_ERROR;
 800b192:	2301      	movs	r3, #1
 800b194:	73fb      	strb	r3, [r7, #15]
        }
        /* if the erase operation is completed, disable the Bank2 BER Bit */
        FLASH->CR2 &= (~FLASH_CR_BER);
 800b196:	4b2e      	ldr	r3, [pc, #184]	; (800b250 <HAL_FLASHEx_Erase+0x18c>)
 800b198:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800b19c:	4a2c      	ldr	r2, [pc, #176]	; (800b250 <HAL_FLASHEx_Erase+0x18c>)
 800b19e:	f023 0308 	bic.w	r3, r3, #8
 800b1a2:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 800b1a6:	e049      	b.n	800b23c <HAL_FLASHEx_Erase+0x178>
#endif /* DUAL_BANK */
    }
    else
    {
      /*Initialization of SectorError variable*/
      *SectorError = 0xFFFFFFFFU;
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b1ae:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	689b      	ldr	r3, [r3, #8]
 800b1b4:	60bb      	str	r3, [r7, #8]
 800b1b6:	e039      	b.n	800b22c <HAL_FLASHEx_Erase+0x168>
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	6859      	ldr	r1, [r3, #4]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	691b      	ldr	r3, [r3, #16]
 800b1c0:	461a      	mov	r2, r3
 800b1c2:	68b8      	ldr	r0, [r7, #8]
 800b1c4:	f000 f8b2 	bl	800b32c <FLASH_Erase_Sector>

        if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	685b      	ldr	r3, [r3, #4]
 800b1cc:	f003 0301 	and.w	r3, r3, #1
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d00c      	beq.n	800b1ee <HAL_FLASHEx_Erase+0x12a>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 800b1d4:	2101      	movs	r1, #1
 800b1d6:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b1da:	f7ff fed7 	bl	800af8c <FLASH_WaitForLastOperation>
 800b1de:	4603      	mov	r3, r0
 800b1e0:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 800b1e2:	4b1b      	ldr	r3, [pc, #108]	; (800b250 <HAL_FLASHEx_Erase+0x18c>)
 800b1e4:	68da      	ldr	r2, [r3, #12]
 800b1e6:	491a      	ldr	r1, [pc, #104]	; (800b250 <HAL_FLASHEx_Erase+0x18c>)
 800b1e8:	4b1a      	ldr	r3, [pc, #104]	; (800b254 <HAL_FLASHEx_Erase+0x190>)
 800b1ea:	4013      	ands	r3, r2
 800b1ec:	60cb      	str	r3, [r1, #12]
        }
#if defined (DUAL_BANK)
        if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	685b      	ldr	r3, [r3, #4]
 800b1f2:	f003 0302 	and.w	r3, r3, #2
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d00e      	beq.n	800b218 <HAL_FLASHEx_Erase+0x154>
        {
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2);
 800b1fa:	2102      	movs	r1, #2
 800b1fc:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b200:	f7ff fec4 	bl	800af8c <FLASH_WaitForLastOperation>
 800b204:	4603      	mov	r3, r0
 800b206:	73fb      	strb	r3, [r7, #15]

          /* If the erase operation is completed, disable the SER Bit */
          FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 800b208:	4b11      	ldr	r3, [pc, #68]	; (800b250 <HAL_FLASHEx_Erase+0x18c>)
 800b20a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800b20e:	4910      	ldr	r1, [pc, #64]	; (800b250 <HAL_FLASHEx_Erase+0x18c>)
 800b210:	4b10      	ldr	r3, [pc, #64]	; (800b254 <HAL_FLASHEx_Erase+0x190>)
 800b212:	4013      	ands	r3, r2
 800b214:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
        }
#endif /* DUAL_BANK */

        if(status != HAL_OK)
 800b218:	7bfb      	ldrb	r3, [r7, #15]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d003      	beq.n	800b226 <HAL_FLASHEx_Erase+0x162>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	68ba      	ldr	r2, [r7, #8]
 800b222:	601a      	str	r2, [r3, #0]
          break;
 800b224:	e00a      	b.n	800b23c <HAL_FLASHEx_Erase+0x178>
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 800b226:	68bb      	ldr	r3, [r7, #8]
 800b228:	3301      	adds	r3, #1
 800b22a:	60bb      	str	r3, [r7, #8]
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	68da      	ldr	r2, [r3, #12]
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	689b      	ldr	r3, [r3, #8]
 800b234:	4413      	add	r3, r2
 800b236:	68ba      	ldr	r2, [r7, #8]
 800b238:	429a      	cmp	r2, r3
 800b23a:	d3bd      	bcc.n	800b1b8 <HAL_FLASHEx_Erase+0xf4>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800b23c:	4b03      	ldr	r3, [pc, #12]	; (800b24c <HAL_FLASHEx_Erase+0x188>)
 800b23e:	2200      	movs	r2, #0
 800b240:	751a      	strb	r2, [r3, #20]

  return status;
 800b242:	7bfb      	ldrb	r3, [r7, #15]
}
 800b244:	4618      	mov	r0, r3
 800b246:	3710      	adds	r7, #16
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}
 800b24c:	24002000 	.word	0x24002000
 800b250:	52002000 	.word	0x52002000
 800b254:	fffff8fb 	.word	0xfffff8fb

0800b258 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint32_t VoltageRange, uint32_t Banks)
{
 800b258:	b480      	push	{r7}
 800b25a:	b083      	sub	sp, #12
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
 800b260:	6039      	str	r1, [r7, #0]
#endif /* FLASH_CR_PSIZE */
  assert_param(IS_FLASH_BANK(Banks));

#if defined (DUAL_BANK)
  /* Flash Mass Erase */
  if((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	f003 0303 	and.w	r3, r3, #3
 800b268:	2b03      	cmp	r3, #3
 800b26a:	d122      	bne.n	800b2b2 <FLASH_MassErase+0x5a>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange for Bank1 and Bank2 */
    FLASH->CR1 &= (~FLASH_CR_PSIZE);
 800b26c:	4b2e      	ldr	r3, [pc, #184]	; (800b328 <FLASH_MassErase+0xd0>)
 800b26e:	68db      	ldr	r3, [r3, #12]
 800b270:	4a2d      	ldr	r2, [pc, #180]	; (800b328 <FLASH_MassErase+0xd0>)
 800b272:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800b276:	60d3      	str	r3, [r2, #12]
    FLASH->CR2 &= (~FLASH_CR_PSIZE);
 800b278:	4b2b      	ldr	r3, [pc, #172]	; (800b328 <FLASH_MassErase+0xd0>)
 800b27a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800b27e:	4a2a      	ldr	r2, [pc, #168]	; (800b328 <FLASH_MassErase+0xd0>)
 800b280:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800b284:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c

    /* Set voltage range */
    FLASH->CR1 |= VoltageRange;
 800b288:	4b27      	ldr	r3, [pc, #156]	; (800b328 <FLASH_MassErase+0xd0>)
 800b28a:	68da      	ldr	r2, [r3, #12]
 800b28c:	4926      	ldr	r1, [pc, #152]	; (800b328 <FLASH_MassErase+0xd0>)
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	4313      	orrs	r3, r2
 800b292:	60cb      	str	r3, [r1, #12]
    FLASH->CR2 |= VoltageRange;
 800b294:	4b24      	ldr	r3, [pc, #144]	; (800b328 <FLASH_MassErase+0xd0>)
 800b296:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800b29a:	4923      	ldr	r1, [pc, #140]	; (800b328 <FLASH_MassErase+0xd0>)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	4313      	orrs	r3, r2
 800b2a0:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
#endif /* FLASH_CR_PSIZE */

    /* Set Mass Erase Bit */
    FLASH->OPTCR |= FLASH_OPTCR_MER;
 800b2a4:	4b20      	ldr	r3, [pc, #128]	; (800b328 <FLASH_MassErase+0xd0>)
 800b2a6:	699b      	ldr	r3, [r3, #24]
 800b2a8:	4a1f      	ldr	r2, [pc, #124]	; (800b328 <FLASH_MassErase+0xd0>)
 800b2aa:	f043 0310 	orr.w	r3, r3, #16
 800b2ae:	6193      	str	r3, [r2, #24]
      /* Erase Bank2 */
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
    }
#endif /* DUAL_BANK */
  }
}
 800b2b0:	e033      	b.n	800b31a <FLASH_MassErase+0xc2>
    if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	f003 0301 	and.w	r3, r3, #1
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d011      	beq.n	800b2e0 <FLASH_MassErase+0x88>
      FLASH->CR1 &= (~FLASH_CR_PSIZE);
 800b2bc:	4b1a      	ldr	r3, [pc, #104]	; (800b328 <FLASH_MassErase+0xd0>)
 800b2be:	68db      	ldr	r3, [r3, #12]
 800b2c0:	4a19      	ldr	r2, [pc, #100]	; (800b328 <FLASH_MassErase+0xd0>)
 800b2c2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800b2c6:	60d3      	str	r3, [r2, #12]
      FLASH->CR1 |=  VoltageRange;
 800b2c8:	4b17      	ldr	r3, [pc, #92]	; (800b328 <FLASH_MassErase+0xd0>)
 800b2ca:	68da      	ldr	r2, [r3, #12]
 800b2cc:	4916      	ldr	r1, [pc, #88]	; (800b328 <FLASH_MassErase+0xd0>)
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	4313      	orrs	r3, r2
 800b2d2:	60cb      	str	r3, [r1, #12]
      FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START);
 800b2d4:	4b14      	ldr	r3, [pc, #80]	; (800b328 <FLASH_MassErase+0xd0>)
 800b2d6:	68db      	ldr	r3, [r3, #12]
 800b2d8:	4a13      	ldr	r2, [pc, #76]	; (800b328 <FLASH_MassErase+0xd0>)
 800b2da:	f043 0388 	orr.w	r3, r3, #136	; 0x88
 800b2de:	60d3      	str	r3, [r2, #12]
    if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	f003 0302 	and.w	r3, r3, #2
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d017      	beq.n	800b31a <FLASH_MassErase+0xc2>
      FLASH->CR2 &= (~FLASH_CR_PSIZE);
 800b2ea:	4b0f      	ldr	r3, [pc, #60]	; (800b328 <FLASH_MassErase+0xd0>)
 800b2ec:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800b2f0:	4a0d      	ldr	r2, [pc, #52]	; (800b328 <FLASH_MassErase+0xd0>)
 800b2f2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800b2f6:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
      FLASH->CR2 |= VoltageRange;
 800b2fa:	4b0b      	ldr	r3, [pc, #44]	; (800b328 <FLASH_MassErase+0xd0>)
 800b2fc:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800b300:	4909      	ldr	r1, [pc, #36]	; (800b328 <FLASH_MassErase+0xd0>)
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	4313      	orrs	r3, r2
 800b306:	f8c1 310c 	str.w	r3, [r1, #268]	; 0x10c
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
 800b30a:	4b07      	ldr	r3, [pc, #28]	; (800b328 <FLASH_MassErase+0xd0>)
 800b30c:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800b310:	4a05      	ldr	r2, [pc, #20]	; (800b328 <FLASH_MassErase+0xd0>)
 800b312:	f043 0388 	orr.w	r3, r3, #136	; 0x88
 800b316:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
}
 800b31a:	bf00      	nop
 800b31c:	370c      	adds	r7, #12
 800b31e:	46bd      	mov	sp, r7
 800b320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b324:	4770      	bx	lr
 800b326:	bf00      	nop
 800b328:	52002000 	.word	0x52002000

0800b32c <FLASH_Erase_Sector>:
  *            @arg FLASH_VOLTAGE_RANGE_4 : Flash program/erase by 64 bits
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks, uint32_t VoltageRange)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b085      	sub	sp, #20
 800b330:	af00      	add	r7, sp, #0
 800b332:	60f8      	str	r0, [r7, #12]
 800b334:	60b9      	str	r1, [r7, #8]
 800b336:	607a      	str	r2, [r7, #4]
  assert_param(IS_VOLTAGERANGE(VoltageRange));
#else
  UNUSED(VoltageRange);
#endif /* FLASH_CR_PSIZE */

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	f003 0301 	and.w	r3, r3, #1
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d010      	beq.n	800b364 <FLASH_Erase_Sector+0x38>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank1 */
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 800b342:	4b18      	ldr	r3, [pc, #96]	; (800b3a4 <FLASH_Erase_Sector+0x78>)
 800b344:	68db      	ldr	r3, [r3, #12]
 800b346:	4a17      	ldr	r2, [pc, #92]	; (800b3a4 <FLASH_Erase_Sector+0x78>)
 800b348:	f423 63e6 	bic.w	r3, r3, #1840	; 0x730
 800b34c:	60d3      	str	r3, [r2, #12]

    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800b34e:	4b15      	ldr	r3, [pc, #84]	; (800b3a4 <FLASH_Erase_Sector+0x78>)
 800b350:	68da      	ldr	r2, [r3, #12]
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	0219      	lsls	r1, r3, #8
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	430b      	orrs	r3, r1
 800b35a:	4313      	orrs	r3, r2
 800b35c:	4a11      	ldr	r2, [pc, #68]	; (800b3a4 <FLASH_Erase_Sector+0x78>)
 800b35e:	f043 0384 	orr.w	r3, r3, #132	; 0x84
 800b362:	60d3      	str	r3, [r2, #12]
    FLASH->CR1 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	f003 0302 	and.w	r3, r3, #2
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d014      	beq.n	800b398 <FLASH_Erase_Sector+0x6c>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange and Sector Number for Bank2 */
    FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 800b36e:	4b0d      	ldr	r3, [pc, #52]	; (800b3a4 <FLASH_Erase_Sector+0x78>)
 800b370:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800b374:	4a0b      	ldr	r2, [pc, #44]	; (800b3a4 <FLASH_Erase_Sector+0x78>)
 800b376:	f423 63e6 	bic.w	r3, r3, #1840	; 0x730
 800b37a:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | VoltageRange  | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800b37e:	4b09      	ldr	r3, [pc, #36]	; (800b3a4 <FLASH_Erase_Sector+0x78>)
 800b380:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	0219      	lsls	r1, r3, #8
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	430b      	orrs	r3, r1
 800b38c:	4313      	orrs	r3, r2
 800b38e:	4a05      	ldr	r2, [pc, #20]	; (800b3a4 <FLASH_Erase_Sector+0x78>)
 800b390:	f043 0384 	orr.w	r3, r3, #132	; 0x84
 800b394:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c

    FLASH->CR2 |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
#endif /* FLASH_CR_PSIZE */
  }
#endif /* DUAL_BANK */
}
 800b398:	bf00      	nop
 800b39a:	3714      	adds	r7, #20
 800b39c:	46bd      	mov	sp, r7
 800b39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a2:	4770      	bx	lr
 800b3a4:	52002000 	.word	0x52002000

0800b3a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b089      	sub	sp, #36	; 0x24
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
 800b3b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b3b6:	4b89      	ldr	r3, [pc, #548]	; (800b5dc <HAL_GPIO_Init+0x234>)
 800b3b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b3ba:	e194      	b.n	800b6e6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	681a      	ldr	r2, [r3, #0]
 800b3c0:	2101      	movs	r1, #1
 800b3c2:	69fb      	ldr	r3, [r7, #28]
 800b3c4:	fa01 f303 	lsl.w	r3, r1, r3
 800b3c8:	4013      	ands	r3, r2
 800b3ca:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	f000 8186 	beq.w	800b6e0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	f003 0303 	and.w	r3, r3, #3
 800b3dc:	2b01      	cmp	r3, #1
 800b3de:	d005      	beq.n	800b3ec <HAL_GPIO_Init+0x44>
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	685b      	ldr	r3, [r3, #4]
 800b3e4:	f003 0303 	and.w	r3, r3, #3
 800b3e8:	2b02      	cmp	r3, #2
 800b3ea:	d130      	bne.n	800b44e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	689b      	ldr	r3, [r3, #8]
 800b3f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b3f2:	69fb      	ldr	r3, [r7, #28]
 800b3f4:	005b      	lsls	r3, r3, #1
 800b3f6:	2203      	movs	r2, #3
 800b3f8:	fa02 f303 	lsl.w	r3, r2, r3
 800b3fc:	43db      	mvns	r3, r3
 800b3fe:	69ba      	ldr	r2, [r7, #24]
 800b400:	4013      	ands	r3, r2
 800b402:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b404:	683b      	ldr	r3, [r7, #0]
 800b406:	68da      	ldr	r2, [r3, #12]
 800b408:	69fb      	ldr	r3, [r7, #28]
 800b40a:	005b      	lsls	r3, r3, #1
 800b40c:	fa02 f303 	lsl.w	r3, r2, r3
 800b410:	69ba      	ldr	r2, [r7, #24]
 800b412:	4313      	orrs	r3, r2
 800b414:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	69ba      	ldr	r2, [r7, #24]
 800b41a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	685b      	ldr	r3, [r3, #4]
 800b420:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b422:	2201      	movs	r2, #1
 800b424:	69fb      	ldr	r3, [r7, #28]
 800b426:	fa02 f303 	lsl.w	r3, r2, r3
 800b42a:	43db      	mvns	r3, r3
 800b42c:	69ba      	ldr	r2, [r7, #24]
 800b42e:	4013      	ands	r3, r2
 800b430:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	685b      	ldr	r3, [r3, #4]
 800b436:	091b      	lsrs	r3, r3, #4
 800b438:	f003 0201 	and.w	r2, r3, #1
 800b43c:	69fb      	ldr	r3, [r7, #28]
 800b43e:	fa02 f303 	lsl.w	r3, r2, r3
 800b442:	69ba      	ldr	r2, [r7, #24]
 800b444:	4313      	orrs	r3, r2
 800b446:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	69ba      	ldr	r2, [r7, #24]
 800b44c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	685b      	ldr	r3, [r3, #4]
 800b452:	f003 0303 	and.w	r3, r3, #3
 800b456:	2b03      	cmp	r3, #3
 800b458:	d017      	beq.n	800b48a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	68db      	ldr	r3, [r3, #12]
 800b45e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b460:	69fb      	ldr	r3, [r7, #28]
 800b462:	005b      	lsls	r3, r3, #1
 800b464:	2203      	movs	r2, #3
 800b466:	fa02 f303 	lsl.w	r3, r2, r3
 800b46a:	43db      	mvns	r3, r3
 800b46c:	69ba      	ldr	r2, [r7, #24]
 800b46e:	4013      	ands	r3, r2
 800b470:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	689a      	ldr	r2, [r3, #8]
 800b476:	69fb      	ldr	r3, [r7, #28]
 800b478:	005b      	lsls	r3, r3, #1
 800b47a:	fa02 f303 	lsl.w	r3, r2, r3
 800b47e:	69ba      	ldr	r2, [r7, #24]
 800b480:	4313      	orrs	r3, r2
 800b482:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	69ba      	ldr	r2, [r7, #24]
 800b488:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	685b      	ldr	r3, [r3, #4]
 800b48e:	f003 0303 	and.w	r3, r3, #3
 800b492:	2b02      	cmp	r3, #2
 800b494:	d123      	bne.n	800b4de <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b496:	69fb      	ldr	r3, [r7, #28]
 800b498:	08da      	lsrs	r2, r3, #3
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	3208      	adds	r2, #8
 800b49e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b4a4:	69fb      	ldr	r3, [r7, #28]
 800b4a6:	f003 0307 	and.w	r3, r3, #7
 800b4aa:	009b      	lsls	r3, r3, #2
 800b4ac:	220f      	movs	r2, #15
 800b4ae:	fa02 f303 	lsl.w	r3, r2, r3
 800b4b2:	43db      	mvns	r3, r3
 800b4b4:	69ba      	ldr	r2, [r7, #24]
 800b4b6:	4013      	ands	r3, r2
 800b4b8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	691a      	ldr	r2, [r3, #16]
 800b4be:	69fb      	ldr	r3, [r7, #28]
 800b4c0:	f003 0307 	and.w	r3, r3, #7
 800b4c4:	009b      	lsls	r3, r3, #2
 800b4c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b4ca:	69ba      	ldr	r2, [r7, #24]
 800b4cc:	4313      	orrs	r3, r2
 800b4ce:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b4d0:	69fb      	ldr	r3, [r7, #28]
 800b4d2:	08da      	lsrs	r2, r3, #3
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	3208      	adds	r2, #8
 800b4d8:	69b9      	ldr	r1, [r7, #24]
 800b4da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b4e4:	69fb      	ldr	r3, [r7, #28]
 800b4e6:	005b      	lsls	r3, r3, #1
 800b4e8:	2203      	movs	r2, #3
 800b4ea:	fa02 f303 	lsl.w	r3, r2, r3
 800b4ee:	43db      	mvns	r3, r3
 800b4f0:	69ba      	ldr	r2, [r7, #24]
 800b4f2:	4013      	ands	r3, r2
 800b4f4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	685b      	ldr	r3, [r3, #4]
 800b4fa:	f003 0203 	and.w	r2, r3, #3
 800b4fe:	69fb      	ldr	r3, [r7, #28]
 800b500:	005b      	lsls	r3, r3, #1
 800b502:	fa02 f303 	lsl.w	r3, r2, r3
 800b506:	69ba      	ldr	r2, [r7, #24]
 800b508:	4313      	orrs	r3, r2
 800b50a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	69ba      	ldr	r2, [r7, #24]
 800b510:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	685b      	ldr	r3, [r3, #4]
 800b516:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	f000 80e0 	beq.w	800b6e0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b520:	4b2f      	ldr	r3, [pc, #188]	; (800b5e0 <HAL_GPIO_Init+0x238>)
 800b522:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b526:	4a2e      	ldr	r2, [pc, #184]	; (800b5e0 <HAL_GPIO_Init+0x238>)
 800b528:	f043 0302 	orr.w	r3, r3, #2
 800b52c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800b530:	4b2b      	ldr	r3, [pc, #172]	; (800b5e0 <HAL_GPIO_Init+0x238>)
 800b532:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800b536:	f003 0302 	and.w	r3, r3, #2
 800b53a:	60fb      	str	r3, [r7, #12]
 800b53c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b53e:	4a29      	ldr	r2, [pc, #164]	; (800b5e4 <HAL_GPIO_Init+0x23c>)
 800b540:	69fb      	ldr	r3, [r7, #28]
 800b542:	089b      	lsrs	r3, r3, #2
 800b544:	3302      	adds	r3, #2
 800b546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b54a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b54c:	69fb      	ldr	r3, [r7, #28]
 800b54e:	f003 0303 	and.w	r3, r3, #3
 800b552:	009b      	lsls	r3, r3, #2
 800b554:	220f      	movs	r2, #15
 800b556:	fa02 f303 	lsl.w	r3, r2, r3
 800b55a:	43db      	mvns	r3, r3
 800b55c:	69ba      	ldr	r2, [r7, #24]
 800b55e:	4013      	ands	r3, r2
 800b560:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	4a20      	ldr	r2, [pc, #128]	; (800b5e8 <HAL_GPIO_Init+0x240>)
 800b566:	4293      	cmp	r3, r2
 800b568:	d052      	beq.n	800b610 <HAL_GPIO_Init+0x268>
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	4a1f      	ldr	r2, [pc, #124]	; (800b5ec <HAL_GPIO_Init+0x244>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d031      	beq.n	800b5d6 <HAL_GPIO_Init+0x22e>
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	4a1e      	ldr	r2, [pc, #120]	; (800b5f0 <HAL_GPIO_Init+0x248>)
 800b576:	4293      	cmp	r3, r2
 800b578:	d02b      	beq.n	800b5d2 <HAL_GPIO_Init+0x22a>
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	4a1d      	ldr	r2, [pc, #116]	; (800b5f4 <HAL_GPIO_Init+0x24c>)
 800b57e:	4293      	cmp	r3, r2
 800b580:	d025      	beq.n	800b5ce <HAL_GPIO_Init+0x226>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	4a1c      	ldr	r2, [pc, #112]	; (800b5f8 <HAL_GPIO_Init+0x250>)
 800b586:	4293      	cmp	r3, r2
 800b588:	d01f      	beq.n	800b5ca <HAL_GPIO_Init+0x222>
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	4a1b      	ldr	r2, [pc, #108]	; (800b5fc <HAL_GPIO_Init+0x254>)
 800b58e:	4293      	cmp	r3, r2
 800b590:	d019      	beq.n	800b5c6 <HAL_GPIO_Init+0x21e>
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	4a1a      	ldr	r2, [pc, #104]	; (800b600 <HAL_GPIO_Init+0x258>)
 800b596:	4293      	cmp	r3, r2
 800b598:	d013      	beq.n	800b5c2 <HAL_GPIO_Init+0x21a>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	4a19      	ldr	r2, [pc, #100]	; (800b604 <HAL_GPIO_Init+0x25c>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d00d      	beq.n	800b5be <HAL_GPIO_Init+0x216>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	4a18      	ldr	r2, [pc, #96]	; (800b608 <HAL_GPIO_Init+0x260>)
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	d007      	beq.n	800b5ba <HAL_GPIO_Init+0x212>
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	4a17      	ldr	r2, [pc, #92]	; (800b60c <HAL_GPIO_Init+0x264>)
 800b5ae:	4293      	cmp	r3, r2
 800b5b0:	d101      	bne.n	800b5b6 <HAL_GPIO_Init+0x20e>
 800b5b2:	2309      	movs	r3, #9
 800b5b4:	e02d      	b.n	800b612 <HAL_GPIO_Init+0x26a>
 800b5b6:	230a      	movs	r3, #10
 800b5b8:	e02b      	b.n	800b612 <HAL_GPIO_Init+0x26a>
 800b5ba:	2308      	movs	r3, #8
 800b5bc:	e029      	b.n	800b612 <HAL_GPIO_Init+0x26a>
 800b5be:	2307      	movs	r3, #7
 800b5c0:	e027      	b.n	800b612 <HAL_GPIO_Init+0x26a>
 800b5c2:	2306      	movs	r3, #6
 800b5c4:	e025      	b.n	800b612 <HAL_GPIO_Init+0x26a>
 800b5c6:	2305      	movs	r3, #5
 800b5c8:	e023      	b.n	800b612 <HAL_GPIO_Init+0x26a>
 800b5ca:	2304      	movs	r3, #4
 800b5cc:	e021      	b.n	800b612 <HAL_GPIO_Init+0x26a>
 800b5ce:	2303      	movs	r3, #3
 800b5d0:	e01f      	b.n	800b612 <HAL_GPIO_Init+0x26a>
 800b5d2:	2302      	movs	r3, #2
 800b5d4:	e01d      	b.n	800b612 <HAL_GPIO_Init+0x26a>
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	e01b      	b.n	800b612 <HAL_GPIO_Init+0x26a>
 800b5da:	bf00      	nop
 800b5dc:	58000080 	.word	0x58000080
 800b5e0:	58024400 	.word	0x58024400
 800b5e4:	58000400 	.word	0x58000400
 800b5e8:	58020000 	.word	0x58020000
 800b5ec:	58020400 	.word	0x58020400
 800b5f0:	58020800 	.word	0x58020800
 800b5f4:	58020c00 	.word	0x58020c00
 800b5f8:	58021000 	.word	0x58021000
 800b5fc:	58021400 	.word	0x58021400
 800b600:	58021800 	.word	0x58021800
 800b604:	58021c00 	.word	0x58021c00
 800b608:	58022000 	.word	0x58022000
 800b60c:	58022400 	.word	0x58022400
 800b610:	2300      	movs	r3, #0
 800b612:	69fa      	ldr	r2, [r7, #28]
 800b614:	f002 0203 	and.w	r2, r2, #3
 800b618:	0092      	lsls	r2, r2, #2
 800b61a:	4093      	lsls	r3, r2
 800b61c:	69ba      	ldr	r2, [r7, #24]
 800b61e:	4313      	orrs	r3, r2
 800b620:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b622:	4938      	ldr	r1, [pc, #224]	; (800b704 <HAL_GPIO_Init+0x35c>)
 800b624:	69fb      	ldr	r3, [r7, #28]
 800b626:	089b      	lsrs	r3, r3, #2
 800b628:	3302      	adds	r3, #2
 800b62a:	69ba      	ldr	r2, [r7, #24]
 800b62c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b630:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b638:	693b      	ldr	r3, [r7, #16]
 800b63a:	43db      	mvns	r3, r3
 800b63c:	69ba      	ldr	r2, [r7, #24]
 800b63e:	4013      	ands	r3, r2
 800b640:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	685b      	ldr	r3, [r3, #4]
 800b646:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d003      	beq.n	800b656 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800b64e:	69ba      	ldr	r2, [r7, #24]
 800b650:	693b      	ldr	r3, [r7, #16]
 800b652:	4313      	orrs	r3, r2
 800b654:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800b656:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b65a:	69bb      	ldr	r3, [r7, #24]
 800b65c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800b65e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b662:	685b      	ldr	r3, [r3, #4]
 800b664:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b666:	693b      	ldr	r3, [r7, #16]
 800b668:	43db      	mvns	r3, r3
 800b66a:	69ba      	ldr	r2, [r7, #24]
 800b66c:	4013      	ands	r3, r2
 800b66e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b670:	683b      	ldr	r3, [r7, #0]
 800b672:	685b      	ldr	r3, [r3, #4]
 800b674:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d003      	beq.n	800b684 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800b67c:	69ba      	ldr	r2, [r7, #24]
 800b67e:	693b      	ldr	r3, [r7, #16]
 800b680:	4313      	orrs	r3, r2
 800b682:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800b684:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b688:	69bb      	ldr	r3, [r7, #24]
 800b68a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800b68c:	697b      	ldr	r3, [r7, #20]
 800b68e:	685b      	ldr	r3, [r3, #4]
 800b690:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	43db      	mvns	r3, r3
 800b696:	69ba      	ldr	r2, [r7, #24]
 800b698:	4013      	ands	r3, r2
 800b69a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	685b      	ldr	r3, [r3, #4]
 800b6a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d003      	beq.n	800b6b0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800b6a8:	69ba      	ldr	r2, [r7, #24]
 800b6aa:	693b      	ldr	r3, [r7, #16]
 800b6ac:	4313      	orrs	r3, r2
 800b6ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	69ba      	ldr	r2, [r7, #24]
 800b6b4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800b6b6:	697b      	ldr	r3, [r7, #20]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	43db      	mvns	r3, r3
 800b6c0:	69ba      	ldr	r2, [r7, #24]
 800b6c2:	4013      	ands	r3, r2
 800b6c4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	685b      	ldr	r3, [r3, #4]
 800b6ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d003      	beq.n	800b6da <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800b6d2:	69ba      	ldr	r2, [r7, #24]
 800b6d4:	693b      	ldr	r3, [r7, #16]
 800b6d6:	4313      	orrs	r3, r2
 800b6d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800b6da:	697b      	ldr	r3, [r7, #20]
 800b6dc:	69ba      	ldr	r2, [r7, #24]
 800b6de:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800b6e0:	69fb      	ldr	r3, [r7, #28]
 800b6e2:	3301      	adds	r3, #1
 800b6e4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	681a      	ldr	r2, [r3, #0]
 800b6ea:	69fb      	ldr	r3, [r7, #28]
 800b6ec:	fa22 f303 	lsr.w	r3, r2, r3
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	f47f ae63 	bne.w	800b3bc <HAL_GPIO_Init+0x14>
  }
}
 800b6f6:	bf00      	nop
 800b6f8:	bf00      	nop
 800b6fa:	3724      	adds	r7, #36	; 0x24
 800b6fc:	46bd      	mov	sp, r7
 800b6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b702:	4770      	bx	lr
 800b704:	58000400 	.word	0x58000400

0800b708 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b708:	b480      	push	{r7}
 800b70a:	b085      	sub	sp, #20
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
 800b710:	460b      	mov	r3, r1
 800b712:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	691a      	ldr	r2, [r3, #16]
 800b718:	887b      	ldrh	r3, [r7, #2]
 800b71a:	4013      	ands	r3, r2
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d002      	beq.n	800b726 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b720:	2301      	movs	r3, #1
 800b722:	73fb      	strb	r3, [r7, #15]
 800b724:	e001      	b.n	800b72a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b726:	2300      	movs	r3, #0
 800b728:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b72a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b72c:	4618      	mov	r0, r3
 800b72e:	3714      	adds	r7, #20
 800b730:	46bd      	mov	sp, r7
 800b732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b736:	4770      	bx	lr

0800b738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b738:	b480      	push	{r7}
 800b73a:	b083      	sub	sp, #12
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
 800b740:	460b      	mov	r3, r1
 800b742:	807b      	strh	r3, [r7, #2]
 800b744:	4613      	mov	r3, r2
 800b746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b748:	787b      	ldrb	r3, [r7, #1]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d003      	beq.n	800b756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b74e:	887a      	ldrh	r2, [r7, #2]
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800b754:	e003      	b.n	800b75e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b756:	887b      	ldrh	r3, [r7, #2]
 800b758:	041a      	lsls	r2, r3, #16
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	619a      	str	r2, [r3, #24]
}
 800b75e:	bf00      	nop
 800b760:	370c      	adds	r7, #12
 800b762:	46bd      	mov	sp, r7
 800b764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b768:	4770      	bx	lr
	...

0800b76c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b082      	sub	sp, #8
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d101      	bne.n	800b77e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b77a:	2301      	movs	r3, #1
 800b77c:	e08b      	b.n	800b896 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b784:	b2db      	uxtb	r3, r3
 800b786:	2b00      	cmp	r3, #0
 800b788:	d106      	bne.n	800b798 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	2200      	movs	r2, #0
 800b78e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	f7f7 f9c0 	bl	8002b18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2224      	movs	r2, #36	; 0x24
 800b79c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	681a      	ldr	r2, [r3, #0]
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f022 0201 	bic.w	r2, r2, #1
 800b7ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	685a      	ldr	r2, [r3, #4]
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b7bc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	689a      	ldr	r2, [r3, #8]
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b7cc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	68db      	ldr	r3, [r3, #12]
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	d107      	bne.n	800b7e6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	689a      	ldr	r2, [r3, #8]
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b7e2:	609a      	str	r2, [r3, #8]
 800b7e4:	e006      	b.n	800b7f4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	689a      	ldr	r2, [r3, #8]
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b7f2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	68db      	ldr	r3, [r3, #12]
 800b7f8:	2b02      	cmp	r3, #2
 800b7fa:	d108      	bne.n	800b80e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	685a      	ldr	r2, [r3, #4]
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b80a:	605a      	str	r2, [r3, #4]
 800b80c:	e007      	b.n	800b81e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	685a      	ldr	r2, [r3, #4]
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b81c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	6859      	ldr	r1, [r3, #4]
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681a      	ldr	r2, [r3, #0]
 800b828:	4b1d      	ldr	r3, [pc, #116]	; (800b8a0 <HAL_I2C_Init+0x134>)
 800b82a:	430b      	orrs	r3, r1
 800b82c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	68da      	ldr	r2, [r3, #12]
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b83c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	691a      	ldr	r2, [r3, #16]
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	695b      	ldr	r3, [r3, #20]
 800b846:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	699b      	ldr	r3, [r3, #24]
 800b84e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	430a      	orrs	r2, r1
 800b856:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	69d9      	ldr	r1, [r3, #28]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6a1a      	ldr	r2, [r3, #32]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	430a      	orrs	r2, r1
 800b866:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	681a      	ldr	r2, [r3, #0]
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f042 0201 	orr.w	r2, r2, #1
 800b876:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	2200      	movs	r2, #0
 800b87c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2220      	movs	r2, #32
 800b882:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2200      	movs	r2, #0
 800b88a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2200      	movs	r2, #0
 800b890:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b894:	2300      	movs	r3, #0
}
 800b896:	4618      	mov	r0, r3
 800b898:	3708      	adds	r7, #8
 800b89a:	46bd      	mov	sp, r7
 800b89c:	bd80      	pop	{r7, pc}
 800b89e:	bf00      	nop
 800b8a0:	02008000 	.word	0x02008000

0800b8a4 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b08a      	sub	sp, #40	; 0x28
 800b8a8:	af02      	add	r7, sp, #8
 800b8aa:	60f8      	str	r0, [r7, #12]
 800b8ac:	607a      	str	r2, [r7, #4]
 800b8ae:	461a      	mov	r2, r3
 800b8b0:	460b      	mov	r3, r1
 800b8b2:	817b      	strh	r3, [r7, #10]
 800b8b4:	4613      	mov	r3, r2
 800b8b6:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b8c2:	b2db      	uxtb	r3, r3
 800b8c4:	2b20      	cmp	r3, #32
 800b8c6:	f040 80ef 	bne.w	800baa8 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	699b      	ldr	r3, [r3, #24]
 800b8d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b8d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b8d8:	d101      	bne.n	800b8de <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 800b8da:	2302      	movs	r3, #2
 800b8dc:	e0e5      	b.n	800baaa <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b8e4:	2b01      	cmp	r3, #1
 800b8e6:	d101      	bne.n	800b8ec <HAL_I2C_Master_Transmit_DMA+0x48>
 800b8e8:	2302      	movs	r3, #2
 800b8ea:	e0de      	b.n	800baaa <HAL_I2C_Master_Transmit_DMA+0x206>
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	2221      	movs	r2, #33	; 0x21
 800b8f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	2210      	movs	r2, #16
 800b900:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	2200      	movs	r2, #0
 800b908:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	687a      	ldr	r2, [r7, #4]
 800b90e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	893a      	ldrh	r2, [r7, #8]
 800b914:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	4a66      	ldr	r2, [pc, #408]	; (800bab4 <HAL_I2C_Master_Transmit_DMA+0x210>)
 800b91a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	4a66      	ldr	r2, [pc, #408]	; (800bab8 <HAL_I2C_Master_Transmit_DMA+0x214>)
 800b920:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b926:	b29b      	uxth	r3, r3
 800b928:	2bff      	cmp	r3, #255	; 0xff
 800b92a:	d906      	bls.n	800b93a <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	22ff      	movs	r2, #255	; 0xff
 800b930:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800b932:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b936:	61fb      	str	r3, [r7, #28]
 800b938:	e007      	b.n	800b94a <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b93e:	b29a      	uxth	r2, r3
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800b944:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b948:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d01a      	beq.n	800b988 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b956:	781a      	ldrb	r2, [r3, #0]
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b962:	1c5a      	adds	r2, r3, #1
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	625a      	str	r2, [r3, #36]	; 0x24

      sizetoxfer = hi2c->XferSize;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b96c:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b972:	b29b      	uxth	r3, r3
 800b974:	3b01      	subs	r3, #1
 800b976:	b29a      	uxth	r2, r3
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b980:	3b01      	subs	r3, #1
 800b982:	b29a      	uxth	r2, r3
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	851a      	strh	r2, [r3, #40]	; 0x28
    }

    if (hi2c->XferSize > 0U)
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d074      	beq.n	800ba7a <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b994:	2b00      	cmp	r3, #0
 800b996:	d022      	beq.n	800b9de <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b99c:	4a47      	ldr	r2, [pc, #284]	; (800babc <HAL_I2C_Master_Transmit_DMA+0x218>)
 800b99e:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9a4:	4a46      	ldr	r2, [pc, #280]	; (800bac0 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 800b9a6:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferAbortCallback = NULL;
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9c0:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	3328      	adds	r3, #40	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800b9c8:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800b9ce:	f7fc ff17 	bl	8008800 <HAL_DMA_Start_IT>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800b9d6:	7dfb      	ldrb	r3, [r7, #23]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d13a      	bne.n	800ba52 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 800b9dc:	e013      	b.n	800ba06 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	2220      	movs	r2, #32
 800b9e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9f2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800ba02:	2301      	movs	r3, #1
 800ba04:	e051      	b.n	800baaa <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	3301      	adds	r3, #1
 800ba0e:	b2da      	uxtb	r2, r3
 800ba10:	8979      	ldrh	r1, [r7, #10]
 800ba12:	4b2c      	ldr	r3, [pc, #176]	; (800bac4 <HAL_I2C_Master_Transmit_DMA+0x220>)
 800ba14:	9300      	str	r3, [sp, #0]
 800ba16:	69fb      	ldr	r3, [r7, #28]
 800ba18:	68f8      	ldr	r0, [r7, #12]
 800ba1a:	f002 f83b 	bl	800da94 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba22:	b29a      	uxth	r2, r3
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba28:	1ad3      	subs	r3, r2, r3
 800ba2a:	b29a      	uxth	r2, r3
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	2200      	movs	r2, #0
 800ba34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800ba38:	2110      	movs	r1, #16
 800ba3a:	68f8      	ldr	r0, [r7, #12]
 800ba3c:	f002 f85c 	bl	800daf8 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	681a      	ldr	r2, [r3, #0]
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ba4e:	601a      	str	r2, [r3, #0]
 800ba50:	e028      	b.n	800baa4 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	2220      	movs	r2, #32
 800ba56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba66:	f043 0210 	orr.w	r2, r3, #16
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	2200      	movs	r2, #0
 800ba72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800ba76:	2301      	movs	r3, #1
 800ba78:	e017      	b.n	800baaa <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	4a12      	ldr	r2, [pc, #72]	; (800bac8 <HAL_I2C_Master_Transmit_DMA+0x224>)
 800ba7e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 800ba80:	69bb      	ldr	r3, [r7, #24]
 800ba82:	b2da      	uxtb	r2, r3
 800ba84:	8979      	ldrh	r1, [r7, #10]
 800ba86:	4b0f      	ldr	r3, [pc, #60]	; (800bac4 <HAL_I2C_Master_Transmit_DMA+0x220>)
 800ba88:	9300      	str	r3, [sp, #0]
 800ba8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ba8e:	68f8      	ldr	r0, [r7, #12]
 800ba90:	f002 f800 	bl	800da94 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	2200      	movs	r2, #0
 800ba98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ba9c:	2101      	movs	r1, #1
 800ba9e:	68f8      	ldr	r0, [r7, #12]
 800baa0:	f002 f82a 	bl	800daf8 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800baa4:	2300      	movs	r3, #0
 800baa6:	e000      	b.n	800baaa <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 800baa8:	2302      	movs	r3, #2
  }
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3720      	adds	r7, #32
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}
 800bab2:	bf00      	nop
 800bab4:	ffff0000 	.word	0xffff0000
 800bab8:	0800c2ff 	.word	0x0800c2ff
 800babc:	0800d6b7 	.word	0x0800d6b7
 800bac0:	0800d7e5 	.word	0x0800d7e5
 800bac4:	80002000 	.word	0x80002000
 800bac8:	0800be8f 	.word	0x0800be8f

0800bacc <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b088      	sub	sp, #32
 800bad0:	af02      	add	r7, sp, #8
 800bad2:	60f8      	str	r0, [r7, #12]
 800bad4:	607a      	str	r2, [r7, #4]
 800bad6:	461a      	mov	r2, r3
 800bad8:	460b      	mov	r3, r1
 800bada:	817b      	strh	r3, [r7, #10]
 800badc:	4613      	mov	r3, r2
 800bade:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bae6:	b2db      	uxtb	r3, r3
 800bae8:	2b20      	cmp	r3, #32
 800baea:	f040 80cd 	bne.w	800bc88 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	699b      	ldr	r3, [r3, #24]
 800baf4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800baf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bafc:	d101      	bne.n	800bb02 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 800bafe:	2302      	movs	r3, #2
 800bb00:	e0c3      	b.n	800bc8a <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bb08:	2b01      	cmp	r3, #1
 800bb0a:	d101      	bne.n	800bb10 <HAL_I2C_Master_Receive_DMA+0x44>
 800bb0c:	2302      	movs	r3, #2
 800bb0e:	e0bc      	b.n	800bc8a <HAL_I2C_Master_Receive_DMA+0x1be>
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	2201      	movs	r2, #1
 800bb14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	2222      	movs	r2, #34	; 0x22
 800bb1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	2210      	movs	r2, #16
 800bb24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	687a      	ldr	r2, [r7, #4]
 800bb32:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	893a      	ldrh	r2, [r7, #8]
 800bb38:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	4a55      	ldr	r2, [pc, #340]	; (800bc94 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 800bb3e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	4a55      	ldr	r2, [pc, #340]	; (800bc98 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 800bb44:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb4a:	b29b      	uxth	r3, r3
 800bb4c:	2bff      	cmp	r3, #255	; 0xff
 800bb4e:	d906      	bls.n	800bb5e <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	22ff      	movs	r2, #255	; 0xff
 800bb54:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800bb56:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bb5a:	617b      	str	r3, [r7, #20]
 800bb5c:	e007      	b.n	800bb6e <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb62:	b29a      	uxth	r2, r3
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800bb68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bb6c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d070      	beq.n	800bc58 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d020      	beq.n	800bbc0 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb82:	4a46      	ldr	r2, [pc, #280]	; (800bc9c <HAL_I2C_Master_Receive_DMA+0x1d0>)
 800bb84:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb8a:	4a45      	ldr	r2, [pc, #276]	; (800bca0 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 800bb8c:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb92:	2200      	movs	r2, #0
 800bb94:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferAbortCallback = NULL;
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream or channel depends on Instance */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	3324      	adds	r3, #36	; 0x24
 800bba8:	4619      	mov	r1, r3
 800bbaa:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 800bbb0:	f7fc fe26 	bl	8008800 <HAL_DMA_Start_IT>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800bbb8:	7cfb      	ldrb	r3, [r7, #19]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d138      	bne.n	800bc30 <HAL_I2C_Master_Receive_DMA+0x164>
 800bbbe:	e013      	b.n	800bbe8 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	2220      	movs	r2, #32
 800bbc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	2200      	movs	r2, #0
 800bbcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbd4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	e050      	b.n	800bc8a <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bbec:	b2da      	uxtb	r2, r3
 800bbee:	8979      	ldrh	r1, [r7, #10]
 800bbf0:	4b2c      	ldr	r3, [pc, #176]	; (800bca4 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800bbf2:	9300      	str	r3, [sp, #0]
 800bbf4:	697b      	ldr	r3, [r7, #20]
 800bbf6:	68f8      	ldr	r0, [r7, #12]
 800bbf8:	f001 ff4c 	bl	800da94 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc00:	b29a      	uxth	r2, r3
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc06:	1ad3      	subs	r3, r2, r3
 800bc08:	b29a      	uxth	r2, r3
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	2200      	movs	r2, #0
 800bc12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800bc16:	2110      	movs	r1, #16
 800bc18:	68f8      	ldr	r0, [r7, #12]
 800bc1a:	f001 ff6d 	bl	800daf8 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	681a      	ldr	r2, [r3, #0]
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bc2c:	601a      	str	r2, [r3, #0]
 800bc2e:	e029      	b.n	800bc84 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	2220      	movs	r2, #32
 800bc34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc44:	f043 0210 	orr.w	r2, r3, #16
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	2200      	movs	r2, #0
 800bc50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800bc54:	2301      	movs	r3, #1
 800bc56:	e018      	b.n	800bc8a <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	4a13      	ldr	r2, [pc, #76]	; (800bca8 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 800bc5c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc62:	b2da      	uxtb	r2, r3
 800bc64:	8979      	ldrh	r1, [r7, #10]
 800bc66:	4b0f      	ldr	r3, [pc, #60]	; (800bca4 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 800bc68:	9300      	str	r3, [sp, #0]
 800bc6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bc6e:	68f8      	ldr	r0, [r7, #12]
 800bc70:	f001 ff10 	bl	800da94 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	2200      	movs	r2, #0
 800bc78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800bc7c:	2102      	movs	r1, #2
 800bc7e:	68f8      	ldr	r0, [r7, #12]
 800bc80:	f001 ff3a 	bl	800daf8 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800bc84:	2300      	movs	r3, #0
 800bc86:	e000      	b.n	800bc8a <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 800bc88:	2302      	movs	r3, #2
  }
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3718      	adds	r7, #24
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}
 800bc92:	bf00      	nop
 800bc94:	ffff0000 	.word	0xffff0000
 800bc98:	0800c2ff 	.word	0x0800c2ff
 800bc9c:	0800d74d 	.word	0x0800d74d
 800bca0:	0800d7e5 	.word	0x0800d7e5
 800bca4:	80002400 	.word	0x80002400
 800bca8:	0800be8f 	.word	0x0800be8f

0800bcac <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b084      	sub	sp, #16
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	699b      	ldr	r3, [r3, #24]
 800bcba:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d005      	beq.n	800bcd8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcd0:	68ba      	ldr	r2, [r7, #8]
 800bcd2:	68f9      	ldr	r1, [r7, #12]
 800bcd4:	6878      	ldr	r0, [r7, #4]
 800bcd6:	4798      	blx	r3
  }
}
 800bcd8:	bf00      	nop
 800bcda:	3710      	adds	r7, #16
 800bcdc:	46bd      	mov	sp, r7
 800bcde:	bd80      	pop	{r7, pc}

0800bce0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b086      	sub	sp, #24
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	699b      	ldr	r3, [r3, #24]
 800bcee:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800bcf8:	697b      	ldr	r3, [r7, #20]
 800bcfa:	0a1b      	lsrs	r3, r3, #8
 800bcfc:	f003 0301 	and.w	r3, r3, #1
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d010      	beq.n	800bd26 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800bd04:	693b      	ldr	r3, [r7, #16]
 800bd06:	09db      	lsrs	r3, r3, #7
 800bd08:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d00a      	beq.n	800bd26 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd14:	f043 0201 	orr.w	r2, r3, #1
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bd24:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800bd26:	697b      	ldr	r3, [r7, #20]
 800bd28:	0a9b      	lsrs	r3, r3, #10
 800bd2a:	f003 0301 	and.w	r3, r3, #1
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d010      	beq.n	800bd54 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800bd32:	693b      	ldr	r3, [r7, #16]
 800bd34:	09db      	lsrs	r3, r3, #7
 800bd36:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d00a      	beq.n	800bd54 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd42:	f043 0208 	orr.w	r2, r3, #8
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bd52:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	0a5b      	lsrs	r3, r3, #9
 800bd58:	f003 0301 	and.w	r3, r3, #1
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d010      	beq.n	800bd82 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	09db      	lsrs	r3, r3, #7
 800bd64:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d00a      	beq.n	800bd82 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd70:	f043 0202 	orr.w	r2, r3, #2
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bd80:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd86:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	f003 030b 	and.w	r3, r3, #11
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d003      	beq.n	800bd9a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800bd92:	68f9      	ldr	r1, [r7, #12]
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	f001 fb53 	bl	800d440 <I2C_ITError>
  }
}
 800bd9a:	bf00      	nop
 800bd9c:	3718      	adds	r7, #24
 800bd9e:	46bd      	mov	sp, r7
 800bda0:	bd80      	pop	{r7, pc}

0800bda2 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bda2:	b480      	push	{r7}
 800bda4:	b083      	sub	sp, #12
 800bda6:	af00      	add	r7, sp, #0
 800bda8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800bdaa:	bf00      	nop
 800bdac:	370c      	adds	r7, #12
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb4:	4770      	bx	lr

0800bdb6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bdb6:	b480      	push	{r7}
 800bdb8:	b083      	sub	sp, #12
 800bdba:	af00      	add	r7, sp, #0
 800bdbc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800bdbe:	bf00      	nop
 800bdc0:	370c      	adds	r7, #12
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc8:	4770      	bx	lr

0800bdca <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bdca:	b480      	push	{r7}
 800bdcc:	b083      	sub	sp, #12
 800bdce:	af00      	add	r7, sp, #0
 800bdd0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800bdd2:	bf00      	nop
 800bdd4:	370c      	adds	r7, #12
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bddc:	4770      	bx	lr

0800bdde <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bdde:	b480      	push	{r7}
 800bde0:	b083      	sub	sp, #12
 800bde2:	af00      	add	r7, sp, #0
 800bde4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800bde6:	bf00      	nop
 800bde8:	370c      	adds	r7, #12
 800bdea:	46bd      	mov	sp, r7
 800bdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf0:	4770      	bx	lr

0800bdf2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800bdf2:	b480      	push	{r7}
 800bdf4:	b083      	sub	sp, #12
 800bdf6:	af00      	add	r7, sp, #0
 800bdf8:	6078      	str	r0, [r7, #4]
 800bdfa:	460b      	mov	r3, r1
 800bdfc:	70fb      	strb	r3, [r7, #3]
 800bdfe:	4613      	mov	r3, r2
 800be00:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800be02:	bf00      	nop
 800be04:	370c      	adds	r7, #12
 800be06:	46bd      	mov	sp, r7
 800be08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0c:	4770      	bx	lr

0800be0e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800be0e:	b480      	push	{r7}
 800be10:	b083      	sub	sp, #12
 800be12:	af00      	add	r7, sp, #0
 800be14:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800be16:	bf00      	nop
 800be18:	370c      	adds	r7, #12
 800be1a:	46bd      	mov	sp, r7
 800be1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be20:	4770      	bx	lr

0800be22 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800be22:	b480      	push	{r7}
 800be24:	b083      	sub	sp, #12
 800be26:	af00      	add	r7, sp, #0
 800be28:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800be2a:	bf00      	nop
 800be2c:	370c      	adds	r7, #12
 800be2e:	46bd      	mov	sp, r7
 800be30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be34:	4770      	bx	lr

0800be36 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800be36:	b480      	push	{r7}
 800be38:	b083      	sub	sp, #12
 800be3a:	af00      	add	r7, sp, #0
 800be3c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800be3e:	bf00      	nop
 800be40:	370c      	adds	r7, #12
 800be42:	46bd      	mov	sp, r7
 800be44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be48:	4770      	bx	lr

0800be4a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800be4a:	b480      	push	{r7}
 800be4c:	b083      	sub	sp, #12
 800be4e:	af00      	add	r7, sp, #0
 800be50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800be52:	bf00      	nop
 800be54:	370c      	adds	r7, #12
 800be56:	46bd      	mov	sp, r7
 800be58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5c:	4770      	bx	lr

0800be5e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800be5e:	b480      	push	{r7}
 800be60:	b083      	sub	sp, #12
 800be62:	af00      	add	r7, sp, #0
 800be64:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800be66:	bf00      	nop
 800be68:	370c      	adds	r7, #12
 800be6a:	46bd      	mov	sp, r7
 800be6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be70:	4770      	bx	lr

0800be72 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800be72:	b480      	push	{r7}
 800be74:	b083      	sub	sp, #12
 800be76:	af00      	add	r7, sp, #0
 800be78:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800be80:	b2db      	uxtb	r3, r3
}
 800be82:	4618      	mov	r0, r3
 800be84:	370c      	adds	r7, #12
 800be86:	46bd      	mov	sp, r7
 800be88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8c:	4770      	bx	lr

0800be8e <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800be8e:	b580      	push	{r7, lr}
 800be90:	b088      	sub	sp, #32
 800be92:	af02      	add	r7, sp, #8
 800be94:	60f8      	str	r0, [r7, #12]
 800be96:	60b9      	str	r1, [r7, #8]
 800be98:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800be9a:	68bb      	ldr	r3, [r7, #8]
 800be9c:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bea4:	2b01      	cmp	r3, #1
 800bea6:	d101      	bne.n	800beac <I2C_Master_ISR_IT+0x1e>
 800bea8:	2302      	movs	r3, #2
 800beaa:	e120      	b.n	800c0ee <I2C_Master_ISR_IT+0x260>
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	2201      	movs	r2, #1
 800beb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800beb4:	697b      	ldr	r3, [r7, #20]
 800beb6:	091b      	lsrs	r3, r3, #4
 800beb8:	f003 0301 	and.w	r3, r3, #1
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d013      	beq.n	800bee8 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	091b      	lsrs	r3, r3, #4
 800bec4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d00d      	beq.n	800bee8 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	2210      	movs	r2, #16
 800bed2:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bed8:	f043 0204 	orr.w	r2, r3, #4
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800bee0:	68f8      	ldr	r0, [r7, #12]
 800bee2:	f001 fbc4 	bl	800d66e <I2C_Flush_TXDR>
 800bee6:	e0ed      	b.n	800c0c4 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800bee8:	697b      	ldr	r3, [r7, #20]
 800beea:	089b      	lsrs	r3, r3, #2
 800beec:	f003 0301 	and.w	r3, r3, #1
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d023      	beq.n	800bf3c <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	089b      	lsrs	r3, r3, #2
 800bef8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800befc:	2b00      	cmp	r3, #0
 800befe:	d01d      	beq.n	800bf3c <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800bf00:	697b      	ldr	r3, [r7, #20]
 800bf02:	f023 0304 	bic.w	r3, r3, #4
 800bf06:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf12:	b2d2      	uxtb	r2, r2
 800bf14:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf1a:	1c5a      	adds	r2, r3, #1
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf24:	3b01      	subs	r3, #1
 800bf26:	b29a      	uxth	r2, r3
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf30:	b29b      	uxth	r3, r3
 800bf32:	3b01      	subs	r3, #1
 800bf34:	b29a      	uxth	r2, r3
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	855a      	strh	r2, [r3, #42]	; 0x2a
 800bf3a:	e0c3      	b.n	800c0c4 <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800bf3c:	697b      	ldr	r3, [r7, #20]
 800bf3e:	099b      	lsrs	r3, r3, #6
 800bf40:	f003 0301 	and.w	r3, r3, #1
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d12a      	bne.n	800bf9e <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800bf48:	697b      	ldr	r3, [r7, #20]
 800bf4a:	085b      	lsrs	r3, r3, #1
 800bf4c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d024      	beq.n	800bf9e <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	085b      	lsrs	r3, r3, #1
 800bf58:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d01e      	beq.n	800bf9e <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf64:	b29b      	uxth	r3, r3
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	f000 80ac 	beq.w	800c0c4 <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf70:	781a      	ldrb	r2, [r3, #0]
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf7c:	1c5a      	adds	r2, r3, #1
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf86:	3b01      	subs	r3, #1
 800bf88:	b29a      	uxth	r2, r3
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf92:	b29b      	uxth	r3, r3
 800bf94:	3b01      	subs	r3, #1
 800bf96:	b29a      	uxth	r2, r3
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 800bf9c:	e092      	b.n	800c0c4 <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	09db      	lsrs	r3, r3, #7
 800bfa2:	f003 0301 	and.w	r3, r3, #1
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d05d      	beq.n	800c066 <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	099b      	lsrs	r3, r3, #6
 800bfae:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d057      	beq.n	800c066 <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfba:	b29b      	uxth	r3, r3
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d040      	beq.n	800c042 <I2C_Master_ISR_IT+0x1b4>
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d13c      	bne.n	800c042 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	685b      	ldr	r3, [r3, #4]
 800bfce:	b29b      	uxth	r3, r3
 800bfd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bfd4:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfda:	b29b      	uxth	r3, r3
 800bfdc:	2bff      	cmp	r3, #255	; 0xff
 800bfde:	d90e      	bls.n	800bffe <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	22ff      	movs	r2, #255	; 0xff
 800bfe4:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bfea:	b2da      	uxtb	r2, r3
 800bfec:	8a79      	ldrh	r1, [r7, #18]
 800bfee:	2300      	movs	r3, #0
 800bff0:	9300      	str	r3, [sp, #0]
 800bff2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bff6:	68f8      	ldr	r0, [r7, #12]
 800bff8:	f001 fd4c 	bl	800da94 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bffc:	e032      	b.n	800c064 <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c002:	b29a      	uxth	r2, r3
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c00c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c010:	d00b      	beq.n	800c02a <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c016:	b2da      	uxtb	r2, r3
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c01c:	8a79      	ldrh	r1, [r7, #18]
 800c01e:	2000      	movs	r0, #0
 800c020:	9000      	str	r0, [sp, #0]
 800c022:	68f8      	ldr	r0, [r7, #12]
 800c024:	f001 fd36 	bl	800da94 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c028:	e01c      	b.n	800c064 <I2C_Master_ISR_IT+0x1d6>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c02e:	b2da      	uxtb	r2, r3
 800c030:	8a79      	ldrh	r1, [r7, #18]
 800c032:	2300      	movs	r3, #0
 800c034:	9300      	str	r3, [sp, #0]
 800c036:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c03a:	68f8      	ldr	r0, [r7, #12]
 800c03c:	f001 fd2a 	bl	800da94 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c040:	e010      	b.n	800c064 <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	685b      	ldr	r3, [r3, #4]
 800c048:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c04c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c050:	d003      	beq.n	800c05a <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800c052:	68f8      	ldr	r0, [r7, #12]
 800c054:	f000 fdde 	bl	800cc14 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c058:	e034      	b.n	800c0c4 <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800c05a:	2140      	movs	r1, #64	; 0x40
 800c05c:	68f8      	ldr	r0, [r7, #12]
 800c05e:	f001 f9ef 	bl	800d440 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c062:	e02f      	b.n	800c0c4 <I2C_Master_ISR_IT+0x236>
 800c064:	e02e      	b.n	800c0c4 <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800c066:	697b      	ldr	r3, [r7, #20]
 800c068:	099b      	lsrs	r3, r3, #6
 800c06a:	f003 0301 	and.w	r3, r3, #1
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d028      	beq.n	800c0c4 <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	099b      	lsrs	r3, r3, #6
 800c076:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d022      	beq.n	800c0c4 <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c082:	b29b      	uxth	r3, r3
 800c084:	2b00      	cmp	r3, #0
 800c086:	d119      	bne.n	800c0bc <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	685b      	ldr	r3, [r3, #4]
 800c08e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c092:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c096:	d015      	beq.n	800c0c4 <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c09c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c0a0:	d108      	bne.n	800c0b4 <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	685a      	ldr	r2, [r3, #4]
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c0b0:	605a      	str	r2, [r3, #4]
 800c0b2:	e007      	b.n	800c0c4 <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800c0b4:	68f8      	ldr	r0, [r7, #12]
 800c0b6:	f000 fdad 	bl	800cc14 <I2C_ITMasterSeqCplt>
 800c0ba:	e003      	b.n	800c0c4 <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800c0bc:	2140      	movs	r1, #64	; 0x40
 800c0be:	68f8      	ldr	r0, [r7, #12]
 800c0c0:	f001 f9be 	bl	800d440 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c0c4:	697b      	ldr	r3, [r7, #20]
 800c0c6:	095b      	lsrs	r3, r3, #5
 800c0c8:	f003 0301 	and.w	r3, r3, #1
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d009      	beq.n	800c0e4 <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	095b      	lsrs	r3, r3, #5
 800c0d4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d003      	beq.n	800c0e4 <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800c0dc:	6979      	ldr	r1, [r7, #20]
 800c0de:	68f8      	ldr	r0, [r7, #12]
 800c0e0:	f000 fe34 	bl	800cd4c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800c0ec:	2300      	movs	r3, #0
}
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	3718      	adds	r7, #24
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	bd80      	pop	{r7, pc}

0800c0f6 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800c0f6:	b580      	push	{r7, lr}
 800c0f8:	b086      	sub	sp, #24
 800c0fa:	af00      	add	r7, sp, #0
 800c0fc:	60f8      	str	r0, [r7, #12]
 800c0fe:	60b9      	str	r1, [r7, #8]
 800c100:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c106:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800c108:	68bb      	ldr	r3, [r7, #8]
 800c10a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c112:	2b01      	cmp	r3, #1
 800c114:	d101      	bne.n	800c11a <I2C_Slave_ISR_IT+0x24>
 800c116:	2302      	movs	r3, #2
 800c118:	e0ed      	b.n	800c2f6 <I2C_Slave_ISR_IT+0x200>
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	2201      	movs	r2, #1
 800c11e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	095b      	lsrs	r3, r3, #5
 800c126:	f003 0301 	and.w	r3, r3, #1
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d00a      	beq.n	800c144 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	095b      	lsrs	r3, r3, #5
 800c132:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c136:	2b00      	cmp	r3, #0
 800c138:	d004      	beq.n	800c144 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800c13a:	6939      	ldr	r1, [r7, #16]
 800c13c:	68f8      	ldr	r0, [r7, #12]
 800c13e:	f000 fecf 	bl	800cee0 <I2C_ITSlaveCplt>
 800c142:	e0d3      	b.n	800c2ec <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c144:	693b      	ldr	r3, [r7, #16]
 800c146:	091b      	lsrs	r3, r3, #4
 800c148:	f003 0301 	and.w	r3, r3, #1
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d04d      	beq.n	800c1ec <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	091b      	lsrs	r3, r3, #4
 800c154:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d047      	beq.n	800c1ec <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c160:	b29b      	uxth	r3, r3
 800c162:	2b00      	cmp	r3, #0
 800c164:	d128      	bne.n	800c1b8 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c16c:	b2db      	uxtb	r3, r3
 800c16e:	2b28      	cmp	r3, #40	; 0x28
 800c170:	d108      	bne.n	800c184 <I2C_Slave_ISR_IT+0x8e>
 800c172:	697b      	ldr	r3, [r7, #20]
 800c174:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c178:	d104      	bne.n	800c184 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800c17a:	6939      	ldr	r1, [r7, #16]
 800c17c:	68f8      	ldr	r0, [r7, #12]
 800c17e:	f001 f909 	bl	800d394 <I2C_ITListenCplt>
 800c182:	e032      	b.n	800c1ea <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c18a:	b2db      	uxtb	r3, r3
 800c18c:	2b29      	cmp	r3, #41	; 0x29
 800c18e:	d10e      	bne.n	800c1ae <I2C_Slave_ISR_IT+0xb8>
 800c190:	697b      	ldr	r3, [r7, #20]
 800c192:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c196:	d00a      	beq.n	800c1ae <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	2210      	movs	r2, #16
 800c19e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800c1a0:	68f8      	ldr	r0, [r7, #12]
 800c1a2:	f001 fa64 	bl	800d66e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c1a6:	68f8      	ldr	r0, [r7, #12]
 800c1a8:	f000 fd71 	bl	800cc8e <I2C_ITSlaveSeqCplt>
 800c1ac:	e01d      	b.n	800c1ea <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	2210      	movs	r2, #16
 800c1b4:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800c1b6:	e096      	b.n	800c2e6 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	2210      	movs	r2, #16
 800c1be:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1c4:	f043 0204 	orr.w	r2, r3, #4
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800c1cc:	697b      	ldr	r3, [r7, #20]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d004      	beq.n	800c1dc <I2C_Slave_ISR_IT+0xe6>
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c1d8:	f040 8085 	bne.w	800c2e6 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1e0:	4619      	mov	r1, r3
 800c1e2:	68f8      	ldr	r0, [r7, #12]
 800c1e4:	f001 f92c 	bl	800d440 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800c1e8:	e07d      	b.n	800c2e6 <I2C_Slave_ISR_IT+0x1f0>
 800c1ea:	e07c      	b.n	800c2e6 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	089b      	lsrs	r3, r3, #2
 800c1f0:	f003 0301 	and.w	r3, r3, #1
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d030      	beq.n	800c25a <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	089b      	lsrs	r3, r3, #2
 800c1fc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800c200:	2b00      	cmp	r3, #0
 800c202:	d02a      	beq.n	800c25a <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c208:	b29b      	uxth	r3, r3
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d018      	beq.n	800c240 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c218:	b2d2      	uxtb	r2, r2
 800c21a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c220:	1c5a      	adds	r2, r3, #1
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c22a:	3b01      	subs	r3, #1
 800c22c:	b29a      	uxth	r2, r3
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c236:	b29b      	uxth	r3, r3
 800c238:	3b01      	subs	r3, #1
 800c23a:	b29a      	uxth	r2, r3
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c244:	b29b      	uxth	r3, r3
 800c246:	2b00      	cmp	r3, #0
 800c248:	d14f      	bne.n	800c2ea <I2C_Slave_ISR_IT+0x1f4>
 800c24a:	697b      	ldr	r3, [r7, #20]
 800c24c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c250:	d04b      	beq.n	800c2ea <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800c252:	68f8      	ldr	r0, [r7, #12]
 800c254:	f000 fd1b 	bl	800cc8e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800c258:	e047      	b.n	800c2ea <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	08db      	lsrs	r3, r3, #3
 800c25e:	f003 0301 	and.w	r3, r3, #1
 800c262:	2b00      	cmp	r3, #0
 800c264:	d00a      	beq.n	800c27c <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	08db      	lsrs	r3, r3, #3
 800c26a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d004      	beq.n	800c27c <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800c272:	6939      	ldr	r1, [r7, #16]
 800c274:	68f8      	ldr	r0, [r7, #12]
 800c276:	f000 fc49 	bl	800cb0c <I2C_ITAddrCplt>
 800c27a:	e037      	b.n	800c2ec <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	085b      	lsrs	r3, r3, #1
 800c280:	f003 0301 	and.w	r3, r3, #1
 800c284:	2b00      	cmp	r3, #0
 800c286:	d031      	beq.n	800c2ec <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	085b      	lsrs	r3, r3, #1
 800c28c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c290:	2b00      	cmp	r3, #0
 800c292:	d02b      	beq.n	800c2ec <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c298:	b29b      	uxth	r3, r3
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d018      	beq.n	800c2d0 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2a2:	781a      	ldrb	r2, [r3, #0]
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2ae:	1c5a      	adds	r2, r3, #1
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c2b8:	b29b      	uxth	r3, r3
 800c2ba:	3b01      	subs	r3, #1
 800c2bc:	b29a      	uxth	r2, r3
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c2c6:	3b01      	subs	r3, #1
 800c2c8:	b29a      	uxth	r2, r3
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	851a      	strh	r2, [r3, #40]	; 0x28
 800c2ce:	e00d      	b.n	800c2ec <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800c2d0:	697b      	ldr	r3, [r7, #20]
 800c2d2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c2d6:	d002      	beq.n	800c2de <I2C_Slave_ISR_IT+0x1e8>
 800c2d8:	697b      	ldr	r3, [r7, #20]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d106      	bne.n	800c2ec <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c2de:	68f8      	ldr	r0, [r7, #12]
 800c2e0:	f000 fcd5 	bl	800cc8e <I2C_ITSlaveSeqCplt>
 800c2e4:	e002      	b.n	800c2ec <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800c2e6:	bf00      	nop
 800c2e8:	e000      	b.n	800c2ec <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800c2ea:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	2200      	movs	r2, #0
 800c2f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800c2f4:	2300      	movs	r3, #0
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3718      	adds	r7, #24
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}

0800c2fe <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800c2fe:	b580      	push	{r7, lr}
 800c300:	b088      	sub	sp, #32
 800c302:	af02      	add	r7, sp, #8
 800c304:	60f8      	str	r0, [r7, #12]
 800c306:	60b9      	str	r1, [r7, #8]
 800c308:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c310:	2b01      	cmp	r3, #1
 800c312:	d101      	bne.n	800c318 <I2C_Master_ISR_DMA+0x1a>
 800c314:	2302      	movs	r3, #2
 800c316:	e0e1      	b.n	800c4dc <I2C_Master_ISR_DMA+0x1de>
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	2201      	movs	r2, #1
 800c31c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	091b      	lsrs	r3, r3, #4
 800c324:	f003 0301 	and.w	r3, r3, #1
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d017      	beq.n	800c35c <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	091b      	lsrs	r3, r3, #4
 800c330:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c334:	2b00      	cmp	r3, #0
 800c336:	d011      	beq.n	800c35c <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	2210      	movs	r2, #16
 800c33e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c344:	f043 0204 	orr.w	r2, r3, #4
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800c34c:	2120      	movs	r1, #32
 800c34e:	68f8      	ldr	r0, [r7, #12]
 800c350:	f001 fbd2 	bl	800daf8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c354:	68f8      	ldr	r0, [r7, #12]
 800c356:	f001 f98a 	bl	800d66e <I2C_Flush_TXDR>
 800c35a:	e0ba      	b.n	800c4d2 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800c35c:	68bb      	ldr	r3, [r7, #8]
 800c35e:	09db      	lsrs	r3, r3, #7
 800c360:	f003 0301 	and.w	r3, r3, #1
 800c364:	2b00      	cmp	r3, #0
 800c366:	d072      	beq.n	800c44e <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	099b      	lsrs	r3, r3, #6
 800c36c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800c370:	2b00      	cmp	r3, #0
 800c372:	d06c      	beq.n	800c44e <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	681a      	ldr	r2, [r3, #0]
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c382:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c388:	b29b      	uxth	r3, r3
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d04e      	beq.n	800c42c <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	685b      	ldr	r3, [r3, #4]
 800c394:	b29b      	uxth	r3, r3
 800c396:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c39a:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c3a0:	b29b      	uxth	r3, r3
 800c3a2:	2bff      	cmp	r3, #255	; 0xff
 800c3a4:	d906      	bls.n	800c3b4 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	22ff      	movs	r2, #255	; 0xff
 800c3aa:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 800c3ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c3b0:	617b      	str	r3, [r7, #20]
 800c3b2:	e010      	b.n	800c3d6 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c3b8:	b29a      	uxth	r2, r3
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3c2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c3c6:	d003      	beq.n	800c3d0 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3cc:	617b      	str	r3, [r7, #20]
 800c3ce:	e002      	b.n	800c3d6 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800c3d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c3d4:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c3da:	b2da      	uxtb	r2, r3
 800c3dc:	8a79      	ldrh	r1, [r7, #18]
 800c3de:	2300      	movs	r3, #0
 800c3e0:	9300      	str	r3, [sp, #0]
 800c3e2:	697b      	ldr	r3, [r7, #20]
 800c3e4:	68f8      	ldr	r0, [r7, #12]
 800c3e6:	f001 fb55 	bl	800da94 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c3ee:	b29a      	uxth	r2, r3
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c3f4:	1ad3      	subs	r3, r2, r3
 800c3f6:	b29a      	uxth	r2, r3
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c402:	b2db      	uxtb	r3, r3
 800c404:	2b22      	cmp	r3, #34	; 0x22
 800c406:	d108      	bne.n	800c41a <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	681a      	ldr	r2, [r3, #0]
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c416:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800c418:	e05b      	b.n	800c4d2 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	681a      	ldr	r2, [r3, #0]
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c428:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800c42a:	e052      	b.n	800c4d2 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	685b      	ldr	r3, [r3, #4]
 800c432:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c436:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c43a:	d003      	beq.n	800c444 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800c43c:	68f8      	ldr	r0, [r7, #12]
 800c43e:	f000 fbe9 	bl	800cc14 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800c442:	e046      	b.n	800c4d2 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800c444:	2140      	movs	r1, #64	; 0x40
 800c446:	68f8      	ldr	r0, [r7, #12]
 800c448:	f000 fffa 	bl	800d440 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800c44c:	e041      	b.n	800c4d2 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	099b      	lsrs	r3, r3, #6
 800c452:	f003 0301 	and.w	r3, r3, #1
 800c456:	2b00      	cmp	r3, #0
 800c458:	d029      	beq.n	800c4ae <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	099b      	lsrs	r3, r3, #6
 800c45e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800c462:	2b00      	cmp	r3, #0
 800c464:	d023      	beq.n	800c4ae <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c46a:	b29b      	uxth	r3, r3
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d119      	bne.n	800c4a4 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	685b      	ldr	r3, [r3, #4]
 800c476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c47a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c47e:	d027      	beq.n	800c4d0 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c484:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800c488:	d108      	bne.n	800c49c <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	685a      	ldr	r2, [r3, #4]
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c498:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800c49a:	e019      	b.n	800c4d0 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800c49c:	68f8      	ldr	r0, [r7, #12]
 800c49e:	f000 fbb9 	bl	800cc14 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800c4a2:	e015      	b.n	800c4d0 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800c4a4:	2140      	movs	r1, #64	; 0x40
 800c4a6:	68f8      	ldr	r0, [r7, #12]
 800c4a8:	f000 ffca 	bl	800d440 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800c4ac:	e010      	b.n	800c4d0 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c4ae:	68bb      	ldr	r3, [r7, #8]
 800c4b0:	095b      	lsrs	r3, r3, #5
 800c4b2:	f003 0301 	and.w	r3, r3, #1
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d00b      	beq.n	800c4d2 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	095b      	lsrs	r3, r3, #5
 800c4be:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d005      	beq.n	800c4d2 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800c4c6:	68b9      	ldr	r1, [r7, #8]
 800c4c8:	68f8      	ldr	r0, [r7, #12]
 800c4ca:	f000 fc3f 	bl	800cd4c <I2C_ITMasterCplt>
 800c4ce:	e000      	b.n	800c4d2 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800c4d0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800c4da:	2300      	movs	r3, #0
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	3718      	adds	r7, #24
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}

0800c4e4 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b088      	sub	sp, #32
 800c4e8:	af02      	add	r7, sp, #8
 800c4ea:	60f8      	str	r0, [r7, #12]
 800c4ec:	60b9      	str	r1, [r7, #8]
 800c4ee:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800c4f0:	4b92      	ldr	r3, [pc, #584]	; (800c73c <I2C_Mem_ISR_DMA+0x258>)
 800c4f2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c4fa:	2b01      	cmp	r3, #1
 800c4fc:	d101      	bne.n	800c502 <I2C_Mem_ISR_DMA+0x1e>
 800c4fe:	2302      	movs	r3, #2
 800c500:	e118      	b.n	800c734 <I2C_Mem_ISR_DMA+0x250>
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	2201      	movs	r2, #1
 800c506:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c50a:	68bb      	ldr	r3, [r7, #8]
 800c50c:	091b      	lsrs	r3, r3, #4
 800c50e:	f003 0301 	and.w	r3, r3, #1
 800c512:	2b00      	cmp	r3, #0
 800c514:	d017      	beq.n	800c546 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	091b      	lsrs	r3, r3, #4
 800c51a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d011      	beq.n	800c546 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	2210      	movs	r2, #16
 800c528:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c52a:	68fb      	ldr	r3, [r7, #12]
 800c52c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c52e:	f043 0204 	orr.w	r2, r3, #4
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800c536:	2120      	movs	r1, #32
 800c538:	68f8      	ldr	r0, [r7, #12]
 800c53a:	f001 fadd 	bl	800daf8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c53e:	68f8      	ldr	r0, [r7, #12]
 800c540:	f001 f895 	bl	800d66e <I2C_Flush_TXDR>
 800c544:	e0f1      	b.n	800c72a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c546:	68bb      	ldr	r3, [r7, #8]
 800c548:	085b      	lsrs	r3, r3, #1
 800c54a:	f003 0301 	and.w	r3, r3, #1
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d00f      	beq.n	800c572 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	085b      	lsrs	r3, r3, #1
 800c556:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d009      	beq.n	800c572 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	68fa      	ldr	r2, [r7, #12]
 800c564:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800c566:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c56e:	651a      	str	r2, [r3, #80]	; 0x50
 800c570:	e0db      	b.n	800c72a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800c572:	68bb      	ldr	r3, [r7, #8]
 800c574:	09db      	lsrs	r3, r3, #7
 800c576:	f003 0301 	and.w	r3, r3, #1
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d060      	beq.n	800c640 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	099b      	lsrs	r3, r3, #6
 800c582:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800c586:	2b00      	cmp	r3, #0
 800c588:	d05a      	beq.n	800c640 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c58a:	2101      	movs	r1, #1
 800c58c:	68f8      	ldr	r0, [r7, #12]
 800c58e:	f001 fb37 	bl	800dc00 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800c592:	2110      	movs	r1, #16
 800c594:	68f8      	ldr	r0, [r7, #12]
 800c596:	f001 faaf 	bl	800daf8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c59e:	b29b      	uxth	r3, r3
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d048      	beq.n	800c636 <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c5a8:	b29b      	uxth	r3, r3
 800c5aa:	2bff      	cmp	r3, #255	; 0xff
 800c5ac:	d910      	bls.n	800c5d0 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	22ff      	movs	r2, #255	; 0xff
 800c5b2:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5b8:	b299      	uxth	r1, r3
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c5be:	b2da      	uxtb	r2, r3
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	9300      	str	r3, [sp, #0]
 800c5c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c5c8:	68f8      	ldr	r0, [r7, #12]
 800c5ca:	f001 fa63 	bl	800da94 <I2C_TransferConfig>
 800c5ce:	e011      	b.n	800c5f4 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c5d4:	b29a      	uxth	r2, r3
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5de:	b299      	uxth	r1, r3
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c5e4:	b2da      	uxtb	r2, r3
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	9300      	str	r3, [sp, #0]
 800c5ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c5ee:	68f8      	ldr	r0, [r7, #12]
 800c5f0:	f001 fa50 	bl	800da94 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c5f8:	b29a      	uxth	r2, r3
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c5fe:	1ad3      	subs	r3, r2, r3
 800c600:	b29a      	uxth	r2, r3
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c60c:	b2db      	uxtb	r3, r3
 800c60e:	2b22      	cmp	r3, #34	; 0x22
 800c610:	d108      	bne.n	800c624 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	681a      	ldr	r2, [r3, #0]
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c620:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800c622:	e082      	b.n	800c72a <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	681a      	ldr	r2, [r3, #0]
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c632:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800c634:	e079      	b.n	800c72a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800c636:	2140      	movs	r1, #64	; 0x40
 800c638:	68f8      	ldr	r0, [r7, #12]
 800c63a:	f000 ff01 	bl	800d440 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800c63e:	e074      	b.n	800c72a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800c640:	68bb      	ldr	r3, [r7, #8]
 800c642:	099b      	lsrs	r3, r3, #6
 800c644:	f003 0301 	and.w	r3, r3, #1
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d05e      	beq.n	800c70a <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	099b      	lsrs	r3, r3, #6
 800c650:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800c654:	2b00      	cmp	r3, #0
 800c656:	d058      	beq.n	800c70a <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c658:	2101      	movs	r1, #1
 800c65a:	68f8      	ldr	r0, [r7, #12]
 800c65c:	f001 fad0 	bl	800dc00 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800c660:	2110      	movs	r1, #16
 800c662:	68f8      	ldr	r0, [r7, #12]
 800c664:	f001 fa48 	bl	800daf8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c668:	68fb      	ldr	r3, [r7, #12]
 800c66a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c66e:	b2db      	uxtb	r3, r3
 800c670:	2b22      	cmp	r3, #34	; 0x22
 800c672:	d101      	bne.n	800c678 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800c674:	4b32      	ldr	r3, [pc, #200]	; (800c740 <I2C_Mem_ISR_DMA+0x25c>)
 800c676:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c67c:	b29b      	uxth	r3, r3
 800c67e:	2bff      	cmp	r3, #255	; 0xff
 800c680:	d910      	bls.n	800c6a4 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	22ff      	movs	r2, #255	; 0xff
 800c686:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c68c:	b299      	uxth	r1, r3
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c692:	b2da      	uxtb	r2, r3
 800c694:	697b      	ldr	r3, [r7, #20]
 800c696:	9300      	str	r3, [sp, #0]
 800c698:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c69c:	68f8      	ldr	r0, [r7, #12]
 800c69e:	f001 f9f9 	bl	800da94 <I2C_TransferConfig>
 800c6a2:	e011      	b.n	800c6c8 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c6a8:	b29a      	uxth	r2, r3
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c6b2:	b299      	uxth	r1, r3
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c6b8:	b2da      	uxtb	r2, r3
 800c6ba:	697b      	ldr	r3, [r7, #20]
 800c6bc:	9300      	str	r3, [sp, #0]
 800c6be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c6c2:	68f8      	ldr	r0, [r7, #12]
 800c6c4:	f001 f9e6 	bl	800da94 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c6cc:	b29a      	uxth	r2, r3
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c6d2:	1ad3      	subs	r3, r2, r3
 800c6d4:	b29a      	uxth	r2, r3
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c6e0:	b2db      	uxtb	r3, r3
 800c6e2:	2b22      	cmp	r3, #34	; 0x22
 800c6e4:	d108      	bne.n	800c6f8 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	681a      	ldr	r2, [r3, #0]
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c6f4:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c6f6:	e018      	b.n	800c72a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	681a      	ldr	r2, [r3, #0]
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c706:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c708:	e00f      	b.n	800c72a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c70a:	68bb      	ldr	r3, [r7, #8]
 800c70c:	095b      	lsrs	r3, r3, #5
 800c70e:	f003 0301 	and.w	r3, r3, #1
 800c712:	2b00      	cmp	r3, #0
 800c714:	d009      	beq.n	800c72a <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	095b      	lsrs	r3, r3, #5
 800c71a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d003      	beq.n	800c72a <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800c722:	68b9      	ldr	r1, [r7, #8]
 800c724:	68f8      	ldr	r0, [r7, #12]
 800c726:	f000 fb11 	bl	800cd4c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	2200      	movs	r2, #0
 800c72e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800c732:	2300      	movs	r3, #0
}
 800c734:	4618      	mov	r0, r3
 800c736:	3718      	adds	r7, #24
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}
 800c73c:	80002000 	.word	0x80002000
 800c740:	80002400 	.word	0x80002400

0800c744 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b088      	sub	sp, #32
 800c748:	af00      	add	r7, sp, #0
 800c74a:	60f8      	str	r0, [r7, #12]
 800c74c:	60b9      	str	r1, [r7, #8]
 800c74e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c754:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800c756:	2300      	movs	r3, #0
 800c758:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c760:	2b01      	cmp	r3, #1
 800c762:	d101      	bne.n	800c768 <I2C_Slave_ISR_DMA+0x24>
 800c764:	2302      	movs	r3, #2
 800c766:	e1cc      	b.n	800cb02 <I2C_Slave_ISR_DMA+0x3be>
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	2201      	movs	r2, #1
 800c76c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	095b      	lsrs	r3, r3, #5
 800c774:	f003 0301 	and.w	r3, r3, #1
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d00a      	beq.n	800c792 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	095b      	lsrs	r3, r3, #5
 800c780:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800c784:	2b00      	cmp	r3, #0
 800c786:	d004      	beq.n	800c792 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800c788:	68b9      	ldr	r1, [r7, #8]
 800c78a:	68f8      	ldr	r0, [r7, #12]
 800c78c:	f000 fba8 	bl	800cee0 <I2C_ITSlaveCplt>
 800c790:	e1b2      	b.n	800caf8 <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	091b      	lsrs	r3, r3, #4
 800c796:	f003 0301 	and.w	r3, r3, #1
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	f000 819c 	beq.w	800cad8 <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	091b      	lsrs	r3, r3, #4
 800c7a4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	f000 8195 	beq.w	800cad8 <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	0b9b      	lsrs	r3, r3, #14
 800c7b2:	f003 0301 	and.w	r3, r3, #1
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d106      	bne.n	800c7c8 <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	0bdb      	lsrs	r3, r3, #15
 800c7be:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	f000 8181 	beq.w	800caca <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d07c      	beq.n	800c8ca <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	0bdb      	lsrs	r3, r3, #15
 800c7d4:	f003 0301 	and.w	r3, r3, #1
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d076      	beq.n	800c8ca <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	4a75      	ldr	r2, [pc, #468]	; (800c9b8 <I2C_Slave_ISR_DMA+0x274>)
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	d059      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	4a73      	ldr	r2, [pc, #460]	; (800c9bc <I2C_Slave_ISR_DMA+0x278>)
 800c7f0:	4293      	cmp	r3, r2
 800c7f2:	d053      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	4a71      	ldr	r2, [pc, #452]	; (800c9c0 <I2C_Slave_ISR_DMA+0x27c>)
 800c7fc:	4293      	cmp	r3, r2
 800c7fe:	d04d      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	4a6f      	ldr	r2, [pc, #444]	; (800c9c4 <I2C_Slave_ISR_DMA+0x280>)
 800c808:	4293      	cmp	r3, r2
 800c80a:	d047      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	4a6d      	ldr	r2, [pc, #436]	; (800c9c8 <I2C_Slave_ISR_DMA+0x284>)
 800c814:	4293      	cmp	r3, r2
 800c816:	d041      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	4a6b      	ldr	r2, [pc, #428]	; (800c9cc <I2C_Slave_ISR_DMA+0x288>)
 800c820:	4293      	cmp	r3, r2
 800c822:	d03b      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	4a69      	ldr	r2, [pc, #420]	; (800c9d0 <I2C_Slave_ISR_DMA+0x28c>)
 800c82c:	4293      	cmp	r3, r2
 800c82e:	d035      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	4a67      	ldr	r2, [pc, #412]	; (800c9d4 <I2C_Slave_ISR_DMA+0x290>)
 800c838:	4293      	cmp	r3, r2
 800c83a:	d02f      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	4a65      	ldr	r2, [pc, #404]	; (800c9d8 <I2C_Slave_ISR_DMA+0x294>)
 800c844:	4293      	cmp	r3, r2
 800c846:	d029      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	4a63      	ldr	r2, [pc, #396]	; (800c9dc <I2C_Slave_ISR_DMA+0x298>)
 800c850:	4293      	cmp	r3, r2
 800c852:	d023      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	4a61      	ldr	r2, [pc, #388]	; (800c9e0 <I2C_Slave_ISR_DMA+0x29c>)
 800c85c:	4293      	cmp	r3, r2
 800c85e:	d01d      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	4a5f      	ldr	r2, [pc, #380]	; (800c9e4 <I2C_Slave_ISR_DMA+0x2a0>)
 800c868:	4293      	cmp	r3, r2
 800c86a:	d017      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	4a5d      	ldr	r2, [pc, #372]	; (800c9e8 <I2C_Slave_ISR_DMA+0x2a4>)
 800c874:	4293      	cmp	r3, r2
 800c876:	d011      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	4a5b      	ldr	r2, [pc, #364]	; (800c9ec <I2C_Slave_ISR_DMA+0x2a8>)
 800c880:	4293      	cmp	r3, r2
 800c882:	d00b      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	4a59      	ldr	r2, [pc, #356]	; (800c9f0 <I2C_Slave_ISR_DMA+0x2ac>)
 800c88c:	4293      	cmp	r3, r2
 800c88e:	d005      	beq.n	800c89c <I2C_Slave_ISR_DMA+0x158>
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	4a57      	ldr	r2, [pc, #348]	; (800c9f4 <I2C_Slave_ISR_DMA+0x2b0>)
 800c898:	4293      	cmp	r3, r2
 800c89a:	d109      	bne.n	800c8b0 <I2C_Slave_ISR_DMA+0x16c>
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	685b      	ldr	r3, [r3, #4]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	bf0c      	ite	eq
 800c8a8:	2301      	moveq	r3, #1
 800c8aa:	2300      	movne	r3, #0
 800c8ac:	b2db      	uxtb	r3, r3
 800c8ae:	e008      	b.n	800c8c2 <I2C_Slave_ISR_DMA+0x17e>
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	685b      	ldr	r3, [r3, #4]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	bf0c      	ite	eq
 800c8bc:	2301      	moveq	r3, #1
 800c8be:	2300      	movne	r3, #0
 800c8c0:	b2db      	uxtb	r3, r3
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d001      	beq.n	800c8ca <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800c8c6:	2301      	movs	r3, #1
 800c8c8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	f000 809f 	beq.w	800ca12 <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	0b9b      	lsrs	r3, r3, #14
 800c8d8:	f003 0301 	and.w	r3, r3, #1
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	f000 8098 	beq.w	800ca12 <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	4a33      	ldr	r2, [pc, #204]	; (800c9b8 <I2C_Slave_ISR_DMA+0x274>)
 800c8ea:	4293      	cmp	r3, r2
 800c8ec:	d059      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	4a31      	ldr	r2, [pc, #196]	; (800c9bc <I2C_Slave_ISR_DMA+0x278>)
 800c8f6:	4293      	cmp	r3, r2
 800c8f8:	d053      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	4a2f      	ldr	r2, [pc, #188]	; (800c9c0 <I2C_Slave_ISR_DMA+0x27c>)
 800c902:	4293      	cmp	r3, r2
 800c904:	d04d      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	4a2d      	ldr	r2, [pc, #180]	; (800c9c4 <I2C_Slave_ISR_DMA+0x280>)
 800c90e:	4293      	cmp	r3, r2
 800c910:	d047      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	4a2b      	ldr	r2, [pc, #172]	; (800c9c8 <I2C_Slave_ISR_DMA+0x284>)
 800c91a:	4293      	cmp	r3, r2
 800c91c:	d041      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	4a29      	ldr	r2, [pc, #164]	; (800c9cc <I2C_Slave_ISR_DMA+0x288>)
 800c926:	4293      	cmp	r3, r2
 800c928:	d03b      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	4a27      	ldr	r2, [pc, #156]	; (800c9d0 <I2C_Slave_ISR_DMA+0x28c>)
 800c932:	4293      	cmp	r3, r2
 800c934:	d035      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	4a25      	ldr	r2, [pc, #148]	; (800c9d4 <I2C_Slave_ISR_DMA+0x290>)
 800c93e:	4293      	cmp	r3, r2
 800c940:	d02f      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	4a23      	ldr	r2, [pc, #140]	; (800c9d8 <I2C_Slave_ISR_DMA+0x294>)
 800c94a:	4293      	cmp	r3, r2
 800c94c:	d029      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	4a21      	ldr	r2, [pc, #132]	; (800c9dc <I2C_Slave_ISR_DMA+0x298>)
 800c956:	4293      	cmp	r3, r2
 800c958:	d023      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	4a1f      	ldr	r2, [pc, #124]	; (800c9e0 <I2C_Slave_ISR_DMA+0x29c>)
 800c962:	4293      	cmp	r3, r2
 800c964:	d01d      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	4a1d      	ldr	r2, [pc, #116]	; (800c9e4 <I2C_Slave_ISR_DMA+0x2a0>)
 800c96e:	4293      	cmp	r3, r2
 800c970:	d017      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	4a1b      	ldr	r2, [pc, #108]	; (800c9e8 <I2C_Slave_ISR_DMA+0x2a4>)
 800c97a:	4293      	cmp	r3, r2
 800c97c:	d011      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	4a19      	ldr	r2, [pc, #100]	; (800c9ec <I2C_Slave_ISR_DMA+0x2a8>)
 800c986:	4293      	cmp	r3, r2
 800c988:	d00b      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	4a17      	ldr	r2, [pc, #92]	; (800c9f0 <I2C_Slave_ISR_DMA+0x2ac>)
 800c992:	4293      	cmp	r3, r2
 800c994:	d005      	beq.n	800c9a2 <I2C_Slave_ISR_DMA+0x25e>
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	4a15      	ldr	r2, [pc, #84]	; (800c9f4 <I2C_Slave_ISR_DMA+0x2b0>)
 800c99e:	4293      	cmp	r3, r2
 800c9a0:	d12a      	bne.n	800c9f8 <I2C_Slave_ISR_DMA+0x2b4>
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	685b      	ldr	r3, [r3, #4]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	bf0c      	ite	eq
 800c9ae:	2301      	moveq	r3, #1
 800c9b0:	2300      	movne	r3, #0
 800c9b2:	b2db      	uxtb	r3, r3
 800c9b4:	e029      	b.n	800ca0a <I2C_Slave_ISR_DMA+0x2c6>
 800c9b6:	bf00      	nop
 800c9b8:	40020010 	.word	0x40020010
 800c9bc:	40020028 	.word	0x40020028
 800c9c0:	40020040 	.word	0x40020040
 800c9c4:	40020058 	.word	0x40020058
 800c9c8:	40020070 	.word	0x40020070
 800c9cc:	40020088 	.word	0x40020088
 800c9d0:	400200a0 	.word	0x400200a0
 800c9d4:	400200b8 	.word	0x400200b8
 800c9d8:	40020410 	.word	0x40020410
 800c9dc:	40020428 	.word	0x40020428
 800c9e0:	40020440 	.word	0x40020440
 800c9e4:	40020458 	.word	0x40020458
 800c9e8:	40020470 	.word	0x40020470
 800c9ec:	40020488 	.word	0x40020488
 800c9f0:	400204a0 	.word	0x400204a0
 800c9f4:	400204b8 	.word	0x400204b8
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	685b      	ldr	r3, [r3, #4]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	bf0c      	ite	eq
 800ca04:	2301      	moveq	r3, #1
 800ca06:	2300      	movne	r3, #0
 800ca08:	b2db      	uxtb	r3, r3
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d001      	beq.n	800ca12 <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800ca0e:	2301      	movs	r3, #1
 800ca10:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800ca12:	69fb      	ldr	r3, [r7, #28]
 800ca14:	2b01      	cmp	r3, #1
 800ca16:	d128      	bne.n	800ca6a <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ca1e:	b2db      	uxtb	r3, r3
 800ca20:	2b28      	cmp	r3, #40	; 0x28
 800ca22:	d108      	bne.n	800ca36 <I2C_Slave_ISR_DMA+0x2f2>
 800ca24:	69bb      	ldr	r3, [r7, #24]
 800ca26:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ca2a:	d104      	bne.n	800ca36 <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800ca2c:	68b9      	ldr	r1, [r7, #8]
 800ca2e:	68f8      	ldr	r0, [r7, #12]
 800ca30:	f000 fcb0 	bl	800d394 <I2C_ITListenCplt>
 800ca34:	e048      	b.n	800cac8 <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ca3c:	b2db      	uxtb	r3, r3
 800ca3e:	2b29      	cmp	r3, #41	; 0x29
 800ca40:	d10e      	bne.n	800ca60 <I2C_Slave_ISR_DMA+0x31c>
 800ca42:	69bb      	ldr	r3, [r7, #24]
 800ca44:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800ca48:	d00a      	beq.n	800ca60 <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	2210      	movs	r2, #16
 800ca50:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800ca52:	68f8      	ldr	r0, [r7, #12]
 800ca54:	f000 fe0b 	bl	800d66e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800ca58:	68f8      	ldr	r0, [r7, #12]
 800ca5a:	f000 f918 	bl	800cc8e <I2C_ITSlaveSeqCplt>
 800ca5e:	e033      	b.n	800cac8 <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	2210      	movs	r2, #16
 800ca66:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800ca68:	e034      	b.n	800cad4 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	2210      	movs	r2, #16
 800ca70:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca76:	f043 0204 	orr.w	r2, r3, #4
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ca84:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800ca86:	69bb      	ldr	r3, [r7, #24]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d003      	beq.n	800ca94 <I2C_Slave_ISR_DMA+0x350>
 800ca8c:	69bb      	ldr	r3, [r7, #24]
 800ca8e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ca92:	d11f      	bne.n	800cad4 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800ca94:	7dfb      	ldrb	r3, [r7, #23]
 800ca96:	2b21      	cmp	r3, #33	; 0x21
 800ca98:	d002      	beq.n	800caa0 <I2C_Slave_ISR_DMA+0x35c>
 800ca9a:	7dfb      	ldrb	r3, [r7, #23]
 800ca9c:	2b29      	cmp	r3, #41	; 0x29
 800ca9e:	d103      	bne.n	800caa8 <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	2221      	movs	r2, #33	; 0x21
 800caa4:	631a      	str	r2, [r3, #48]	; 0x30
 800caa6:	e008      	b.n	800caba <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800caa8:	7dfb      	ldrb	r3, [r7, #23]
 800caaa:	2b22      	cmp	r3, #34	; 0x22
 800caac:	d002      	beq.n	800cab4 <I2C_Slave_ISR_DMA+0x370>
 800caae:	7dfb      	ldrb	r3, [r7, #23]
 800cab0:	2b2a      	cmp	r3, #42	; 0x2a
 800cab2:	d102      	bne.n	800caba <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	2222      	movs	r2, #34	; 0x22
 800cab8:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cabe:	4619      	mov	r1, r3
 800cac0:	68f8      	ldr	r0, [r7, #12]
 800cac2:	f000 fcbd 	bl	800d440 <I2C_ITError>
      if (treatdmanack == 1U)
 800cac6:	e005      	b.n	800cad4 <I2C_Slave_ISR_DMA+0x390>
 800cac8:	e004      	b.n	800cad4 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	2210      	movs	r2, #16
 800cad0:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800cad2:	e011      	b.n	800caf8 <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800cad4:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800cad6:	e00f      	b.n	800caf8 <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	08db      	lsrs	r3, r3, #3
 800cadc:	f003 0301 	and.w	r3, r3, #1
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d009      	beq.n	800caf8 <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	08db      	lsrs	r3, r3, #3
 800cae8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800caec:	2b00      	cmp	r3, #0
 800caee:	d003      	beq.n	800caf8 <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800caf0:	68b9      	ldr	r1, [r7, #8]
 800caf2:	68f8      	ldr	r0, [r7, #12]
 800caf4:	f000 f80a 	bl	800cb0c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	2200      	movs	r2, #0
 800cafc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800cb00:	2300      	movs	r3, #0
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	3720      	adds	r7, #32
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd80      	pop	{r7, pc}
 800cb0a:	bf00      	nop

0800cb0c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b084      	sub	sp, #16
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cb1c:	b2db      	uxtb	r3, r3
 800cb1e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800cb22:	2b28      	cmp	r3, #40	; 0x28
 800cb24:	d16a      	bne.n	800cbfc <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	699b      	ldr	r3, [r3, #24]
 800cb2c:	0c1b      	lsrs	r3, r3, #16
 800cb2e:	b2db      	uxtb	r3, r3
 800cb30:	f003 0301 	and.w	r3, r3, #1
 800cb34:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	699b      	ldr	r3, [r3, #24]
 800cb3c:	0c1b      	lsrs	r3, r3, #16
 800cb3e:	b29b      	uxth	r3, r3
 800cb40:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800cb44:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	689b      	ldr	r3, [r3, #8]
 800cb4c:	b29b      	uxth	r3, r3
 800cb4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb52:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	68db      	ldr	r3, [r3, #12]
 800cb5a:	b29b      	uxth	r3, r3
 800cb5c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800cb60:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	68db      	ldr	r3, [r3, #12]
 800cb66:	2b02      	cmp	r3, #2
 800cb68:	d138      	bne.n	800cbdc <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800cb6a:	897b      	ldrh	r3, [r7, #10]
 800cb6c:	09db      	lsrs	r3, r3, #7
 800cb6e:	b29a      	uxth	r2, r3
 800cb70:	89bb      	ldrh	r3, [r7, #12]
 800cb72:	4053      	eors	r3, r2
 800cb74:	b29b      	uxth	r3, r3
 800cb76:	f003 0306 	and.w	r3, r3, #6
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d11c      	bne.n	800cbb8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800cb7e:	897b      	ldrh	r3, [r7, #10]
 800cb80:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cb86:	1c5a      	adds	r2, r3, #1
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cb90:	2b02      	cmp	r3, #2
 800cb92:	d13b      	bne.n	800cc0c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	2200      	movs	r2, #0
 800cb98:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	2208      	movs	r2, #8
 800cba0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	2200      	movs	r2, #0
 800cba6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800cbaa:	89ba      	ldrh	r2, [r7, #12]
 800cbac:	7bfb      	ldrb	r3, [r7, #15]
 800cbae:	4619      	mov	r1, r3
 800cbb0:	6878      	ldr	r0, [r7, #4]
 800cbb2:	f7ff f91e 	bl	800bdf2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800cbb6:	e029      	b.n	800cc0c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800cbb8:	893b      	ldrh	r3, [r7, #8]
 800cbba:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800cbbc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f001 f81d 	bl	800dc00 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	2200      	movs	r2, #0
 800cbca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800cbce:	89ba      	ldrh	r2, [r7, #12]
 800cbd0:	7bfb      	ldrb	r3, [r7, #15]
 800cbd2:	4619      	mov	r1, r3
 800cbd4:	6878      	ldr	r0, [r7, #4]
 800cbd6:	f7ff f90c 	bl	800bdf2 <HAL_I2C_AddrCallback>
}
 800cbda:	e017      	b.n	800cc0c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800cbdc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800cbe0:	6878      	ldr	r0, [r7, #4]
 800cbe2:	f001 f80d 	bl	800dc00 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	2200      	movs	r2, #0
 800cbea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800cbee:	89ba      	ldrh	r2, [r7, #12]
 800cbf0:	7bfb      	ldrb	r3, [r7, #15]
 800cbf2:	4619      	mov	r1, r3
 800cbf4:	6878      	ldr	r0, [r7, #4]
 800cbf6:	f7ff f8fc 	bl	800bdf2 <HAL_I2C_AddrCallback>
}
 800cbfa:	e007      	b.n	800cc0c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	2208      	movs	r2, #8
 800cc02:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2200      	movs	r2, #0
 800cc08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800cc0c:	bf00      	nop
 800cc0e:	3710      	adds	r7, #16
 800cc10:	46bd      	mov	sp, r7
 800cc12:	bd80      	pop	{r7, pc}

0800cc14 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b082      	sub	sp, #8
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2200      	movs	r2, #0
 800cc20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cc2a:	b2db      	uxtb	r3, r3
 800cc2c:	2b21      	cmp	r3, #33	; 0x21
 800cc2e:	d115      	bne.n	800cc5c <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2220      	movs	r2, #32
 800cc34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	2211      	movs	r2, #17
 800cc3c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	2200      	movs	r2, #0
 800cc42:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800cc44:	2101      	movs	r1, #1
 800cc46:	6878      	ldr	r0, [r7, #4]
 800cc48:	f000 ffda 	bl	800dc00 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	2200      	movs	r2, #0
 800cc50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800cc54:	6878      	ldr	r0, [r7, #4]
 800cc56:	f7ff f8a4 	bl	800bda2 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800cc5a:	e014      	b.n	800cc86 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	2220      	movs	r2, #32
 800cc60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2212      	movs	r2, #18
 800cc68:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800cc70:	2102      	movs	r1, #2
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f000 ffc4 	bl	800dc00 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800cc80:	6878      	ldr	r0, [r7, #4]
 800cc82:	f7ff f898 	bl	800bdb6 <HAL_I2C_MasterRxCpltCallback>
}
 800cc86:	bf00      	nop
 800cc88:	3708      	adds	r7, #8
 800cc8a:	46bd      	mov	sp, r7
 800cc8c:	bd80      	pop	{r7, pc}

0800cc8e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800cc8e:	b580      	push	{r7, lr}
 800cc90:	b084      	sub	sp, #16
 800cc92:	af00      	add	r7, sp, #0
 800cc94:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	2200      	movs	r2, #0
 800cca2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	0b9b      	lsrs	r3, r3, #14
 800ccaa:	f003 0301 	and.w	r3, r3, #1
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d008      	beq.n	800ccc4 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	681a      	ldr	r2, [r3, #0]
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ccc0:	601a      	str	r2, [r3, #0]
 800ccc2:	e00d      	b.n	800cce0 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	0bdb      	lsrs	r3, r3, #15
 800ccc8:	f003 0301 	and.w	r3, r3, #1
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d007      	beq.n	800cce0 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	681a      	ldr	r2, [r3, #0]
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ccde:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cce6:	b2db      	uxtb	r3, r3
 800cce8:	2b29      	cmp	r3, #41	; 0x29
 800ccea:	d112      	bne.n	800cd12 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2228      	movs	r2, #40	; 0x28
 800ccf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	2221      	movs	r2, #33	; 0x21
 800ccf8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ccfa:	2101      	movs	r1, #1
 800ccfc:	6878      	ldr	r0, [r7, #4]
 800ccfe:	f000 ff7f 	bl	800dc00 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	2200      	movs	r2, #0
 800cd06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f7ff f85d 	bl	800bdca <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800cd10:	e017      	b.n	800cd42 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cd18:	b2db      	uxtb	r3, r3
 800cd1a:	2b2a      	cmp	r3, #42	; 0x2a
 800cd1c:	d111      	bne.n	800cd42 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	2228      	movs	r2, #40	; 0x28
 800cd22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	2222      	movs	r2, #34	; 0x22
 800cd2a:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800cd2c:	2102      	movs	r1, #2
 800cd2e:	6878      	ldr	r0, [r7, #4]
 800cd30:	f000 ff66 	bl	800dc00 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	2200      	movs	r2, #0
 800cd38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800cd3c:	6878      	ldr	r0, [r7, #4]
 800cd3e:	f7ff f84e 	bl	800bdde <HAL_I2C_SlaveRxCpltCallback>
}
 800cd42:	bf00      	nop
 800cd44:	3710      	adds	r7, #16
 800cd46:	46bd      	mov	sp, r7
 800cd48:	bd80      	pop	{r7, pc}
	...

0800cd4c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b086      	sub	sp, #24
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
 800cd54:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	2220      	movs	r2, #32
 800cd60:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cd68:	b2db      	uxtb	r3, r3
 800cd6a:	2b21      	cmp	r3, #33	; 0x21
 800cd6c:	d107      	bne.n	800cd7e <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800cd6e:	2101      	movs	r1, #1
 800cd70:	6878      	ldr	r0, [r7, #4]
 800cd72:	f000 ff45 	bl	800dc00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2211      	movs	r2, #17
 800cd7a:	631a      	str	r2, [r3, #48]	; 0x30
 800cd7c:	e00c      	b.n	800cd98 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cd84:	b2db      	uxtb	r3, r3
 800cd86:	2b22      	cmp	r3, #34	; 0x22
 800cd88:	d106      	bne.n	800cd98 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800cd8a:	2102      	movs	r1, #2
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f000 ff37 	bl	800dc00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2212      	movs	r2, #18
 800cd96:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	6859      	ldr	r1, [r3, #4]
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681a      	ldr	r2, [r3, #0]
 800cda2:	4b4d      	ldr	r3, [pc, #308]	; (800ced8 <I2C_ITMasterCplt+0x18c>)
 800cda4:	400b      	ands	r3, r1
 800cda6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2200      	movs	r2, #0
 800cdac:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	4a4a      	ldr	r2, [pc, #296]	; (800cedc <I2C_ITMasterCplt+0x190>)
 800cdb2:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800cdb4:	697b      	ldr	r3, [r7, #20]
 800cdb6:	091b      	lsrs	r3, r3, #4
 800cdb8:	f003 0301 	and.w	r3, r3, #1
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d009      	beq.n	800cdd4 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	2210      	movs	r2, #16
 800cdc6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cdcc:	f043 0204 	orr.w	r2, r3, #4
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cdda:	b2db      	uxtb	r3, r3
 800cddc:	2b60      	cmp	r3, #96	; 0x60
 800cdde:	d10b      	bne.n	800cdf8 <I2C_ITMasterCplt+0xac>
 800cde0:	697b      	ldr	r3, [r7, #20]
 800cde2:	089b      	lsrs	r3, r3, #2
 800cde4:	f003 0301 	and.w	r3, r3, #1
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d005      	beq.n	800cdf8 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cdf2:	b2db      	uxtb	r3, r3
 800cdf4:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800cdf6:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800cdf8:	6878      	ldr	r0, [r7, #4]
 800cdfa:	f000 fc38 	bl	800d66e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce02:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ce0a:	b2db      	uxtb	r3, r3
 800ce0c:	2b60      	cmp	r3, #96	; 0x60
 800ce0e:	d002      	beq.n	800ce16 <I2C_ITMasterCplt+0xca>
 800ce10:	693b      	ldr	r3, [r7, #16]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d006      	beq.n	800ce24 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce1a:	4619      	mov	r1, r3
 800ce1c:	6878      	ldr	r0, [r7, #4]
 800ce1e:	f000 fb0f 	bl	800d440 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800ce22:	e054      	b.n	800cece <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ce2a:	b2db      	uxtb	r3, r3
 800ce2c:	2b21      	cmp	r3, #33	; 0x21
 800ce2e:	d124      	bne.n	800ce7a <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2220      	movs	r2, #32
 800ce34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ce44:	b2db      	uxtb	r3, r3
 800ce46:	2b40      	cmp	r3, #64	; 0x40
 800ce48:	d10b      	bne.n	800ce62 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	2200      	movs	r2, #0
 800ce4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	2200      	movs	r2, #0
 800ce56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800ce5a:	6878      	ldr	r0, [r7, #4]
 800ce5c:	f7fe ffe1 	bl	800be22 <HAL_I2C_MemTxCpltCallback>
}
 800ce60:	e035      	b.n	800cece <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	2200      	movs	r2, #0
 800ce66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800ce72:	6878      	ldr	r0, [r7, #4]
 800ce74:	f7fe ff95 	bl	800bda2 <HAL_I2C_MasterTxCpltCallback>
}
 800ce78:	e029      	b.n	800cece <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ce80:	b2db      	uxtb	r3, r3
 800ce82:	2b22      	cmp	r3, #34	; 0x22
 800ce84:	d123      	bne.n	800cece <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	2220      	movs	r2, #32
 800ce8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	2200      	movs	r2, #0
 800ce92:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ce9a:	b2db      	uxtb	r3, r3
 800ce9c:	2b40      	cmp	r3, #64	; 0x40
 800ce9e:	d10b      	bne.n	800ceb8 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	2200      	movs	r2, #0
 800cea4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2200      	movs	r2, #0
 800ceac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800ceb0:	6878      	ldr	r0, [r7, #4]
 800ceb2:	f7fe ffc0 	bl	800be36 <HAL_I2C_MemRxCpltCallback>
}
 800ceb6:	e00a      	b.n	800cece <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	2200      	movs	r2, #0
 800cebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	2200      	movs	r2, #0
 800cec4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800cec8:	6878      	ldr	r0, [r7, #4]
 800ceca:	f7fe ff74 	bl	800bdb6 <HAL_I2C_MasterRxCpltCallback>
}
 800cece:	bf00      	nop
 800ced0:	3718      	adds	r7, #24
 800ced2:	46bd      	mov	sp, r7
 800ced4:	bd80      	pop	{r7, pc}
 800ced6:	bf00      	nop
 800ced8:	fe00e800 	.word	0xfe00e800
 800cedc:	ffff0000 	.word	0xffff0000

0800cee0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800cee0:	b580      	push	{r7, lr}
 800cee2:	b086      	sub	sp, #24
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	6078      	str	r0, [r7, #4]
 800cee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cefa:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cf02:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	2220      	movs	r2, #32
 800cf0a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800cf0c:	7afb      	ldrb	r3, [r7, #11]
 800cf0e:	2b21      	cmp	r3, #33	; 0x21
 800cf10:	d002      	beq.n	800cf18 <I2C_ITSlaveCplt+0x38>
 800cf12:	7afb      	ldrb	r3, [r7, #11]
 800cf14:	2b29      	cmp	r3, #41	; 0x29
 800cf16:	d108      	bne.n	800cf2a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800cf18:	f248 0101 	movw	r1, #32769	; 0x8001
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f000 fe6f 	bl	800dc00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	2221      	movs	r2, #33	; 0x21
 800cf26:	631a      	str	r2, [r3, #48]	; 0x30
 800cf28:	e019      	b.n	800cf5e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800cf2a:	7afb      	ldrb	r3, [r7, #11]
 800cf2c:	2b22      	cmp	r3, #34	; 0x22
 800cf2e:	d002      	beq.n	800cf36 <I2C_ITSlaveCplt+0x56>
 800cf30:	7afb      	ldrb	r3, [r7, #11]
 800cf32:	2b2a      	cmp	r3, #42	; 0x2a
 800cf34:	d108      	bne.n	800cf48 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800cf36:	f248 0102 	movw	r1, #32770	; 0x8002
 800cf3a:	6878      	ldr	r0, [r7, #4]
 800cf3c:	f000 fe60 	bl	800dc00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	2222      	movs	r2, #34	; 0x22
 800cf44:	631a      	str	r2, [r3, #48]	; 0x30
 800cf46:	e00a      	b.n	800cf5e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800cf48:	7afb      	ldrb	r3, [r7, #11]
 800cf4a:	2b28      	cmp	r3, #40	; 0x28
 800cf4c:	d107      	bne.n	800cf5e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800cf4e:	f248 0103 	movw	r1, #32771	; 0x8003
 800cf52:	6878      	ldr	r0, [r7, #4]
 800cf54:	f000 fe54 	bl	800dc00 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2200      	movs	r2, #0
 800cf5c:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	685a      	ldr	r2, [r3, #4]
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cf6c:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	6859      	ldr	r1, [r3, #4]
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681a      	ldr	r2, [r3, #0]
 800cf78:	4b80      	ldr	r3, [pc, #512]	; (800d17c <I2C_ITSlaveCplt+0x29c>)
 800cf7a:	400b      	ands	r3, r1
 800cf7c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800cf7e:	6878      	ldr	r0, [r7, #4]
 800cf80:	f000 fb75 	bl	800d66e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800cf84:	693b      	ldr	r3, [r7, #16]
 800cf86:	0b9b      	lsrs	r3, r3, #14
 800cf88:	f003 0301 	and.w	r3, r3, #1
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d07a      	beq.n	800d086 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	681a      	ldr	r2, [r3, #0]
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800cf9e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	f000 8112 	beq.w	800d1ce <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	4a73      	ldr	r2, [pc, #460]	; (800d180 <I2C_ITSlaveCplt+0x2a0>)
 800cfb2:	4293      	cmp	r3, r2
 800cfb4:	d059      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	4a71      	ldr	r2, [pc, #452]	; (800d184 <I2C_ITSlaveCplt+0x2a4>)
 800cfbe:	4293      	cmp	r3, r2
 800cfc0:	d053      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	4a6f      	ldr	r2, [pc, #444]	; (800d188 <I2C_ITSlaveCplt+0x2a8>)
 800cfca:	4293      	cmp	r3, r2
 800cfcc:	d04d      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	4a6d      	ldr	r2, [pc, #436]	; (800d18c <I2C_ITSlaveCplt+0x2ac>)
 800cfd6:	4293      	cmp	r3, r2
 800cfd8:	d047      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	4a6b      	ldr	r2, [pc, #428]	; (800d190 <I2C_ITSlaveCplt+0x2b0>)
 800cfe2:	4293      	cmp	r3, r2
 800cfe4:	d041      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	4a69      	ldr	r2, [pc, #420]	; (800d194 <I2C_ITSlaveCplt+0x2b4>)
 800cfee:	4293      	cmp	r3, r2
 800cff0:	d03b      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	4a67      	ldr	r2, [pc, #412]	; (800d198 <I2C_ITSlaveCplt+0x2b8>)
 800cffa:	4293      	cmp	r3, r2
 800cffc:	d035      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	4a65      	ldr	r2, [pc, #404]	; (800d19c <I2C_ITSlaveCplt+0x2bc>)
 800d006:	4293      	cmp	r3, r2
 800d008:	d02f      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	4a63      	ldr	r2, [pc, #396]	; (800d1a0 <I2C_ITSlaveCplt+0x2c0>)
 800d012:	4293      	cmp	r3, r2
 800d014:	d029      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	4a61      	ldr	r2, [pc, #388]	; (800d1a4 <I2C_ITSlaveCplt+0x2c4>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d023      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	4a5f      	ldr	r2, [pc, #380]	; (800d1a8 <I2C_ITSlaveCplt+0x2c8>)
 800d02a:	4293      	cmp	r3, r2
 800d02c:	d01d      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	4a5d      	ldr	r2, [pc, #372]	; (800d1ac <I2C_ITSlaveCplt+0x2cc>)
 800d036:	4293      	cmp	r3, r2
 800d038:	d017      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	4a5b      	ldr	r2, [pc, #364]	; (800d1b0 <I2C_ITSlaveCplt+0x2d0>)
 800d042:	4293      	cmp	r3, r2
 800d044:	d011      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	4a59      	ldr	r2, [pc, #356]	; (800d1b4 <I2C_ITSlaveCplt+0x2d4>)
 800d04e:	4293      	cmp	r3, r2
 800d050:	d00b      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	4a57      	ldr	r2, [pc, #348]	; (800d1b8 <I2C_ITSlaveCplt+0x2d8>)
 800d05a:	4293      	cmp	r3, r2
 800d05c:	d005      	beq.n	800d06a <I2C_ITSlaveCplt+0x18a>
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	4a55      	ldr	r2, [pc, #340]	; (800d1bc <I2C_ITSlaveCplt+0x2dc>)
 800d066:	4293      	cmp	r3, r2
 800d068:	d105      	bne.n	800d076 <I2C_ITSlaveCplt+0x196>
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	685b      	ldr	r3, [r3, #4]
 800d072:	b29b      	uxth	r3, r3
 800d074:	e004      	b.n	800d080 <I2C_ITSlaveCplt+0x1a0>
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	685b      	ldr	r3, [r3, #4]
 800d07e:	b29b      	uxth	r3, r3
 800d080:	687a      	ldr	r2, [r7, #4]
 800d082:	8553      	strh	r3, [r2, #42]	; 0x2a
 800d084:	e0a3      	b.n	800d1ce <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800d086:	693b      	ldr	r3, [r7, #16]
 800d088:	0bdb      	lsrs	r3, r3, #15
 800d08a:	f003 0301 	and.w	r3, r3, #1
 800d08e:	2b00      	cmp	r3, #0
 800d090:	f000 809d 	beq.w	800d1ce <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	681a      	ldr	r2, [r3, #0]
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d0a2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	f000 8090 	beq.w	800d1ce <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	4a32      	ldr	r2, [pc, #200]	; (800d180 <I2C_ITSlaveCplt+0x2a0>)
 800d0b6:	4293      	cmp	r3, r2
 800d0b8:	d059      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	4a30      	ldr	r2, [pc, #192]	; (800d184 <I2C_ITSlaveCplt+0x2a4>)
 800d0c2:	4293      	cmp	r3, r2
 800d0c4:	d053      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	4a2e      	ldr	r2, [pc, #184]	; (800d188 <I2C_ITSlaveCplt+0x2a8>)
 800d0ce:	4293      	cmp	r3, r2
 800d0d0:	d04d      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	4a2c      	ldr	r2, [pc, #176]	; (800d18c <I2C_ITSlaveCplt+0x2ac>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d047      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	4a2a      	ldr	r2, [pc, #168]	; (800d190 <I2C_ITSlaveCplt+0x2b0>)
 800d0e6:	4293      	cmp	r3, r2
 800d0e8:	d041      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	4a28      	ldr	r2, [pc, #160]	; (800d194 <I2C_ITSlaveCplt+0x2b4>)
 800d0f2:	4293      	cmp	r3, r2
 800d0f4:	d03b      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	4a26      	ldr	r2, [pc, #152]	; (800d198 <I2C_ITSlaveCplt+0x2b8>)
 800d0fe:	4293      	cmp	r3, r2
 800d100:	d035      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	4a24      	ldr	r2, [pc, #144]	; (800d19c <I2C_ITSlaveCplt+0x2bc>)
 800d10a:	4293      	cmp	r3, r2
 800d10c:	d02f      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	4a22      	ldr	r2, [pc, #136]	; (800d1a0 <I2C_ITSlaveCplt+0x2c0>)
 800d116:	4293      	cmp	r3, r2
 800d118:	d029      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	4a20      	ldr	r2, [pc, #128]	; (800d1a4 <I2C_ITSlaveCplt+0x2c4>)
 800d122:	4293      	cmp	r3, r2
 800d124:	d023      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	4a1e      	ldr	r2, [pc, #120]	; (800d1a8 <I2C_ITSlaveCplt+0x2c8>)
 800d12e:	4293      	cmp	r3, r2
 800d130:	d01d      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	4a1c      	ldr	r2, [pc, #112]	; (800d1ac <I2C_ITSlaveCplt+0x2cc>)
 800d13a:	4293      	cmp	r3, r2
 800d13c:	d017      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	4a1a      	ldr	r2, [pc, #104]	; (800d1b0 <I2C_ITSlaveCplt+0x2d0>)
 800d146:	4293      	cmp	r3, r2
 800d148:	d011      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	4a18      	ldr	r2, [pc, #96]	; (800d1b4 <I2C_ITSlaveCplt+0x2d4>)
 800d152:	4293      	cmp	r3, r2
 800d154:	d00b      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	4a16      	ldr	r2, [pc, #88]	; (800d1b8 <I2C_ITSlaveCplt+0x2d8>)
 800d15e:	4293      	cmp	r3, r2
 800d160:	d005      	beq.n	800d16e <I2C_ITSlaveCplt+0x28e>
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	4a14      	ldr	r2, [pc, #80]	; (800d1bc <I2C_ITSlaveCplt+0x2dc>)
 800d16a:	4293      	cmp	r3, r2
 800d16c:	d128      	bne.n	800d1c0 <I2C_ITSlaveCplt+0x2e0>
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	685b      	ldr	r3, [r3, #4]
 800d176:	b29b      	uxth	r3, r3
 800d178:	e027      	b.n	800d1ca <I2C_ITSlaveCplt+0x2ea>
 800d17a:	bf00      	nop
 800d17c:	fe00e800 	.word	0xfe00e800
 800d180:	40020010 	.word	0x40020010
 800d184:	40020028 	.word	0x40020028
 800d188:	40020040 	.word	0x40020040
 800d18c:	40020058 	.word	0x40020058
 800d190:	40020070 	.word	0x40020070
 800d194:	40020088 	.word	0x40020088
 800d198:	400200a0 	.word	0x400200a0
 800d19c:	400200b8 	.word	0x400200b8
 800d1a0:	40020410 	.word	0x40020410
 800d1a4:	40020428 	.word	0x40020428
 800d1a8:	40020440 	.word	0x40020440
 800d1ac:	40020458 	.word	0x40020458
 800d1b0:	40020470 	.word	0x40020470
 800d1b4:	40020488 	.word	0x40020488
 800d1b8:	400204a0 	.word	0x400204a0
 800d1bc:	400204b8 	.word	0x400204b8
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	685b      	ldr	r3, [r3, #4]
 800d1c8:	b29b      	uxth	r3, r3
 800d1ca:	687a      	ldr	r2, [r7, #4]
 800d1cc:	8553      	strh	r3, [r2, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800d1ce:	697b      	ldr	r3, [r7, #20]
 800d1d0:	089b      	lsrs	r3, r3, #2
 800d1d2:	f003 0301 	and.w	r3, r3, #1
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d020      	beq.n	800d21c <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800d1da:	697b      	ldr	r3, [r7, #20]
 800d1dc:	f023 0304 	bic.w	r3, r3, #4
 800d1e0:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1ec:	b2d2      	uxtb	r2, r2
 800d1ee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1f4:	1c5a      	adds	r2, r3, #1
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d00c      	beq.n	800d21c <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d206:	3b01      	subs	r3, #1
 800d208:	b29a      	uxth	r2, r3
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d212:	b29b      	uxth	r3, r3
 800d214:	3b01      	subs	r3, #1
 800d216:	b29a      	uxth	r2, r3
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d220:	b29b      	uxth	r3, r3
 800d222:	2b00      	cmp	r3, #0
 800d224:	d005      	beq.n	800d232 <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d22a:	f043 0204 	orr.w	r2, r3, #4
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	645a      	str	r2, [r3, #68]	; 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800d232:	697b      	ldr	r3, [r7, #20]
 800d234:	091b      	lsrs	r3, r3, #4
 800d236:	f003 0301 	and.w	r3, r3, #1
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d04a      	beq.n	800d2d4 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800d23e:	693b      	ldr	r3, [r7, #16]
 800d240:	091b      	lsrs	r3, r3, #4
 800d242:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800d246:	2b00      	cmp	r3, #0
 800d248:	d044      	beq.n	800d2d4 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d24e:	b29b      	uxth	r3, r3
 800d250:	2b00      	cmp	r3, #0
 800d252:	d128      	bne.n	800d2a6 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d25a:	b2db      	uxtb	r3, r3
 800d25c:	2b28      	cmp	r3, #40	; 0x28
 800d25e:	d108      	bne.n	800d272 <I2C_ITSlaveCplt+0x392>
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d266:	d104      	bne.n	800d272 <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800d268:	6979      	ldr	r1, [r7, #20]
 800d26a:	6878      	ldr	r0, [r7, #4]
 800d26c:	f000 f892 	bl	800d394 <I2C_ITListenCplt>
 800d270:	e030      	b.n	800d2d4 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d278:	b2db      	uxtb	r3, r3
 800d27a:	2b29      	cmp	r3, #41	; 0x29
 800d27c:	d10e      	bne.n	800d29c <I2C_ITSlaveCplt+0x3bc>
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800d284:	d00a      	beq.n	800d29c <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	2210      	movs	r2, #16
 800d28c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800d28e:	6878      	ldr	r0, [r7, #4]
 800d290:	f000 f9ed 	bl	800d66e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800d294:	6878      	ldr	r0, [r7, #4]
 800d296:	f7ff fcfa 	bl	800cc8e <I2C_ITSlaveSeqCplt>
 800d29a:	e01b      	b.n	800d2d4 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	2210      	movs	r2, #16
 800d2a2:	61da      	str	r2, [r3, #28]
 800d2a4:	e016      	b.n	800d2d4 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	2210      	movs	r2, #16
 800d2ac:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2b2:	f043 0204 	orr.w	r2, r3, #4
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d003      	beq.n	800d2c8 <I2C_ITSlaveCplt+0x3e8>
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d2c6:	d105      	bne.n	800d2d4 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2cc:	4619      	mov	r1, r3
 800d2ce:	6878      	ldr	r0, [r7, #4]
 800d2d0:	f000 f8b6 	bl	800d440 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	2200      	movs	r2, #0
 800d2d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	2200      	movs	r2, #0
 800d2e0:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d010      	beq.n	800d30c <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d2ee:	4619      	mov	r1, r3
 800d2f0:	6878      	ldr	r0, [r7, #4]
 800d2f2:	f000 f8a5 	bl	800d440 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d2fc:	b2db      	uxtb	r3, r3
 800d2fe:	2b28      	cmp	r3, #40	; 0x28
 800d300:	d141      	bne.n	800d386 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800d302:	6979      	ldr	r1, [r7, #20]
 800d304:	6878      	ldr	r0, [r7, #4]
 800d306:	f000 f845 	bl	800d394 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800d30a:	e03c      	b.n	800d386 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d310:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800d314:	d014      	beq.n	800d340 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	f7ff fcb9 	bl	800cc8e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	4a1c      	ldr	r2, [pc, #112]	; (800d390 <I2C_ITSlaveCplt+0x4b0>)
 800d320:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	2220      	movs	r2, #32
 800d326:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	2200      	movs	r2, #0
 800d32e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	2200      	movs	r2, #0
 800d334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800d338:	6878      	ldr	r0, [r7, #4]
 800d33a:	f7fe fd68 	bl	800be0e <HAL_I2C_ListenCpltCallback>
}
 800d33e:	e022      	b.n	800d386 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d346:	b2db      	uxtb	r3, r3
 800d348:	2b22      	cmp	r3, #34	; 0x22
 800d34a:	d10e      	bne.n	800d36a <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2220      	movs	r2, #32
 800d350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	2200      	movs	r2, #0
 800d358:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	2200      	movs	r2, #0
 800d35e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800d362:	6878      	ldr	r0, [r7, #4]
 800d364:	f7fe fd3b 	bl	800bdde <HAL_I2C_SlaveRxCpltCallback>
}
 800d368:	e00d      	b.n	800d386 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2220      	movs	r2, #32
 800d36e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	2200      	movs	r2, #0
 800d376:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	2200      	movs	r2, #0
 800d37c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800d380:	6878      	ldr	r0, [r7, #4]
 800d382:	f7fe fd22 	bl	800bdca <HAL_I2C_SlaveTxCpltCallback>
}
 800d386:	bf00      	nop
 800d388:	3718      	adds	r7, #24
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bd80      	pop	{r7, pc}
 800d38e:	bf00      	nop
 800d390:	ffff0000 	.word	0xffff0000

0800d394 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b082      	sub	sp, #8
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
 800d39c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	4a26      	ldr	r2, [pc, #152]	; (800d43c <I2C_ITListenCplt+0xa8>)
 800d3a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	2220      	movs	r2, #32
 800d3ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	2200      	movs	r2, #0
 800d3b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2200      	movs	r2, #0
 800d3be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	089b      	lsrs	r3, r3, #2
 800d3c4:	f003 0301 	and.w	r3, r3, #1
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d022      	beq.n	800d412 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3d6:	b2d2      	uxtb	r2, r2
 800d3d8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3de:	1c5a      	adds	r2, r3, #1
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d012      	beq.n	800d412 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800d3f0:	3b01      	subs	r3, #1
 800d3f2:	b29a      	uxth	r2, r3
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d3fc:	b29b      	uxth	r3, r3
 800d3fe:	3b01      	subs	r3, #1
 800d400:	b29a      	uxth	r2, r3
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d40a:	f043 0204 	orr.w	r2, r3, #4
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800d412:	f248 0103 	movw	r1, #32771	; 0x8003
 800d416:	6878      	ldr	r0, [r7, #4]
 800d418:	f000 fbf2 	bl	800dc00 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	2210      	movs	r2, #16
 800d422:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	2200      	movs	r2, #0
 800d428:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800d42c:	6878      	ldr	r0, [r7, #4]
 800d42e:	f7fe fcee 	bl	800be0e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800d432:	bf00      	nop
 800d434:	3708      	adds	r7, #8
 800d436:	46bd      	mov	sp, r7
 800d438:	bd80      	pop	{r7, pc}
 800d43a:	bf00      	nop
 800d43c:	ffff0000 	.word	0xffff0000

0800d440 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b084      	sub	sp, #16
 800d444:	af00      	add	r7, sp, #0
 800d446:	6078      	str	r0, [r7, #4]
 800d448:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d450:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	2200      	movs	r2, #0
 800d456:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	4a6d      	ldr	r2, [pc, #436]	; (800d614 <I2C_ITError+0x1d4>)
 800d45e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2200      	movs	r2, #0
 800d464:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d46a:	683b      	ldr	r3, [r7, #0]
 800d46c:	431a      	orrs	r2, r3
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800d472:	7bfb      	ldrb	r3, [r7, #15]
 800d474:	2b28      	cmp	r3, #40	; 0x28
 800d476:	d005      	beq.n	800d484 <I2C_ITError+0x44>
 800d478:	7bfb      	ldrb	r3, [r7, #15]
 800d47a:	2b29      	cmp	r3, #41	; 0x29
 800d47c:	d002      	beq.n	800d484 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800d47e:	7bfb      	ldrb	r3, [r7, #15]
 800d480:	2b2a      	cmp	r3, #42	; 0x2a
 800d482:	d10b      	bne.n	800d49c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800d484:	2103      	movs	r1, #3
 800d486:	6878      	ldr	r0, [r7, #4]
 800d488:	f000 fbba 	bl	800dc00 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2228      	movs	r2, #40	; 0x28
 800d490:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	4a60      	ldr	r2, [pc, #384]	; (800d618 <I2C_ITError+0x1d8>)
 800d498:	635a      	str	r2, [r3, #52]	; 0x34
 800d49a:	e030      	b.n	800d4fe <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800d49c:	f248 0103 	movw	r1, #32771	; 0x8003
 800d4a0:	6878      	ldr	r0, [r7, #4]
 800d4a2:	f000 fbad 	bl	800dc00 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800d4a6:	6878      	ldr	r0, [r7, #4]
 800d4a8:	f000 f8e1 	bl	800d66e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d4b2:	b2db      	uxtb	r3, r3
 800d4b4:	2b60      	cmp	r3, #96	; 0x60
 800d4b6:	d01f      	beq.n	800d4f8 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	2220      	movs	r2, #32
 800d4bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	699b      	ldr	r3, [r3, #24]
 800d4c6:	f003 0320 	and.w	r3, r3, #32
 800d4ca:	2b20      	cmp	r3, #32
 800d4cc:	d114      	bne.n	800d4f8 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	699b      	ldr	r3, [r3, #24]
 800d4d4:	f003 0310 	and.w	r3, r3, #16
 800d4d8:	2b10      	cmp	r3, #16
 800d4da:	d109      	bne.n	800d4f0 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	2210      	movs	r2, #16
 800d4e2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d4e8:	f043 0204 	orr.w	r2, r3, #4
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	2220      	movs	r2, #32
 800d4f6:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d502:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d039      	beq.n	800d580 <I2C_ITError+0x140>
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	2b11      	cmp	r3, #17
 800d510:	d002      	beq.n	800d518 <I2C_ITError+0xd8>
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	2b21      	cmp	r3, #33	; 0x21
 800d516:	d133      	bne.n	800d580 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d522:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d526:	d107      	bne.n	800d538 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	681a      	ldr	r2, [r3, #0]
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d536:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d53c:	4618      	mov	r0, r3
 800d53e:	f7fd f857 	bl	800a5f0 <HAL_DMA_GetState>
 800d542:	4603      	mov	r3, r0
 800d544:	2b01      	cmp	r3, #1
 800d546:	d017      	beq.n	800d578 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d54c:	4a33      	ldr	r2, [pc, #204]	; (800d61c <I2C_ITError+0x1dc>)
 800d54e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	2200      	movs	r2, #0
 800d554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d55c:	4618      	mov	r0, r3
 800d55e:	f7fb fed7 	bl	8009310 <HAL_DMA_Abort_IT>
 800d562:	4603      	mov	r3, r0
 800d564:	2b00      	cmp	r3, #0
 800d566:	d04d      	beq.n	800d604 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d56c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d56e:	687a      	ldr	r2, [r7, #4]
 800d570:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800d572:	4610      	mov	r0, r2
 800d574:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800d576:	e045      	b.n	800d604 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800d578:	6878      	ldr	r0, [r7, #4]
 800d57a:	f000 f851 	bl	800d620 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800d57e:	e041      	b.n	800d604 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d584:	2b00      	cmp	r3, #0
 800d586:	d039      	beq.n	800d5fc <I2C_ITError+0x1bc>
 800d588:	68bb      	ldr	r3, [r7, #8]
 800d58a:	2b12      	cmp	r3, #18
 800d58c:	d002      	beq.n	800d594 <I2C_ITError+0x154>
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	2b22      	cmp	r3, #34	; 0x22
 800d592:	d133      	bne.n	800d5fc <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d59e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d5a2:	d107      	bne.n	800d5b4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	681a      	ldr	r2, [r3, #0]
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d5b2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d5b8:	4618      	mov	r0, r3
 800d5ba:	f7fd f819 	bl	800a5f0 <HAL_DMA_GetState>
 800d5be:	4603      	mov	r3, r0
 800d5c0:	2b01      	cmp	r3, #1
 800d5c2:	d017      	beq.n	800d5f4 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d5c8:	4a14      	ldr	r2, [pc, #80]	; (800d61c <I2C_ITError+0x1dc>)
 800d5ca:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2200      	movs	r2, #0
 800d5d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d5d8:	4618      	mov	r0, r3
 800d5da:	f7fb fe99 	bl	8009310 <HAL_DMA_Abort_IT>
 800d5de:	4603      	mov	r3, r0
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d011      	beq.n	800d608 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d5e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d5ea:	687a      	ldr	r2, [r7, #4]
 800d5ec:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800d5ee:	4610      	mov	r0, r2
 800d5f0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800d5f2:	e009      	b.n	800d608 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800d5f4:	6878      	ldr	r0, [r7, #4]
 800d5f6:	f000 f813 	bl	800d620 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800d5fa:	e005      	b.n	800d608 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800d5fc:	6878      	ldr	r0, [r7, #4]
 800d5fe:	f000 f80f 	bl	800d620 <I2C_TreatErrorCallback>
  }
}
 800d602:	e002      	b.n	800d60a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800d604:	bf00      	nop
 800d606:	e000      	b.n	800d60a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800d608:	bf00      	nop
}
 800d60a:	bf00      	nop
 800d60c:	3710      	adds	r7, #16
 800d60e:	46bd      	mov	sp, r7
 800d610:	bd80      	pop	{r7, pc}
 800d612:	bf00      	nop
 800d614:	ffff0000 	.word	0xffff0000
 800d618:	0800c0f7 	.word	0x0800c0f7
 800d61c:	0800da59 	.word	0x0800da59

0800d620 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b082      	sub	sp, #8
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d62e:	b2db      	uxtb	r3, r3
 800d630:	2b60      	cmp	r3, #96	; 0x60
 800d632:	d10e      	bne.n	800d652 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	2220      	movs	r2, #32
 800d638:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	2200      	movs	r2, #0
 800d640:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2200      	movs	r2, #0
 800d646:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800d64a:	6878      	ldr	r0, [r7, #4]
 800d64c:	f7fe fc07 	bl	800be5e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800d650:	e009      	b.n	800d666 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	2200      	movs	r2, #0
 800d656:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	2200      	movs	r2, #0
 800d65c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800d660:	6878      	ldr	r0, [r7, #4]
 800d662:	f7fe fbf2 	bl	800be4a <HAL_I2C_ErrorCallback>
}
 800d666:	bf00      	nop
 800d668:	3708      	adds	r7, #8
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}

0800d66e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800d66e:	b480      	push	{r7}
 800d670:	b083      	sub	sp, #12
 800d672:	af00      	add	r7, sp, #0
 800d674:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	699b      	ldr	r3, [r3, #24]
 800d67c:	f003 0302 	and.w	r3, r3, #2
 800d680:	2b02      	cmp	r3, #2
 800d682:	d103      	bne.n	800d68c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	2200      	movs	r2, #0
 800d68a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	699b      	ldr	r3, [r3, #24]
 800d692:	f003 0301 	and.w	r3, r3, #1
 800d696:	2b01      	cmp	r3, #1
 800d698:	d007      	beq.n	800d6aa <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	699a      	ldr	r2, [r3, #24]
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	f042 0201 	orr.w	r2, r2, #1
 800d6a8:	619a      	str	r2, [r3, #24]
  }
}
 800d6aa:	bf00      	nop
 800d6ac:	370c      	adds	r7, #12
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b4:	4770      	bx	lr

0800d6b6 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d6b6:	b580      	push	{r7, lr}
 800d6b8:	b084      	sub	sp, #16
 800d6ba:	af00      	add	r7, sp, #0
 800d6bc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6c2:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	681a      	ldr	r2, [r3, #0]
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d6d2:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d6d8:	b29b      	uxth	r3, r3
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d104      	bne.n	800d6e8 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800d6de:	2120      	movs	r1, #32
 800d6e0:	68f8      	ldr	r0, [r7, #12]
 800d6e2:	f000 fa09 	bl	800daf8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800d6e6:	e02d      	b.n	800d744 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6ec:	68fa      	ldr	r2, [r7, #12]
 800d6ee:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800d6f0:	441a      	add	r2, r3
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d6fa:	b29b      	uxth	r3, r3
 800d6fc:	2bff      	cmp	r3, #255	; 0xff
 800d6fe:	d903      	bls.n	800d708 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	22ff      	movs	r2, #255	; 0xff
 800d704:	851a      	strh	r2, [r3, #40]	; 0x28
 800d706:	e004      	b.n	800d712 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d70c:	b29a      	uxth	r2, r3
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d71a:	4619      	mov	r1, r3
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	3328      	adds	r3, #40	; 0x28
 800d722:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800d728:	f7fb f86a 	bl	8008800 <HAL_DMA_Start_IT>
 800d72c:	4603      	mov	r3, r0
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d004      	beq.n	800d73c <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800d732:	2110      	movs	r1, #16
 800d734:	68f8      	ldr	r0, [r7, #12]
 800d736:	f7ff fe83 	bl	800d440 <I2C_ITError>
}
 800d73a:	e003      	b.n	800d744 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800d73c:	2140      	movs	r1, #64	; 0x40
 800d73e:	68f8      	ldr	r0, [r7, #12]
 800d740:	f000 f9da 	bl	800daf8 <I2C_Enable_IRQ>
}
 800d744:	bf00      	nop
 800d746:	3710      	adds	r7, #16
 800d748:	46bd      	mov	sp, r7
 800d74a:	bd80      	pop	{r7, pc}

0800d74c <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d74c:	b580      	push	{r7, lr}
 800d74e:	b084      	sub	sp, #16
 800d750:	af00      	add	r7, sp, #0
 800d752:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d758:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	681a      	ldr	r2, [r3, #0]
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d768:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d76e:	b29b      	uxth	r3, r3
 800d770:	2b00      	cmp	r3, #0
 800d772:	d104      	bne.n	800d77e <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800d774:	2120      	movs	r1, #32
 800d776:	68f8      	ldr	r0, [r7, #12]
 800d778:	f000 f9be 	bl	800daf8 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800d77c:	e02d      	b.n	800d7da <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d782:	68fa      	ldr	r2, [r7, #12]
 800d784:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800d786:	441a      	add	r2, r3
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d790:	b29b      	uxth	r3, r3
 800d792:	2bff      	cmp	r3, #255	; 0xff
 800d794:	d903      	bls.n	800d79e <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	22ff      	movs	r2, #255	; 0xff
 800d79a:	851a      	strh	r2, [r3, #40]	; 0x28
 800d79c:	e004      	b.n	800d7a8 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d7a2:	b29a      	uxth	r2, r3
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	3324      	adds	r3, #36	; 0x24
 800d7b2:	4619      	mov	r1, r3
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7b8:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800d7be:	f7fb f81f 	bl	8008800 <HAL_DMA_Start_IT>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d004      	beq.n	800d7d2 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800d7c8:	2110      	movs	r1, #16
 800d7ca:	68f8      	ldr	r0, [r7, #12]
 800d7cc:	f7ff fe38 	bl	800d440 <I2C_ITError>
}
 800d7d0:	e003      	b.n	800d7da <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800d7d2:	2140      	movs	r1, #64	; 0x40
 800d7d4:	68f8      	ldr	r0, [r7, #12]
 800d7d6:	f000 f98f 	bl	800daf8 <I2C_Enable_IRQ>
}
 800d7da:	bf00      	nop
 800d7dc:	3710      	adds	r7, #16
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	bd80      	pop	{r7, pc}
	...

0800d7e4 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800d7e4:	b580      	push	{r7, lr}
 800d7e6:	b084      	sub	sp, #16
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	60fb      	str	r3, [r7, #12]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7f4:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 800d7f6:	68bb      	ldr	r3, [r7, #8]
 800d7f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d076      	beq.n	800d8ec <I2C_DMAError+0x108>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800d7fe:	68bb      	ldr	r3, [r7, #8]
 800d800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	4a71      	ldr	r2, [pc, #452]	; (800d9cc <I2C_DMAError+0x1e8>)
 800d806:	4293      	cmp	r3, r2
 800d808:	d059      	beq.n	800d8be <I2C_DMAError+0xda>
 800d80a:	68bb      	ldr	r3, [r7, #8]
 800d80c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	4a6f      	ldr	r2, [pc, #444]	; (800d9d0 <I2C_DMAError+0x1ec>)
 800d812:	4293      	cmp	r3, r2
 800d814:	d053      	beq.n	800d8be <I2C_DMAError+0xda>
 800d816:	68bb      	ldr	r3, [r7, #8]
 800d818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	4a6d      	ldr	r2, [pc, #436]	; (800d9d4 <I2C_DMAError+0x1f0>)
 800d81e:	4293      	cmp	r3, r2
 800d820:	d04d      	beq.n	800d8be <I2C_DMAError+0xda>
 800d822:	68bb      	ldr	r3, [r7, #8]
 800d824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	4a6b      	ldr	r2, [pc, #428]	; (800d9d8 <I2C_DMAError+0x1f4>)
 800d82a:	4293      	cmp	r3, r2
 800d82c:	d047      	beq.n	800d8be <I2C_DMAError+0xda>
 800d82e:	68bb      	ldr	r3, [r7, #8]
 800d830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	4a69      	ldr	r2, [pc, #420]	; (800d9dc <I2C_DMAError+0x1f8>)
 800d836:	4293      	cmp	r3, r2
 800d838:	d041      	beq.n	800d8be <I2C_DMAError+0xda>
 800d83a:	68bb      	ldr	r3, [r7, #8]
 800d83c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	4a67      	ldr	r2, [pc, #412]	; (800d9e0 <I2C_DMAError+0x1fc>)
 800d842:	4293      	cmp	r3, r2
 800d844:	d03b      	beq.n	800d8be <I2C_DMAError+0xda>
 800d846:	68bb      	ldr	r3, [r7, #8]
 800d848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	4a65      	ldr	r2, [pc, #404]	; (800d9e4 <I2C_DMAError+0x200>)
 800d84e:	4293      	cmp	r3, r2
 800d850:	d035      	beq.n	800d8be <I2C_DMAError+0xda>
 800d852:	68bb      	ldr	r3, [r7, #8]
 800d854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	4a63      	ldr	r2, [pc, #396]	; (800d9e8 <I2C_DMAError+0x204>)
 800d85a:	4293      	cmp	r3, r2
 800d85c:	d02f      	beq.n	800d8be <I2C_DMAError+0xda>
 800d85e:	68bb      	ldr	r3, [r7, #8]
 800d860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	4a61      	ldr	r2, [pc, #388]	; (800d9ec <I2C_DMAError+0x208>)
 800d866:	4293      	cmp	r3, r2
 800d868:	d029      	beq.n	800d8be <I2C_DMAError+0xda>
 800d86a:	68bb      	ldr	r3, [r7, #8]
 800d86c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	4a5f      	ldr	r2, [pc, #380]	; (800d9f0 <I2C_DMAError+0x20c>)
 800d872:	4293      	cmp	r3, r2
 800d874:	d023      	beq.n	800d8be <I2C_DMAError+0xda>
 800d876:	68bb      	ldr	r3, [r7, #8]
 800d878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	4a5d      	ldr	r2, [pc, #372]	; (800d9f4 <I2C_DMAError+0x210>)
 800d87e:	4293      	cmp	r3, r2
 800d880:	d01d      	beq.n	800d8be <I2C_DMAError+0xda>
 800d882:	68bb      	ldr	r3, [r7, #8]
 800d884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	4a5b      	ldr	r2, [pc, #364]	; (800d9f8 <I2C_DMAError+0x214>)
 800d88a:	4293      	cmp	r3, r2
 800d88c:	d017      	beq.n	800d8be <I2C_DMAError+0xda>
 800d88e:	68bb      	ldr	r3, [r7, #8]
 800d890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	4a59      	ldr	r2, [pc, #356]	; (800d9fc <I2C_DMAError+0x218>)
 800d896:	4293      	cmp	r3, r2
 800d898:	d011      	beq.n	800d8be <I2C_DMAError+0xda>
 800d89a:	68bb      	ldr	r3, [r7, #8]
 800d89c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	4a57      	ldr	r2, [pc, #348]	; (800da00 <I2C_DMAError+0x21c>)
 800d8a2:	4293      	cmp	r3, r2
 800d8a4:	d00b      	beq.n	800d8be <I2C_DMAError+0xda>
 800d8a6:	68bb      	ldr	r3, [r7, #8]
 800d8a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	4a55      	ldr	r2, [pc, #340]	; (800da04 <I2C_DMAError+0x220>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	d005      	beq.n	800d8be <I2C_DMAError+0xda>
 800d8b2:	68bb      	ldr	r3, [r7, #8]
 800d8b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	4a53      	ldr	r2, [pc, #332]	; (800da08 <I2C_DMAError+0x224>)
 800d8ba:	4293      	cmp	r3, r2
 800d8bc:	d109      	bne.n	800d8d2 <I2C_DMAError+0xee>
 800d8be:	68bb      	ldr	r3, [r7, #8]
 800d8c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	685b      	ldr	r3, [r3, #4]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	bf0c      	ite	eq
 800d8ca:	2301      	moveq	r3, #1
 800d8cc:	2300      	movne	r3, #0
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	e008      	b.n	800d8e4 <I2C_DMAError+0x100>
 800d8d2:	68bb      	ldr	r3, [r7, #8]
 800d8d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	685b      	ldr	r3, [r3, #4]
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	bf0c      	ite	eq
 800d8de:	2301      	moveq	r3, #1
 800d8e0:	2300      	movne	r3, #0
 800d8e2:	b2db      	uxtb	r3, r3
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d001      	beq.n	800d8ec <I2C_DMAError+0x108>
    {
      treatdmaerror = 1U;
 800d8e8:	2301      	movs	r3, #1
 800d8ea:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 800d8ec:	68bb      	ldr	r3, [r7, #8]
 800d8ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	f000 8098 	beq.w	800da26 <I2C_DMAError+0x242>
  {
    if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800d8f6:	68bb      	ldr	r3, [r7, #8]
 800d8f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	4a33      	ldr	r2, [pc, #204]	; (800d9cc <I2C_DMAError+0x1e8>)
 800d8fe:	4293      	cmp	r3, r2
 800d900:	d059      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d902:	68bb      	ldr	r3, [r7, #8]
 800d904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	4a31      	ldr	r2, [pc, #196]	; (800d9d0 <I2C_DMAError+0x1ec>)
 800d90a:	4293      	cmp	r3, r2
 800d90c:	d053      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d90e:	68bb      	ldr	r3, [r7, #8]
 800d910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	4a2f      	ldr	r2, [pc, #188]	; (800d9d4 <I2C_DMAError+0x1f0>)
 800d916:	4293      	cmp	r3, r2
 800d918:	d04d      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	4a2d      	ldr	r2, [pc, #180]	; (800d9d8 <I2C_DMAError+0x1f4>)
 800d922:	4293      	cmp	r3, r2
 800d924:	d047      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d926:	68bb      	ldr	r3, [r7, #8]
 800d928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	4a2b      	ldr	r2, [pc, #172]	; (800d9dc <I2C_DMAError+0x1f8>)
 800d92e:	4293      	cmp	r3, r2
 800d930:	d041      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d932:	68bb      	ldr	r3, [r7, #8]
 800d934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	4a29      	ldr	r2, [pc, #164]	; (800d9e0 <I2C_DMAError+0x1fc>)
 800d93a:	4293      	cmp	r3, r2
 800d93c:	d03b      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	4a27      	ldr	r2, [pc, #156]	; (800d9e4 <I2C_DMAError+0x200>)
 800d946:	4293      	cmp	r3, r2
 800d948:	d035      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d94a:	68bb      	ldr	r3, [r7, #8]
 800d94c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	4a25      	ldr	r2, [pc, #148]	; (800d9e8 <I2C_DMAError+0x204>)
 800d952:	4293      	cmp	r3, r2
 800d954:	d02f      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d956:	68bb      	ldr	r3, [r7, #8]
 800d958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	4a23      	ldr	r2, [pc, #140]	; (800d9ec <I2C_DMAError+0x208>)
 800d95e:	4293      	cmp	r3, r2
 800d960:	d029      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d962:	68bb      	ldr	r3, [r7, #8]
 800d964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	4a21      	ldr	r2, [pc, #132]	; (800d9f0 <I2C_DMAError+0x20c>)
 800d96a:	4293      	cmp	r3, r2
 800d96c:	d023      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d96e:	68bb      	ldr	r3, [r7, #8]
 800d970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	4a1f      	ldr	r2, [pc, #124]	; (800d9f4 <I2C_DMAError+0x210>)
 800d976:	4293      	cmp	r3, r2
 800d978:	d01d      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d97a:	68bb      	ldr	r3, [r7, #8]
 800d97c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	4a1d      	ldr	r2, [pc, #116]	; (800d9f8 <I2C_DMAError+0x214>)
 800d982:	4293      	cmp	r3, r2
 800d984:	d017      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d986:	68bb      	ldr	r3, [r7, #8]
 800d988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	4a1b      	ldr	r2, [pc, #108]	; (800d9fc <I2C_DMAError+0x218>)
 800d98e:	4293      	cmp	r3, r2
 800d990:	d011      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d992:	68bb      	ldr	r3, [r7, #8]
 800d994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	4a19      	ldr	r2, [pc, #100]	; (800da00 <I2C_DMAError+0x21c>)
 800d99a:	4293      	cmp	r3, r2
 800d99c:	d00b      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d99e:	68bb      	ldr	r3, [r7, #8]
 800d9a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	4a17      	ldr	r2, [pc, #92]	; (800da04 <I2C_DMAError+0x220>)
 800d9a6:	4293      	cmp	r3, r2
 800d9a8:	d005      	beq.n	800d9b6 <I2C_DMAError+0x1d2>
 800d9aa:	68bb      	ldr	r3, [r7, #8]
 800d9ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	4a15      	ldr	r2, [pc, #84]	; (800da08 <I2C_DMAError+0x224>)
 800d9b2:	4293      	cmp	r3, r2
 800d9b4:	d12a      	bne.n	800da0c <I2C_DMAError+0x228>
 800d9b6:	68bb      	ldr	r3, [r7, #8]
 800d9b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	685b      	ldr	r3, [r3, #4]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	bf0c      	ite	eq
 800d9c2:	2301      	moveq	r3, #1
 800d9c4:	2300      	movne	r3, #0
 800d9c6:	b2db      	uxtb	r3, r3
 800d9c8:	e029      	b.n	800da1e <I2C_DMAError+0x23a>
 800d9ca:	bf00      	nop
 800d9cc:	40020010 	.word	0x40020010
 800d9d0:	40020028 	.word	0x40020028
 800d9d4:	40020040 	.word	0x40020040
 800d9d8:	40020058 	.word	0x40020058
 800d9dc:	40020070 	.word	0x40020070
 800d9e0:	40020088 	.word	0x40020088
 800d9e4:	400200a0 	.word	0x400200a0
 800d9e8:	400200b8 	.word	0x400200b8
 800d9ec:	40020410 	.word	0x40020410
 800d9f0:	40020428 	.word	0x40020428
 800d9f4:	40020440 	.word	0x40020440
 800d9f8:	40020458 	.word	0x40020458
 800d9fc:	40020470 	.word	0x40020470
 800da00:	40020488 	.word	0x40020488
 800da04:	400204a0 	.word	0x400204a0
 800da08:	400204b8 	.word	0x400204b8
 800da0c:	68bb      	ldr	r3, [r7, #8]
 800da0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	685b      	ldr	r3, [r3, #4]
 800da14:	2b00      	cmp	r3, #0
 800da16:	bf0c      	ite	eq
 800da18:	2301      	moveq	r3, #1
 800da1a:	2300      	movne	r3, #0
 800da1c:	b2db      	uxtb	r3, r3
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d001      	beq.n	800da26 <I2C_DMAError+0x242>
    {
      treatdmaerror = 1U;
 800da22:	2301      	movs	r3, #1
 800da24:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	f7fc fdf0 	bl	800a60c <HAL_DMA_GetError>
 800da2c:	4603      	mov	r3, r0
 800da2e:	2b02      	cmp	r3, #2
 800da30:	d00e      	beq.n	800da50 <I2C_DMAError+0x26c>
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	2b00      	cmp	r3, #0
 800da36:	d00b      	beq.n	800da50 <I2C_DMAError+0x26c>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800da38:	68bb      	ldr	r3, [r7, #8]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	685a      	ldr	r2, [r3, #4]
 800da3e:	68bb      	ldr	r3, [r7, #8]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800da46:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800da48:	2110      	movs	r1, #16
 800da4a:	68b8      	ldr	r0, [r7, #8]
 800da4c:	f7ff fcf8 	bl	800d440 <I2C_ITError>
  }
}
 800da50:	bf00      	nop
 800da52:	3710      	adds	r7, #16
 800da54:	46bd      	mov	sp, r7
 800da56:	bd80      	pop	{r7, pc}

0800da58 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800da58:	b580      	push	{r7, lr}
 800da5a:	b084      	sub	sp, #16
 800da5c:	af00      	add	r7, sp, #0
 800da5e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da64:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d003      	beq.n	800da76 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da72:	2200      	movs	r2, #0
 800da74:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800da76:	68fb      	ldr	r3, [r7, #12]
 800da78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d003      	beq.n	800da86 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da82:	2200      	movs	r2, #0
 800da84:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800da86:	68f8      	ldr	r0, [r7, #12]
 800da88:	f7ff fdca 	bl	800d620 <I2C_TreatErrorCallback>
}
 800da8c:	bf00      	nop
 800da8e:	3710      	adds	r7, #16
 800da90:	46bd      	mov	sp, r7
 800da92:	bd80      	pop	{r7, pc}

0800da94 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800da94:	b480      	push	{r7}
 800da96:	b087      	sub	sp, #28
 800da98:	af00      	add	r7, sp, #0
 800da9a:	60f8      	str	r0, [r7, #12]
 800da9c:	607b      	str	r3, [r7, #4]
 800da9e:	460b      	mov	r3, r1
 800daa0:	817b      	strh	r3, [r7, #10]
 800daa2:	4613      	mov	r3, r2
 800daa4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800daa6:	897b      	ldrh	r3, [r7, #10]
 800daa8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800daac:	7a7b      	ldrb	r3, [r7, #9]
 800daae:	041b      	lsls	r3, r3, #16
 800dab0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800dab4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800daba:	6a3b      	ldr	r3, [r7, #32]
 800dabc:	4313      	orrs	r3, r2
 800dabe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dac2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	685a      	ldr	r2, [r3, #4]
 800daca:	6a3b      	ldr	r3, [r7, #32]
 800dacc:	0d5b      	lsrs	r3, r3, #21
 800dace:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800dad2:	4b08      	ldr	r3, [pc, #32]	; (800daf4 <I2C_TransferConfig+0x60>)
 800dad4:	430b      	orrs	r3, r1
 800dad6:	43db      	mvns	r3, r3
 800dad8:	ea02 0103 	and.w	r1, r2, r3
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	697a      	ldr	r2, [r7, #20]
 800dae2:	430a      	orrs	r2, r1
 800dae4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800dae6:	bf00      	nop
 800dae8:	371c      	adds	r7, #28
 800daea:	46bd      	mov	sp, r7
 800daec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf0:	4770      	bx	lr
 800daf2:	bf00      	nop
 800daf4:	03ff63ff 	.word	0x03ff63ff

0800daf8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800daf8:	b480      	push	{r7}
 800dafa:	b085      	sub	sp, #20
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
 800db00:	460b      	mov	r3, r1
 800db02:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800db04:	2300      	movs	r3, #0
 800db06:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800db0c:	4a39      	ldr	r2, [pc, #228]	; (800dbf4 <I2C_Enable_IRQ+0xfc>)
 800db0e:	4293      	cmp	r3, r2
 800db10:	d032      	beq.n	800db78 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800db16:	4a38      	ldr	r2, [pc, #224]	; (800dbf8 <I2C_Enable_IRQ+0x100>)
 800db18:	4293      	cmp	r3, r2
 800db1a:	d02d      	beq.n	800db78 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800db20:	4a36      	ldr	r2, [pc, #216]	; (800dbfc <I2C_Enable_IRQ+0x104>)
 800db22:	4293      	cmp	r3, r2
 800db24:	d028      	beq.n	800db78 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800db26:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	da03      	bge.n	800db36 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800db34:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800db36:	887b      	ldrh	r3, [r7, #2]
 800db38:	f003 0301 	and.w	r3, r3, #1
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d003      	beq.n	800db48 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800db46:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800db48:	887b      	ldrh	r3, [r7, #2]
 800db4a:	f003 0302 	and.w	r3, r3, #2
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d003      	beq.n	800db5a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800db58:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800db5a:	887b      	ldrh	r3, [r7, #2]
 800db5c:	2b10      	cmp	r3, #16
 800db5e:	d103      	bne.n	800db68 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800db66:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800db68:	887b      	ldrh	r3, [r7, #2]
 800db6a:	2b20      	cmp	r3, #32
 800db6c:	d133      	bne.n	800dbd6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	f043 0320 	orr.w	r3, r3, #32
 800db74:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800db76:	e02e      	b.n	800dbd6 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800db78:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	da03      	bge.n	800db88 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800db86:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800db88:	887b      	ldrh	r3, [r7, #2]
 800db8a:	f003 0301 	and.w	r3, r3, #1
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d003      	beq.n	800db9a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800db98:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800db9a:	887b      	ldrh	r3, [r7, #2]
 800db9c:	f003 0302 	and.w	r3, r3, #2
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d003      	beq.n	800dbac <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800dbaa:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800dbac:	887b      	ldrh	r3, [r7, #2]
 800dbae:	2b10      	cmp	r3, #16
 800dbb0:	d103      	bne.n	800dbba <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800dbb8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800dbba:	887b      	ldrh	r3, [r7, #2]
 800dbbc:	2b20      	cmp	r3, #32
 800dbbe:	d103      	bne.n	800dbc8 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800dbc6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800dbc8:	887b      	ldrh	r3, [r7, #2]
 800dbca:	2b40      	cmp	r3, #64	; 0x40
 800dbcc:	d103      	bne.n	800dbd6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dbd4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	6819      	ldr	r1, [r3, #0]
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	68fa      	ldr	r2, [r7, #12]
 800dbe2:	430a      	orrs	r2, r1
 800dbe4:	601a      	str	r2, [r3, #0]
}
 800dbe6:	bf00      	nop
 800dbe8:	3714      	adds	r7, #20
 800dbea:	46bd      	mov	sp, r7
 800dbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf0:	4770      	bx	lr
 800dbf2:	bf00      	nop
 800dbf4:	0800c2ff 	.word	0x0800c2ff
 800dbf8:	0800c745 	.word	0x0800c745
 800dbfc:	0800c4e5 	.word	0x0800c4e5

0800dc00 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800dc00:	b480      	push	{r7}
 800dc02:	b085      	sub	sp, #20
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
 800dc08:	460b      	mov	r3, r1
 800dc0a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800dc10:	887b      	ldrh	r3, [r7, #2]
 800dc12:	f003 0301 	and.w	r3, r3, #1
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d00f      	beq.n	800dc3a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800dc20:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dc28:	b2db      	uxtb	r3, r3
 800dc2a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800dc2e:	2b28      	cmp	r3, #40	; 0x28
 800dc30:	d003      	beq.n	800dc3a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800dc38:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800dc3a:	887b      	ldrh	r3, [r7, #2]
 800dc3c:	f003 0302 	and.w	r3, r3, #2
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d00f      	beq.n	800dc64 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800dc4a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dc52:	b2db      	uxtb	r3, r3
 800dc54:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800dc58:	2b28      	cmp	r3, #40	; 0x28
 800dc5a:	d003      	beq.n	800dc64 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800dc62:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800dc64:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	da03      	bge.n	800dc74 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800dc6c:	68fb      	ldr	r3, [r7, #12]
 800dc6e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800dc72:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800dc74:	887b      	ldrh	r3, [r7, #2]
 800dc76:	2b10      	cmp	r3, #16
 800dc78:	d103      	bne.n	800dc82 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800dc80:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800dc82:	887b      	ldrh	r3, [r7, #2]
 800dc84:	2b20      	cmp	r3, #32
 800dc86:	d103      	bne.n	800dc90 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	f043 0320 	orr.w	r3, r3, #32
 800dc8e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800dc90:	887b      	ldrh	r3, [r7, #2]
 800dc92:	2b40      	cmp	r3, #64	; 0x40
 800dc94:	d103      	bne.n	800dc9e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc9c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	6819      	ldr	r1, [r3, #0]
 800dca4:	68fb      	ldr	r3, [r7, #12]
 800dca6:	43da      	mvns	r2, r3
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	400a      	ands	r2, r1
 800dcae:	601a      	str	r2, [r3, #0]
}
 800dcb0:	bf00      	nop
 800dcb2:	3714      	adds	r7, #20
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcba:	4770      	bx	lr

0800dcbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800dcbc:	b480      	push	{r7}
 800dcbe:	b083      	sub	sp, #12
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	6078      	str	r0, [r7, #4]
 800dcc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dccc:	b2db      	uxtb	r3, r3
 800dcce:	2b20      	cmp	r3, #32
 800dcd0:	d138      	bne.n	800dd44 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800dcd8:	2b01      	cmp	r3, #1
 800dcda:	d101      	bne.n	800dce0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800dcdc:	2302      	movs	r3, #2
 800dcde:	e032      	b.n	800dd46 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	2201      	movs	r2, #1
 800dce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	2224      	movs	r2, #36	; 0x24
 800dcec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	681a      	ldr	r2, [r3, #0]
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	f022 0201 	bic.w	r2, r2, #1
 800dcfe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	681a      	ldr	r2, [r3, #0]
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800dd0e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	6819      	ldr	r1, [r3, #0]
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	683a      	ldr	r2, [r7, #0]
 800dd1c:	430a      	orrs	r2, r1
 800dd1e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	681a      	ldr	r2, [r3, #0]
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	f042 0201 	orr.w	r2, r2, #1
 800dd2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	2220      	movs	r2, #32
 800dd34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	2200      	movs	r2, #0
 800dd3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800dd40:	2300      	movs	r3, #0
 800dd42:	e000      	b.n	800dd46 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800dd44:	2302      	movs	r3, #2
  }
}
 800dd46:	4618      	mov	r0, r3
 800dd48:	370c      	adds	r7, #12
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd50:	4770      	bx	lr

0800dd52 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800dd52:	b480      	push	{r7}
 800dd54:	b085      	sub	sp, #20
 800dd56:	af00      	add	r7, sp, #0
 800dd58:	6078      	str	r0, [r7, #4]
 800dd5a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dd62:	b2db      	uxtb	r3, r3
 800dd64:	2b20      	cmp	r3, #32
 800dd66:	d139      	bne.n	800dddc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800dd6e:	2b01      	cmp	r3, #1
 800dd70:	d101      	bne.n	800dd76 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800dd72:	2302      	movs	r3, #2
 800dd74:	e033      	b.n	800ddde <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	2201      	movs	r2, #1
 800dd7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2224      	movs	r2, #36	; 0x24
 800dd82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	681a      	ldr	r2, [r3, #0]
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	f022 0201 	bic.w	r2, r2, #1
 800dd94:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800dda4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800dda6:	683b      	ldr	r3, [r7, #0]
 800dda8:	021b      	lsls	r3, r3, #8
 800ddaa:	68fa      	ldr	r2, [r7, #12]
 800ddac:	4313      	orrs	r3, r2
 800ddae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	68fa      	ldr	r2, [r7, #12]
 800ddb6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	681a      	ldr	r2, [r3, #0]
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	f042 0201 	orr.w	r2, r2, #1
 800ddc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	2220      	movs	r2, #32
 800ddcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ddd8:	2300      	movs	r3, #0
 800ddda:	e000      	b.n	800ddde <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800dddc:	2302      	movs	r3, #2
  }
}
 800ddde:	4618      	mov	r0, r3
 800dde0:	3714      	adds	r7, #20
 800dde2:	46bd      	mov	sp, r7
 800dde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde8:	4770      	bx	lr
	...

0800ddec <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 800ddec:	b480      	push	{r7}
 800ddee:	b085      	sub	sp, #20
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ddf4:	4b0d      	ldr	r3, [pc, #52]	; (800de2c <HAL_I2CEx_EnableFastModePlus+0x40>)
 800ddf6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ddfa:	4a0c      	ldr	r2, [pc, #48]	; (800de2c <HAL_I2CEx_EnableFastModePlus+0x40>)
 800ddfc:	f043 0302 	orr.w	r3, r3, #2
 800de00:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800de04:	4b09      	ldr	r3, [pc, #36]	; (800de2c <HAL_I2CEx_EnableFastModePlus+0x40>)
 800de06:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800de0a:	f003 0302 	and.w	r3, r3, #2
 800de0e:	60fb      	str	r3, [r7, #12]
 800de10:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 800de12:	4b07      	ldr	r3, [pc, #28]	; (800de30 <HAL_I2CEx_EnableFastModePlus+0x44>)
 800de14:	685a      	ldr	r2, [r3, #4]
 800de16:	4906      	ldr	r1, [pc, #24]	; (800de30 <HAL_I2CEx_EnableFastModePlus+0x44>)
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	4313      	orrs	r3, r2
 800de1c:	604b      	str	r3, [r1, #4]
}
 800de1e:	bf00      	nop
 800de20:	3714      	adds	r7, #20
 800de22:	46bd      	mov	sp, r7
 800de24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de28:	4770      	bx	lr
 800de2a:	bf00      	nop
 800de2c:	58024400 	.word	0x58024400
 800de30:	58000400 	.word	0x58000400

0800de34 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800de34:	b480      	push	{r7}
 800de36:	b083      	sub	sp, #12
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800de44:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800de46:	2300      	movs	r3, #0
}
 800de48:	4618      	mov	r0, r3
 800de4a:	370c      	adds	r7, #12
 800de4c:	46bd      	mov	sp, r7
 800de4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de52:	4770      	bx	lr

0800de54 <HAL_PWR_EnterSTOPMode>:
  *         is waking up. By keeping the internal regulator ON during STOP mode,
  *         the consumption is higher although the startup time is reduced.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry)
{
 800de54:	b480      	push	{r7}
 800de56:	b083      	sub	sp, #12
 800de58:	af00      	add	r7, sp, #0
 800de5a:	6078      	str	r0, [r7, #4]
 800de5c:	460b      	mov	r3, r1
 800de5e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));

  /* Select the regulator state in STOP mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 800de60:	4b18      	ldr	r3, [pc, #96]	; (800dec4 <HAL_PWR_EnterSTOPMode+0x70>)
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	f023 0201 	bic.w	r2, r3, #1
 800de68:	4916      	ldr	r1, [pc, #88]	; (800dec4 <HAL_PWR_EnterSTOPMode+0x70>)
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	4313      	orrs	r3, r2
 800de6e:	600b      	str	r3, [r1, #0]
    /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */
    CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
  }
#else /* Single core devices */
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 800de70:	4b14      	ldr	r3, [pc, #80]	; (800dec4 <HAL_PWR_EnterSTOPMode+0x70>)
 800de72:	691b      	ldr	r3, [r3, #16]
 800de74:	4a13      	ldr	r2, [pc, #76]	; (800dec4 <HAL_PWR_EnterSTOPMode+0x70>)
 800de76:	f023 0305 	bic.w	r3, r3, #5
 800de7a:	6113      	str	r3, [r2, #16]

#if defined (PWR_CPUCR_PDDS_D2)
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
 800de7c:	4b11      	ldr	r3, [pc, #68]	; (800dec4 <HAL_PWR_EnterSTOPMode+0x70>)
 800de7e:	691b      	ldr	r3, [r3, #16]
 800de80:	4a10      	ldr	r2, [pc, #64]	; (800dec4 <HAL_PWR_EnterSTOPMode+0x70>)
 800de82:	f023 0302 	bic.w	r3, r3, #2
 800de86:	6113      	str	r3, [r2, #16]
#endif /* PWR_CPUCR_PDDS_D2 */
#endif /* defined (DUAL_CORE) */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800de88:	4b0f      	ldr	r3, [pc, #60]	; (800dec8 <HAL_PWR_EnterSTOPMode+0x74>)
 800de8a:	691b      	ldr	r3, [r3, #16]
 800de8c:	4a0e      	ldr	r2, [pc, #56]	; (800dec8 <HAL_PWR_EnterSTOPMode+0x74>)
 800de8e:	f043 0304 	orr.w	r3, r3, #4
 800de92:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 800de94:	f3bf 8f4f 	dsb	sy
}
 800de98:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800de9a:	f3bf 8f6f 	isb	sy
}
 800de9e:	bf00      	nop
  /* Ensure that all instructions are done before entering STOP mode */
  __DSB ();
  __ISB ();

  /* Select STOP mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800dea0:	78fb      	ldrb	r3, [r7, #3]
 800dea2:	2b01      	cmp	r3, #1
 800dea4:	d101      	bne.n	800deaa <HAL_PWR_EnterSTOPMode+0x56>
  {
    /* Request Wait For Interrupt */
    __WFI ();
 800dea6:	bf30      	wfi
 800dea8:	e000      	b.n	800deac <HAL_PWR_EnterSTOPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __WFE ();
 800deaa:	bf20      	wfe
  }

  /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800deac:	4b06      	ldr	r3, [pc, #24]	; (800dec8 <HAL_PWR_EnterSTOPMode+0x74>)
 800deae:	691b      	ldr	r3, [r3, #16]
 800deb0:	4a05      	ldr	r2, [pc, #20]	; (800dec8 <HAL_PWR_EnterSTOPMode+0x74>)
 800deb2:	f023 0304 	bic.w	r3, r3, #4
 800deb6:	6113      	str	r3, [r2, #16]
}
 800deb8:	bf00      	nop
 800deba:	370c      	adds	r7, #12
 800debc:	46bd      	mov	sp, r7
 800debe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec2:	4770      	bx	lr
 800dec4:	58024800 	.word	0x58024800
 800dec8:	e000ed00 	.word	0xe000ed00

0800decc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800decc:	b580      	push	{r7, lr}
 800dece:	b084      	sub	sp, #16
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800ded4:	4b19      	ldr	r3, [pc, #100]	; (800df3c <HAL_PWREx_ConfigSupply+0x70>)
 800ded6:	68db      	ldr	r3, [r3, #12]
 800ded8:	f003 0304 	and.w	r3, r3, #4
 800dedc:	2b04      	cmp	r3, #4
 800dede:	d00a      	beq.n	800def6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800dee0:	4b16      	ldr	r3, [pc, #88]	; (800df3c <HAL_PWREx_ConfigSupply+0x70>)
 800dee2:	68db      	ldr	r3, [r3, #12]
 800dee4:	f003 0307 	and.w	r3, r3, #7
 800dee8:	687a      	ldr	r2, [r7, #4]
 800deea:	429a      	cmp	r2, r3
 800deec:	d001      	beq.n	800def2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800deee:	2301      	movs	r3, #1
 800def0:	e01f      	b.n	800df32 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800def2:	2300      	movs	r3, #0
 800def4:	e01d      	b.n	800df32 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800def6:	4b11      	ldr	r3, [pc, #68]	; (800df3c <HAL_PWREx_ConfigSupply+0x70>)
 800def8:	68db      	ldr	r3, [r3, #12]
 800defa:	f023 0207 	bic.w	r2, r3, #7
 800defe:	490f      	ldr	r1, [pc, #60]	; (800df3c <HAL_PWREx_ConfigSupply+0x70>)
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	4313      	orrs	r3, r2
 800df04:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800df06:	f7f7 fff7 	bl	8005ef8 <HAL_GetTick>
 800df0a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800df0c:	e009      	b.n	800df22 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800df0e:	f7f7 fff3 	bl	8005ef8 <HAL_GetTick>
 800df12:	4602      	mov	r2, r0
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	1ad3      	subs	r3, r2, r3
 800df18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800df1c:	d901      	bls.n	800df22 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800df1e:	2301      	movs	r3, #1
 800df20:	e007      	b.n	800df32 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800df22:	4b06      	ldr	r3, [pc, #24]	; (800df3c <HAL_PWREx_ConfigSupply+0x70>)
 800df24:	685b      	ldr	r3, [r3, #4]
 800df26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800df2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800df2e:	d1ee      	bne.n	800df0e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800df30:	2300      	movs	r3, #0
}
 800df32:	4618      	mov	r0, r3
 800df34:	3710      	adds	r7, #16
 800df36:	46bd      	mov	sp, r7
 800df38:	bd80      	pop	{r7, pc}
 800df3a:	bf00      	nop
 800df3c:	58024800 	.word	0x58024800

0800df40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b08c      	sub	sp, #48	; 0x30
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d102      	bne.n	800df54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800df4e:	2301      	movs	r3, #1
 800df50:	f000 bc48 	b.w	800e7e4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	f003 0301 	and.w	r3, r3, #1
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	f000 8088 	beq.w	800e072 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800df62:	4b99      	ldr	r3, [pc, #612]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800df64:	691b      	ldr	r3, [r3, #16]
 800df66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800df6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800df6c:	4b96      	ldr	r3, [pc, #600]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800df6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df70:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800df72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df74:	2b10      	cmp	r3, #16
 800df76:	d007      	beq.n	800df88 <HAL_RCC_OscConfig+0x48>
 800df78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df7a:	2b18      	cmp	r3, #24
 800df7c:	d111      	bne.n	800dfa2 <HAL_RCC_OscConfig+0x62>
 800df7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df80:	f003 0303 	and.w	r3, r3, #3
 800df84:	2b02      	cmp	r3, #2
 800df86:	d10c      	bne.n	800dfa2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800df88:	4b8f      	ldr	r3, [pc, #572]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800df90:	2b00      	cmp	r3, #0
 800df92:	d06d      	beq.n	800e070 <HAL_RCC_OscConfig+0x130>
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	685b      	ldr	r3, [r3, #4]
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d169      	bne.n	800e070 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800df9c:	2301      	movs	r3, #1
 800df9e:	f000 bc21 	b.w	800e7e4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	685b      	ldr	r3, [r3, #4]
 800dfa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dfaa:	d106      	bne.n	800dfba <HAL_RCC_OscConfig+0x7a>
 800dfac:	4b86      	ldr	r3, [pc, #536]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	4a85      	ldr	r2, [pc, #532]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800dfb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dfb6:	6013      	str	r3, [r2, #0]
 800dfb8:	e02e      	b.n	800e018 <HAL_RCC_OscConfig+0xd8>
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	685b      	ldr	r3, [r3, #4]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d10c      	bne.n	800dfdc <HAL_RCC_OscConfig+0x9c>
 800dfc2:	4b81      	ldr	r3, [pc, #516]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	4a80      	ldr	r2, [pc, #512]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800dfc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dfcc:	6013      	str	r3, [r2, #0]
 800dfce:	4b7e      	ldr	r3, [pc, #504]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	4a7d      	ldr	r2, [pc, #500]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800dfd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dfd8:	6013      	str	r3, [r2, #0]
 800dfda:	e01d      	b.n	800e018 <HAL_RCC_OscConfig+0xd8>
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	685b      	ldr	r3, [r3, #4]
 800dfe0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800dfe4:	d10c      	bne.n	800e000 <HAL_RCC_OscConfig+0xc0>
 800dfe6:	4b78      	ldr	r3, [pc, #480]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	4a77      	ldr	r2, [pc, #476]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800dfec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800dff0:	6013      	str	r3, [r2, #0]
 800dff2:	4b75      	ldr	r3, [pc, #468]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	4a74      	ldr	r2, [pc, #464]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800dff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dffc:	6013      	str	r3, [r2, #0]
 800dffe:	e00b      	b.n	800e018 <HAL_RCC_OscConfig+0xd8>
 800e000:	4b71      	ldr	r3, [pc, #452]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	4a70      	ldr	r2, [pc, #448]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e00a:	6013      	str	r3, [r2, #0]
 800e00c:	4b6e      	ldr	r3, [pc, #440]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	4a6d      	ldr	r2, [pc, #436]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e012:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800e016:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	685b      	ldr	r3, [r3, #4]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d013      	beq.n	800e048 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e020:	f7f7 ff6a 	bl	8005ef8 <HAL_GetTick>
 800e024:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e026:	e008      	b.n	800e03a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e028:	f7f7 ff66 	bl	8005ef8 <HAL_GetTick>
 800e02c:	4602      	mov	r2, r0
 800e02e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e030:	1ad3      	subs	r3, r2, r3
 800e032:	2b64      	cmp	r3, #100	; 0x64
 800e034:	d901      	bls.n	800e03a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800e036:	2303      	movs	r3, #3
 800e038:	e3d4      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e03a:	4b63      	ldr	r3, [pc, #396]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e042:	2b00      	cmp	r3, #0
 800e044:	d0f0      	beq.n	800e028 <HAL_RCC_OscConfig+0xe8>
 800e046:	e014      	b.n	800e072 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e048:	f7f7 ff56 	bl	8005ef8 <HAL_GetTick>
 800e04c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e04e:	e008      	b.n	800e062 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e050:	f7f7 ff52 	bl	8005ef8 <HAL_GetTick>
 800e054:	4602      	mov	r2, r0
 800e056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e058:	1ad3      	subs	r3, r2, r3
 800e05a:	2b64      	cmp	r3, #100	; 0x64
 800e05c:	d901      	bls.n	800e062 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800e05e:	2303      	movs	r3, #3
 800e060:	e3c0      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e062:	4b59      	ldr	r3, [pc, #356]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d1f0      	bne.n	800e050 <HAL_RCC_OscConfig+0x110>
 800e06e:	e000      	b.n	800e072 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	f003 0302 	and.w	r3, r3, #2
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	f000 80ca 	beq.w	800e214 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e080:	4b51      	ldr	r3, [pc, #324]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e082:	691b      	ldr	r3, [r3, #16]
 800e084:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e088:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e08a:	4b4f      	ldr	r3, [pc, #316]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e08c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e08e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800e090:	6a3b      	ldr	r3, [r7, #32]
 800e092:	2b00      	cmp	r3, #0
 800e094:	d007      	beq.n	800e0a6 <HAL_RCC_OscConfig+0x166>
 800e096:	6a3b      	ldr	r3, [r7, #32]
 800e098:	2b18      	cmp	r3, #24
 800e09a:	d156      	bne.n	800e14a <HAL_RCC_OscConfig+0x20a>
 800e09c:	69fb      	ldr	r3, [r7, #28]
 800e09e:	f003 0303 	and.w	r3, r3, #3
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d151      	bne.n	800e14a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e0a6:	4b48      	ldr	r3, [pc, #288]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	f003 0304 	and.w	r3, r3, #4
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d005      	beq.n	800e0be <HAL_RCC_OscConfig+0x17e>
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	68db      	ldr	r3, [r3, #12]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d101      	bne.n	800e0be <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	e392      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e0be:	4b42      	ldr	r3, [pc, #264]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	f023 0219 	bic.w	r2, r3, #25
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	68db      	ldr	r3, [r3, #12]
 800e0ca:	493f      	ldr	r1, [pc, #252]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e0cc:	4313      	orrs	r3, r2
 800e0ce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e0d0:	f7f7 ff12 	bl	8005ef8 <HAL_GetTick>
 800e0d4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e0d6:	e008      	b.n	800e0ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e0d8:	f7f7 ff0e 	bl	8005ef8 <HAL_GetTick>
 800e0dc:	4602      	mov	r2, r0
 800e0de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0e0:	1ad3      	subs	r3, r2, r3
 800e0e2:	2b02      	cmp	r3, #2
 800e0e4:	d901      	bls.n	800e0ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800e0e6:	2303      	movs	r3, #3
 800e0e8:	e37c      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e0ea:	4b37      	ldr	r3, [pc, #220]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	f003 0304 	and.w	r3, r3, #4
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d0f0      	beq.n	800e0d8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e0f6:	f7f7 ff0b 	bl	8005f10 <HAL_GetREVID>
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	f241 0203 	movw	r2, #4099	; 0x1003
 800e100:	4293      	cmp	r3, r2
 800e102:	d817      	bhi.n	800e134 <HAL_RCC_OscConfig+0x1f4>
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	691b      	ldr	r3, [r3, #16]
 800e108:	2b40      	cmp	r3, #64	; 0x40
 800e10a:	d108      	bne.n	800e11e <HAL_RCC_OscConfig+0x1de>
 800e10c:	4b2e      	ldr	r3, [pc, #184]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e10e:	685b      	ldr	r3, [r3, #4]
 800e110:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800e114:	4a2c      	ldr	r2, [pc, #176]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e116:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e11a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e11c:	e07a      	b.n	800e214 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e11e:	4b2a      	ldr	r3, [pc, #168]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e120:	685b      	ldr	r3, [r3, #4]
 800e122:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	691b      	ldr	r3, [r3, #16]
 800e12a:	031b      	lsls	r3, r3, #12
 800e12c:	4926      	ldr	r1, [pc, #152]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e12e:	4313      	orrs	r3, r2
 800e130:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e132:	e06f      	b.n	800e214 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e134:	4b24      	ldr	r3, [pc, #144]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e136:	685b      	ldr	r3, [r3, #4]
 800e138:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	691b      	ldr	r3, [r3, #16]
 800e140:	061b      	lsls	r3, r3, #24
 800e142:	4921      	ldr	r1, [pc, #132]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e144:	4313      	orrs	r3, r2
 800e146:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e148:	e064      	b.n	800e214 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	68db      	ldr	r3, [r3, #12]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d047      	beq.n	800e1e2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e152:	4b1d      	ldr	r3, [pc, #116]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	f023 0219 	bic.w	r2, r3, #25
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	68db      	ldr	r3, [r3, #12]
 800e15e:	491a      	ldr	r1, [pc, #104]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e160:	4313      	orrs	r3, r2
 800e162:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e164:	f7f7 fec8 	bl	8005ef8 <HAL_GetTick>
 800e168:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e16a:	e008      	b.n	800e17e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e16c:	f7f7 fec4 	bl	8005ef8 <HAL_GetTick>
 800e170:	4602      	mov	r2, r0
 800e172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e174:	1ad3      	subs	r3, r2, r3
 800e176:	2b02      	cmp	r3, #2
 800e178:	d901      	bls.n	800e17e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800e17a:	2303      	movs	r3, #3
 800e17c:	e332      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e17e:	4b12      	ldr	r3, [pc, #72]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	f003 0304 	and.w	r3, r3, #4
 800e186:	2b00      	cmp	r3, #0
 800e188:	d0f0      	beq.n	800e16c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e18a:	f7f7 fec1 	bl	8005f10 <HAL_GetREVID>
 800e18e:	4603      	mov	r3, r0
 800e190:	f241 0203 	movw	r2, #4099	; 0x1003
 800e194:	4293      	cmp	r3, r2
 800e196:	d819      	bhi.n	800e1cc <HAL_RCC_OscConfig+0x28c>
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	691b      	ldr	r3, [r3, #16]
 800e19c:	2b40      	cmp	r3, #64	; 0x40
 800e19e:	d108      	bne.n	800e1b2 <HAL_RCC_OscConfig+0x272>
 800e1a0:	4b09      	ldr	r3, [pc, #36]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800e1a8:	4a07      	ldr	r2, [pc, #28]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e1aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e1ae:	6053      	str	r3, [r2, #4]
 800e1b0:	e030      	b.n	800e214 <HAL_RCC_OscConfig+0x2d4>
 800e1b2:	4b05      	ldr	r3, [pc, #20]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e1b4:	685b      	ldr	r3, [r3, #4]
 800e1b6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	691b      	ldr	r3, [r3, #16]
 800e1be:	031b      	lsls	r3, r3, #12
 800e1c0:	4901      	ldr	r1, [pc, #4]	; (800e1c8 <HAL_RCC_OscConfig+0x288>)
 800e1c2:	4313      	orrs	r3, r2
 800e1c4:	604b      	str	r3, [r1, #4]
 800e1c6:	e025      	b.n	800e214 <HAL_RCC_OscConfig+0x2d4>
 800e1c8:	58024400 	.word	0x58024400
 800e1cc:	4b9a      	ldr	r3, [pc, #616]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e1ce:	685b      	ldr	r3, [r3, #4]
 800e1d0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	691b      	ldr	r3, [r3, #16]
 800e1d8:	061b      	lsls	r3, r3, #24
 800e1da:	4997      	ldr	r1, [pc, #604]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e1dc:	4313      	orrs	r3, r2
 800e1de:	604b      	str	r3, [r1, #4]
 800e1e0:	e018      	b.n	800e214 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e1e2:	4b95      	ldr	r3, [pc, #596]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	4a94      	ldr	r2, [pc, #592]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e1e8:	f023 0301 	bic.w	r3, r3, #1
 800e1ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e1ee:	f7f7 fe83 	bl	8005ef8 <HAL_GetTick>
 800e1f2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e1f4:	e008      	b.n	800e208 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e1f6:	f7f7 fe7f 	bl	8005ef8 <HAL_GetTick>
 800e1fa:	4602      	mov	r2, r0
 800e1fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1fe:	1ad3      	subs	r3, r2, r3
 800e200:	2b02      	cmp	r3, #2
 800e202:	d901      	bls.n	800e208 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800e204:	2303      	movs	r3, #3
 800e206:	e2ed      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e208:	4b8b      	ldr	r3, [pc, #556]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	f003 0304 	and.w	r3, r3, #4
 800e210:	2b00      	cmp	r3, #0
 800e212:	d1f0      	bne.n	800e1f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	f003 0310 	and.w	r3, r3, #16
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	f000 80a9 	beq.w	800e374 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e222:	4b85      	ldr	r3, [pc, #532]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e224:	691b      	ldr	r3, [r3, #16]
 800e226:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e22a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e22c:	4b82      	ldr	r3, [pc, #520]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e22e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e230:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800e232:	69bb      	ldr	r3, [r7, #24]
 800e234:	2b08      	cmp	r3, #8
 800e236:	d007      	beq.n	800e248 <HAL_RCC_OscConfig+0x308>
 800e238:	69bb      	ldr	r3, [r7, #24]
 800e23a:	2b18      	cmp	r3, #24
 800e23c:	d13a      	bne.n	800e2b4 <HAL_RCC_OscConfig+0x374>
 800e23e:	697b      	ldr	r3, [r7, #20]
 800e240:	f003 0303 	and.w	r3, r3, #3
 800e244:	2b01      	cmp	r3, #1
 800e246:	d135      	bne.n	800e2b4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e248:	4b7b      	ldr	r3, [pc, #492]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e250:	2b00      	cmp	r3, #0
 800e252:	d005      	beq.n	800e260 <HAL_RCC_OscConfig+0x320>
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	69db      	ldr	r3, [r3, #28]
 800e258:	2b80      	cmp	r3, #128	; 0x80
 800e25a:	d001      	beq.n	800e260 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800e25c:	2301      	movs	r3, #1
 800e25e:	e2c1      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e260:	f7f7 fe56 	bl	8005f10 <HAL_GetREVID>
 800e264:	4603      	mov	r3, r0
 800e266:	f241 0203 	movw	r2, #4099	; 0x1003
 800e26a:	4293      	cmp	r3, r2
 800e26c:	d817      	bhi.n	800e29e <HAL_RCC_OscConfig+0x35e>
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	6a1b      	ldr	r3, [r3, #32]
 800e272:	2b20      	cmp	r3, #32
 800e274:	d108      	bne.n	800e288 <HAL_RCC_OscConfig+0x348>
 800e276:	4b70      	ldr	r3, [pc, #448]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e278:	685b      	ldr	r3, [r3, #4]
 800e27a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800e27e:	4a6e      	ldr	r2, [pc, #440]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e280:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e284:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e286:	e075      	b.n	800e374 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e288:	4b6b      	ldr	r3, [pc, #428]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e28a:	685b      	ldr	r3, [r3, #4]
 800e28c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	6a1b      	ldr	r3, [r3, #32]
 800e294:	069b      	lsls	r3, r3, #26
 800e296:	4968      	ldr	r1, [pc, #416]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e298:	4313      	orrs	r3, r2
 800e29a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e29c:	e06a      	b.n	800e374 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e29e:	4b66      	ldr	r3, [pc, #408]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e2a0:	68db      	ldr	r3, [r3, #12]
 800e2a2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	6a1b      	ldr	r3, [r3, #32]
 800e2aa:	061b      	lsls	r3, r3, #24
 800e2ac:	4962      	ldr	r1, [pc, #392]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e2ae:	4313      	orrs	r3, r2
 800e2b0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e2b2:	e05f      	b.n	800e374 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	69db      	ldr	r3, [r3, #28]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d042      	beq.n	800e342 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800e2bc:	4b5e      	ldr	r3, [pc, #376]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	4a5d      	ldr	r2, [pc, #372]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e2c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e2c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e2c8:	f7f7 fe16 	bl	8005ef8 <HAL_GetTick>
 800e2cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e2ce:	e008      	b.n	800e2e2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e2d0:	f7f7 fe12 	bl	8005ef8 <HAL_GetTick>
 800e2d4:	4602      	mov	r2, r0
 800e2d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2d8:	1ad3      	subs	r3, r2, r3
 800e2da:	2b02      	cmp	r3, #2
 800e2dc:	d901      	bls.n	800e2e2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800e2de:	2303      	movs	r3, #3
 800e2e0:	e280      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e2e2:	4b55      	ldr	r3, [pc, #340]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d0f0      	beq.n	800e2d0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e2ee:	f7f7 fe0f 	bl	8005f10 <HAL_GetREVID>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	f241 0203 	movw	r2, #4099	; 0x1003
 800e2f8:	4293      	cmp	r3, r2
 800e2fa:	d817      	bhi.n	800e32c <HAL_RCC_OscConfig+0x3ec>
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	6a1b      	ldr	r3, [r3, #32]
 800e300:	2b20      	cmp	r3, #32
 800e302:	d108      	bne.n	800e316 <HAL_RCC_OscConfig+0x3d6>
 800e304:	4b4c      	ldr	r3, [pc, #304]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e306:	685b      	ldr	r3, [r3, #4]
 800e308:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800e30c:	4a4a      	ldr	r2, [pc, #296]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e30e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e312:	6053      	str	r3, [r2, #4]
 800e314:	e02e      	b.n	800e374 <HAL_RCC_OscConfig+0x434>
 800e316:	4b48      	ldr	r3, [pc, #288]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e318:	685b      	ldr	r3, [r3, #4]
 800e31a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	6a1b      	ldr	r3, [r3, #32]
 800e322:	069b      	lsls	r3, r3, #26
 800e324:	4944      	ldr	r1, [pc, #272]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e326:	4313      	orrs	r3, r2
 800e328:	604b      	str	r3, [r1, #4]
 800e32a:	e023      	b.n	800e374 <HAL_RCC_OscConfig+0x434>
 800e32c:	4b42      	ldr	r3, [pc, #264]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e32e:	68db      	ldr	r3, [r3, #12]
 800e330:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	6a1b      	ldr	r3, [r3, #32]
 800e338:	061b      	lsls	r3, r3, #24
 800e33a:	493f      	ldr	r1, [pc, #252]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e33c:	4313      	orrs	r3, r2
 800e33e:	60cb      	str	r3, [r1, #12]
 800e340:	e018      	b.n	800e374 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800e342:	4b3d      	ldr	r3, [pc, #244]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	4a3c      	ldr	r2, [pc, #240]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e348:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e34c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e34e:	f7f7 fdd3 	bl	8005ef8 <HAL_GetTick>
 800e352:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e354:	e008      	b.n	800e368 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800e356:	f7f7 fdcf 	bl	8005ef8 <HAL_GetTick>
 800e35a:	4602      	mov	r2, r0
 800e35c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e35e:	1ad3      	subs	r3, r2, r3
 800e360:	2b02      	cmp	r3, #2
 800e362:	d901      	bls.n	800e368 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800e364:	2303      	movs	r3, #3
 800e366:	e23d      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800e368:	4b33      	ldr	r3, [pc, #204]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e370:	2b00      	cmp	r3, #0
 800e372:	d1f0      	bne.n	800e356 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	f003 0308 	and.w	r3, r3, #8
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d036      	beq.n	800e3ee <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	695b      	ldr	r3, [r3, #20]
 800e384:	2b00      	cmp	r3, #0
 800e386:	d019      	beq.n	800e3bc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800e388:	4b2b      	ldr	r3, [pc, #172]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e38a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e38c:	4a2a      	ldr	r2, [pc, #168]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e38e:	f043 0301 	orr.w	r3, r3, #1
 800e392:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e394:	f7f7 fdb0 	bl	8005ef8 <HAL_GetTick>
 800e398:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e39a:	e008      	b.n	800e3ae <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e39c:	f7f7 fdac 	bl	8005ef8 <HAL_GetTick>
 800e3a0:	4602      	mov	r2, r0
 800e3a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3a4:	1ad3      	subs	r3, r2, r3
 800e3a6:	2b02      	cmp	r3, #2
 800e3a8:	d901      	bls.n	800e3ae <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800e3aa:	2303      	movs	r3, #3
 800e3ac:	e21a      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800e3ae:	4b22      	ldr	r3, [pc, #136]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e3b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e3b2:	f003 0302 	and.w	r3, r3, #2
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d0f0      	beq.n	800e39c <HAL_RCC_OscConfig+0x45c>
 800e3ba:	e018      	b.n	800e3ee <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800e3bc:	4b1e      	ldr	r3, [pc, #120]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e3be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e3c0:	4a1d      	ldr	r2, [pc, #116]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e3c2:	f023 0301 	bic.w	r3, r3, #1
 800e3c6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e3c8:	f7f7 fd96 	bl	8005ef8 <HAL_GetTick>
 800e3cc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e3ce:	e008      	b.n	800e3e2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800e3d0:	f7f7 fd92 	bl	8005ef8 <HAL_GetTick>
 800e3d4:	4602      	mov	r2, r0
 800e3d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3d8:	1ad3      	subs	r3, r2, r3
 800e3da:	2b02      	cmp	r3, #2
 800e3dc:	d901      	bls.n	800e3e2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800e3de:	2303      	movs	r3, #3
 800e3e0:	e200      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800e3e2:	4b15      	ldr	r3, [pc, #84]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e3e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e3e6:	f003 0302 	and.w	r3, r3, #2
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d1f0      	bne.n	800e3d0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	f003 0320 	and.w	r3, r3, #32
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d039      	beq.n	800e46e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	699b      	ldr	r3, [r3, #24]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d01c      	beq.n	800e43c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800e402:	4b0d      	ldr	r3, [pc, #52]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	4a0c      	ldr	r2, [pc, #48]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e408:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e40c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e40e:	f7f7 fd73 	bl	8005ef8 <HAL_GetTick>
 800e412:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e414:	e008      	b.n	800e428 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e416:	f7f7 fd6f 	bl	8005ef8 <HAL_GetTick>
 800e41a:	4602      	mov	r2, r0
 800e41c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e41e:	1ad3      	subs	r3, r2, r3
 800e420:	2b02      	cmp	r3, #2
 800e422:	d901      	bls.n	800e428 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800e424:	2303      	movs	r3, #3
 800e426:	e1dd      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800e428:	4b03      	ldr	r3, [pc, #12]	; (800e438 <HAL_RCC_OscConfig+0x4f8>)
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e430:	2b00      	cmp	r3, #0
 800e432:	d0f0      	beq.n	800e416 <HAL_RCC_OscConfig+0x4d6>
 800e434:	e01b      	b.n	800e46e <HAL_RCC_OscConfig+0x52e>
 800e436:	bf00      	nop
 800e438:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800e43c:	4b9b      	ldr	r3, [pc, #620]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	4a9a      	ldr	r2, [pc, #616]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e442:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e446:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800e448:	f7f7 fd56 	bl	8005ef8 <HAL_GetTick>
 800e44c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e44e:	e008      	b.n	800e462 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800e450:	f7f7 fd52 	bl	8005ef8 <HAL_GetTick>
 800e454:	4602      	mov	r2, r0
 800e456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e458:	1ad3      	subs	r3, r2, r3
 800e45a:	2b02      	cmp	r3, #2
 800e45c:	d901      	bls.n	800e462 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800e45e:	2303      	movs	r3, #3
 800e460:	e1c0      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800e462:	4b92      	ldr	r3, [pc, #584]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d1f0      	bne.n	800e450 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	f003 0304 	and.w	r3, r3, #4
 800e476:	2b00      	cmp	r3, #0
 800e478:	f000 8081 	beq.w	800e57e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800e47c:	4b8c      	ldr	r3, [pc, #560]	; (800e6b0 <HAL_RCC_OscConfig+0x770>)
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	4a8b      	ldr	r2, [pc, #556]	; (800e6b0 <HAL_RCC_OscConfig+0x770>)
 800e482:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e486:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e488:	f7f7 fd36 	bl	8005ef8 <HAL_GetTick>
 800e48c:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e48e:	e008      	b.n	800e4a2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e490:	f7f7 fd32 	bl	8005ef8 <HAL_GetTick>
 800e494:	4602      	mov	r2, r0
 800e496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e498:	1ad3      	subs	r3, r2, r3
 800e49a:	2b64      	cmp	r3, #100	; 0x64
 800e49c:	d901      	bls.n	800e4a2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800e49e:	2303      	movs	r3, #3
 800e4a0:	e1a0      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e4a2:	4b83      	ldr	r3, [pc, #524]	; (800e6b0 <HAL_RCC_OscConfig+0x770>)
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d0f0      	beq.n	800e490 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	689b      	ldr	r3, [r3, #8]
 800e4b2:	2b01      	cmp	r3, #1
 800e4b4:	d106      	bne.n	800e4c4 <HAL_RCC_OscConfig+0x584>
 800e4b6:	4b7d      	ldr	r3, [pc, #500]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e4b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4ba:	4a7c      	ldr	r2, [pc, #496]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e4bc:	f043 0301 	orr.w	r3, r3, #1
 800e4c0:	6713      	str	r3, [r2, #112]	; 0x70
 800e4c2:	e02d      	b.n	800e520 <HAL_RCC_OscConfig+0x5e0>
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	689b      	ldr	r3, [r3, #8]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d10c      	bne.n	800e4e6 <HAL_RCC_OscConfig+0x5a6>
 800e4cc:	4b77      	ldr	r3, [pc, #476]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e4ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4d0:	4a76      	ldr	r2, [pc, #472]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e4d2:	f023 0301 	bic.w	r3, r3, #1
 800e4d6:	6713      	str	r3, [r2, #112]	; 0x70
 800e4d8:	4b74      	ldr	r3, [pc, #464]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e4da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4dc:	4a73      	ldr	r2, [pc, #460]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e4de:	f023 0304 	bic.w	r3, r3, #4
 800e4e2:	6713      	str	r3, [r2, #112]	; 0x70
 800e4e4:	e01c      	b.n	800e520 <HAL_RCC_OscConfig+0x5e0>
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	689b      	ldr	r3, [r3, #8]
 800e4ea:	2b05      	cmp	r3, #5
 800e4ec:	d10c      	bne.n	800e508 <HAL_RCC_OscConfig+0x5c8>
 800e4ee:	4b6f      	ldr	r3, [pc, #444]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e4f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4f2:	4a6e      	ldr	r2, [pc, #440]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e4f4:	f043 0304 	orr.w	r3, r3, #4
 800e4f8:	6713      	str	r3, [r2, #112]	; 0x70
 800e4fa:	4b6c      	ldr	r3, [pc, #432]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e4fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4fe:	4a6b      	ldr	r2, [pc, #428]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e500:	f043 0301 	orr.w	r3, r3, #1
 800e504:	6713      	str	r3, [r2, #112]	; 0x70
 800e506:	e00b      	b.n	800e520 <HAL_RCC_OscConfig+0x5e0>
 800e508:	4b68      	ldr	r3, [pc, #416]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e50a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e50c:	4a67      	ldr	r2, [pc, #412]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e50e:	f023 0301 	bic.w	r3, r3, #1
 800e512:	6713      	str	r3, [r2, #112]	; 0x70
 800e514:	4b65      	ldr	r3, [pc, #404]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e518:	4a64      	ldr	r2, [pc, #400]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e51a:	f023 0304 	bic.w	r3, r3, #4
 800e51e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	689b      	ldr	r3, [r3, #8]
 800e524:	2b00      	cmp	r3, #0
 800e526:	d015      	beq.n	800e554 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e528:	f7f7 fce6 	bl	8005ef8 <HAL_GetTick>
 800e52c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e52e:	e00a      	b.n	800e546 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e530:	f7f7 fce2 	bl	8005ef8 <HAL_GetTick>
 800e534:	4602      	mov	r2, r0
 800e536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e538:	1ad3      	subs	r3, r2, r3
 800e53a:	f241 3288 	movw	r2, #5000	; 0x1388
 800e53e:	4293      	cmp	r3, r2
 800e540:	d901      	bls.n	800e546 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800e542:	2303      	movs	r3, #3
 800e544:	e14e      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e546:	4b59      	ldr	r3, [pc, #356]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e54a:	f003 0302 	and.w	r3, r3, #2
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d0ee      	beq.n	800e530 <HAL_RCC_OscConfig+0x5f0>
 800e552:	e014      	b.n	800e57e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e554:	f7f7 fcd0 	bl	8005ef8 <HAL_GetTick>
 800e558:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800e55a:	e00a      	b.n	800e572 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e55c:	f7f7 fccc 	bl	8005ef8 <HAL_GetTick>
 800e560:	4602      	mov	r2, r0
 800e562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e564:	1ad3      	subs	r3, r2, r3
 800e566:	f241 3288 	movw	r2, #5000	; 0x1388
 800e56a:	4293      	cmp	r3, r2
 800e56c:	d901      	bls.n	800e572 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800e56e:	2303      	movs	r3, #3
 800e570:	e138      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800e572:	4b4e      	ldr	r3, [pc, #312]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e576:	f003 0302 	and.w	r3, r3, #2
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d1ee      	bne.n	800e55c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e582:	2b00      	cmp	r3, #0
 800e584:	f000 812d 	beq.w	800e7e2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800e588:	4b48      	ldr	r3, [pc, #288]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e58a:	691b      	ldr	r3, [r3, #16]
 800e58c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e590:	2b18      	cmp	r3, #24
 800e592:	f000 80bd 	beq.w	800e710 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e59a:	2b02      	cmp	r3, #2
 800e59c:	f040 809e 	bne.w	800e6dc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e5a0:	4b42      	ldr	r3, [pc, #264]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	4a41      	ldr	r2, [pc, #260]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e5a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e5aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e5ac:	f7f7 fca4 	bl	8005ef8 <HAL_GetTick>
 800e5b0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e5b2:	e008      	b.n	800e5c6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e5b4:	f7f7 fca0 	bl	8005ef8 <HAL_GetTick>
 800e5b8:	4602      	mov	r2, r0
 800e5ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5bc:	1ad3      	subs	r3, r2, r3
 800e5be:	2b02      	cmp	r3, #2
 800e5c0:	d901      	bls.n	800e5c6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800e5c2:	2303      	movs	r3, #3
 800e5c4:	e10e      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e5c6:	4b39      	ldr	r3, [pc, #228]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d1f0      	bne.n	800e5b4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800e5d2:	4b36      	ldr	r3, [pc, #216]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e5d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e5d6:	4b37      	ldr	r3, [pc, #220]	; (800e6b4 <HAL_RCC_OscConfig+0x774>)
 800e5d8:	4013      	ands	r3, r2
 800e5da:	687a      	ldr	r2, [r7, #4]
 800e5dc:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800e5de:	687a      	ldr	r2, [r7, #4]
 800e5e0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800e5e2:	0112      	lsls	r2, r2, #4
 800e5e4:	430a      	orrs	r2, r1
 800e5e6:	4931      	ldr	r1, [pc, #196]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e5e8:	4313      	orrs	r3, r2
 800e5ea:	628b      	str	r3, [r1, #40]	; 0x28
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5f0:	3b01      	subs	r3, #1
 800e5f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e5fa:	3b01      	subs	r3, #1
 800e5fc:	025b      	lsls	r3, r3, #9
 800e5fe:	b29b      	uxth	r3, r3
 800e600:	431a      	orrs	r2, r3
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e606:	3b01      	subs	r3, #1
 800e608:	041b      	lsls	r3, r3, #16
 800e60a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800e60e:	431a      	orrs	r2, r3
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e614:	3b01      	subs	r3, #1
 800e616:	061b      	lsls	r3, r3, #24
 800e618:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800e61c:	4923      	ldr	r1, [pc, #140]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e61e:	4313      	orrs	r3, r2
 800e620:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800e622:	4b22      	ldr	r3, [pc, #136]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e626:	4a21      	ldr	r2, [pc, #132]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e628:	f023 0301 	bic.w	r3, r3, #1
 800e62c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e62e:	4b1f      	ldr	r3, [pc, #124]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e630:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e632:	4b21      	ldr	r3, [pc, #132]	; (800e6b8 <HAL_RCC_OscConfig+0x778>)
 800e634:	4013      	ands	r3, r2
 800e636:	687a      	ldr	r2, [r7, #4]
 800e638:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800e63a:	00d2      	lsls	r2, r2, #3
 800e63c:	491b      	ldr	r1, [pc, #108]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e63e:	4313      	orrs	r3, r2
 800e640:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800e642:	4b1a      	ldr	r3, [pc, #104]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e646:	f023 020c 	bic.w	r2, r3, #12
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e64e:	4917      	ldr	r1, [pc, #92]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e650:	4313      	orrs	r3, r2
 800e652:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800e654:	4b15      	ldr	r3, [pc, #84]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e658:	f023 0202 	bic.w	r2, r3, #2
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e660:	4912      	ldr	r1, [pc, #72]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e662:	4313      	orrs	r3, r2
 800e664:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800e666:	4b11      	ldr	r3, [pc, #68]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e66a:	4a10      	ldr	r2, [pc, #64]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e66c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e670:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e672:	4b0e      	ldr	r3, [pc, #56]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e676:	4a0d      	ldr	r2, [pc, #52]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e678:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e67c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800e67e:	4b0b      	ldr	r3, [pc, #44]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e682:	4a0a      	ldr	r2, [pc, #40]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e684:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800e688:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800e68a:	4b08      	ldr	r3, [pc, #32]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e68c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e68e:	4a07      	ldr	r2, [pc, #28]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e690:	f043 0301 	orr.w	r3, r3, #1
 800e694:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800e696:	4b05      	ldr	r3, [pc, #20]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	4a04      	ldr	r2, [pc, #16]	; (800e6ac <HAL_RCC_OscConfig+0x76c>)
 800e69c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800e6a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e6a2:	f7f7 fc29 	bl	8005ef8 <HAL_GetTick>
 800e6a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e6a8:	e011      	b.n	800e6ce <HAL_RCC_OscConfig+0x78e>
 800e6aa:	bf00      	nop
 800e6ac:	58024400 	.word	0x58024400
 800e6b0:	58024800 	.word	0x58024800
 800e6b4:	fffffc0c 	.word	0xfffffc0c
 800e6b8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e6bc:	f7f7 fc1c 	bl	8005ef8 <HAL_GetTick>
 800e6c0:	4602      	mov	r2, r0
 800e6c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6c4:	1ad3      	subs	r3, r2, r3
 800e6c6:	2b02      	cmp	r3, #2
 800e6c8:	d901      	bls.n	800e6ce <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800e6ca:	2303      	movs	r3, #3
 800e6cc:	e08a      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e6ce:	4b47      	ldr	r3, [pc, #284]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d0f0      	beq.n	800e6bc <HAL_RCC_OscConfig+0x77c>
 800e6da:	e082      	b.n	800e7e2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800e6dc:	4b43      	ldr	r3, [pc, #268]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	4a42      	ldr	r2, [pc, #264]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e6e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e6e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e6e8:	f7f7 fc06 	bl	8005ef8 <HAL_GetTick>
 800e6ec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e6ee:	e008      	b.n	800e702 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800e6f0:	f7f7 fc02 	bl	8005ef8 <HAL_GetTick>
 800e6f4:	4602      	mov	r2, r0
 800e6f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6f8:	1ad3      	subs	r3, r2, r3
 800e6fa:	2b02      	cmp	r3, #2
 800e6fc:	d901      	bls.n	800e702 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800e6fe:	2303      	movs	r3, #3
 800e700:	e070      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800e702:	4b3a      	ldr	r3, [pc, #232]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d1f0      	bne.n	800e6f0 <HAL_RCC_OscConfig+0x7b0>
 800e70e:	e068      	b.n	800e7e2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800e710:	4b36      	ldr	r3, [pc, #216]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e714:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800e716:	4b35      	ldr	r3, [pc, #212]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e71a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e720:	2b01      	cmp	r3, #1
 800e722:	d031      	beq.n	800e788 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e724:	693b      	ldr	r3, [r7, #16]
 800e726:	f003 0203 	and.w	r2, r3, #3
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800e72e:	429a      	cmp	r2, r3
 800e730:	d12a      	bne.n	800e788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e732:	693b      	ldr	r3, [r7, #16]
 800e734:	091b      	lsrs	r3, r3, #4
 800e736:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e73e:	429a      	cmp	r2, r3
 800e740:	d122      	bne.n	800e788 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e74c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800e74e:	429a      	cmp	r2, r3
 800e750:	d11a      	bne.n	800e788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	0a5b      	lsrs	r3, r3, #9
 800e756:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e75e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800e760:	429a      	cmp	r2, r3
 800e762:	d111      	bne.n	800e788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	0c1b      	lsrs	r3, r3, #16
 800e768:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e770:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800e772:	429a      	cmp	r2, r3
 800e774:	d108      	bne.n	800e788 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	0e1b      	lsrs	r3, r3, #24
 800e77a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e782:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800e784:	429a      	cmp	r2, r3
 800e786:	d001      	beq.n	800e78c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800e788:	2301      	movs	r3, #1
 800e78a:	e02b      	b.n	800e7e4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800e78c:	4b17      	ldr	r3, [pc, #92]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e78e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e790:	08db      	lsrs	r3, r3, #3
 800e792:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e796:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e79c:	693a      	ldr	r2, [r7, #16]
 800e79e:	429a      	cmp	r2, r3
 800e7a0:	d01f      	beq.n	800e7e2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800e7a2:	4b12      	ldr	r3, [pc, #72]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e7a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7a6:	4a11      	ldr	r2, [pc, #68]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e7a8:	f023 0301 	bic.w	r3, r3, #1
 800e7ac:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800e7ae:	f7f7 fba3 	bl	8005ef8 <HAL_GetTick>
 800e7b2:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800e7b4:	bf00      	nop
 800e7b6:	f7f7 fb9f 	bl	8005ef8 <HAL_GetTick>
 800e7ba:	4602      	mov	r2, r0
 800e7bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7be:	4293      	cmp	r3, r2
 800e7c0:	d0f9      	beq.n	800e7b6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e7c2:	4b0a      	ldr	r3, [pc, #40]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e7c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e7c6:	4b0a      	ldr	r3, [pc, #40]	; (800e7f0 <HAL_RCC_OscConfig+0x8b0>)
 800e7c8:	4013      	ands	r3, r2
 800e7ca:	687a      	ldr	r2, [r7, #4]
 800e7cc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800e7ce:	00d2      	lsls	r2, r2, #3
 800e7d0:	4906      	ldr	r1, [pc, #24]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e7d2:	4313      	orrs	r3, r2
 800e7d4:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800e7d6:	4b05      	ldr	r3, [pc, #20]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e7d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7da:	4a04      	ldr	r2, [pc, #16]	; (800e7ec <HAL_RCC_OscConfig+0x8ac>)
 800e7dc:	f043 0301 	orr.w	r3, r3, #1
 800e7e0:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800e7e2:	2300      	movs	r3, #0
}
 800e7e4:	4618      	mov	r0, r3
 800e7e6:	3730      	adds	r7, #48	; 0x30
 800e7e8:	46bd      	mov	sp, r7
 800e7ea:	bd80      	pop	{r7, pc}
 800e7ec:	58024400 	.word	0x58024400
 800e7f0:	ffff0007 	.word	0xffff0007

0800e7f4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e7f4:	b580      	push	{r7, lr}
 800e7f6:	b086      	sub	sp, #24
 800e7f8:	af00      	add	r7, sp, #0
 800e7fa:	6078      	str	r0, [r7, #4]
 800e7fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	2b00      	cmp	r3, #0
 800e802:	d101      	bne.n	800e808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e804:	2301      	movs	r3, #1
 800e806:	e19c      	b.n	800eb42 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e808:	4b8a      	ldr	r3, [pc, #552]	; (800ea34 <HAL_RCC_ClockConfig+0x240>)
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	f003 030f 	and.w	r3, r3, #15
 800e810:	683a      	ldr	r2, [r7, #0]
 800e812:	429a      	cmp	r2, r3
 800e814:	d910      	bls.n	800e838 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e816:	4b87      	ldr	r3, [pc, #540]	; (800ea34 <HAL_RCC_ClockConfig+0x240>)
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	f023 020f 	bic.w	r2, r3, #15
 800e81e:	4985      	ldr	r1, [pc, #532]	; (800ea34 <HAL_RCC_ClockConfig+0x240>)
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	4313      	orrs	r3, r2
 800e824:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e826:	4b83      	ldr	r3, [pc, #524]	; (800ea34 <HAL_RCC_ClockConfig+0x240>)
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	f003 030f 	and.w	r3, r3, #15
 800e82e:	683a      	ldr	r2, [r7, #0]
 800e830:	429a      	cmp	r2, r3
 800e832:	d001      	beq.n	800e838 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800e834:	2301      	movs	r3, #1
 800e836:	e184      	b.n	800eb42 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	f003 0304 	and.w	r3, r3, #4
 800e840:	2b00      	cmp	r3, #0
 800e842:	d010      	beq.n	800e866 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	691a      	ldr	r2, [r3, #16]
 800e848:	4b7b      	ldr	r3, [pc, #492]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e84a:	699b      	ldr	r3, [r3, #24]
 800e84c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e850:	429a      	cmp	r2, r3
 800e852:	d908      	bls.n	800e866 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e854:	4b78      	ldr	r3, [pc, #480]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e856:	699b      	ldr	r3, [r3, #24]
 800e858:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	691b      	ldr	r3, [r3, #16]
 800e860:	4975      	ldr	r1, [pc, #468]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e862:	4313      	orrs	r3, r2
 800e864:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	f003 0308 	and.w	r3, r3, #8
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d010      	beq.n	800e894 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	695a      	ldr	r2, [r3, #20]
 800e876:	4b70      	ldr	r3, [pc, #448]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e878:	69db      	ldr	r3, [r3, #28]
 800e87a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e87e:	429a      	cmp	r2, r3
 800e880:	d908      	bls.n	800e894 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e882:	4b6d      	ldr	r3, [pc, #436]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e884:	69db      	ldr	r3, [r3, #28]
 800e886:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	695b      	ldr	r3, [r3, #20]
 800e88e:	496a      	ldr	r1, [pc, #424]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e890:	4313      	orrs	r3, r2
 800e892:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	f003 0310 	and.w	r3, r3, #16
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d010      	beq.n	800e8c2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	699a      	ldr	r2, [r3, #24]
 800e8a4:	4b64      	ldr	r3, [pc, #400]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e8a6:	69db      	ldr	r3, [r3, #28]
 800e8a8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e8ac:	429a      	cmp	r2, r3
 800e8ae:	d908      	bls.n	800e8c2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e8b0:	4b61      	ldr	r3, [pc, #388]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e8b2:	69db      	ldr	r3, [r3, #28]
 800e8b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	699b      	ldr	r3, [r3, #24]
 800e8bc:	495e      	ldr	r1, [pc, #376]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e8be:	4313      	orrs	r3, r2
 800e8c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	f003 0320 	and.w	r3, r3, #32
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d010      	beq.n	800e8f0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	69da      	ldr	r2, [r3, #28]
 800e8d2:	4b59      	ldr	r3, [pc, #356]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e8d4:	6a1b      	ldr	r3, [r3, #32]
 800e8d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800e8da:	429a      	cmp	r2, r3
 800e8dc:	d908      	bls.n	800e8f0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e8de:	4b56      	ldr	r3, [pc, #344]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e8e0:	6a1b      	ldr	r3, [r3, #32]
 800e8e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	69db      	ldr	r3, [r3, #28]
 800e8ea:	4953      	ldr	r1, [pc, #332]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e8ec:	4313      	orrs	r3, r2
 800e8ee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	f003 0302 	and.w	r3, r3, #2
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d010      	beq.n	800e91e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	68da      	ldr	r2, [r3, #12]
 800e900:	4b4d      	ldr	r3, [pc, #308]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e902:	699b      	ldr	r3, [r3, #24]
 800e904:	f003 030f 	and.w	r3, r3, #15
 800e908:	429a      	cmp	r2, r3
 800e90a:	d908      	bls.n	800e91e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e90c:	4b4a      	ldr	r3, [pc, #296]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e90e:	699b      	ldr	r3, [r3, #24]
 800e910:	f023 020f 	bic.w	r2, r3, #15
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	68db      	ldr	r3, [r3, #12]
 800e918:	4947      	ldr	r1, [pc, #284]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e91a:	4313      	orrs	r3, r2
 800e91c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	f003 0301 	and.w	r3, r3, #1
 800e926:	2b00      	cmp	r3, #0
 800e928:	d055      	beq.n	800e9d6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800e92a:	4b43      	ldr	r3, [pc, #268]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e92c:	699b      	ldr	r3, [r3, #24]
 800e92e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	689b      	ldr	r3, [r3, #8]
 800e936:	4940      	ldr	r1, [pc, #256]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e938:	4313      	orrs	r3, r2
 800e93a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	685b      	ldr	r3, [r3, #4]
 800e940:	2b02      	cmp	r3, #2
 800e942:	d107      	bne.n	800e954 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e944:	4b3c      	ldr	r3, [pc, #240]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d121      	bne.n	800e994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e950:	2301      	movs	r3, #1
 800e952:	e0f6      	b.n	800eb42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	685b      	ldr	r3, [r3, #4]
 800e958:	2b03      	cmp	r3, #3
 800e95a:	d107      	bne.n	800e96c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e95c:	4b36      	ldr	r3, [pc, #216]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e964:	2b00      	cmp	r3, #0
 800e966:	d115      	bne.n	800e994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e968:	2301      	movs	r3, #1
 800e96a:	e0ea      	b.n	800eb42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	685b      	ldr	r3, [r3, #4]
 800e970:	2b01      	cmp	r3, #1
 800e972:	d107      	bne.n	800e984 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e974:	4b30      	ldr	r3, [pc, #192]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d109      	bne.n	800e994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e980:	2301      	movs	r3, #1
 800e982:	e0de      	b.n	800eb42 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e984:	4b2c      	ldr	r3, [pc, #176]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	f003 0304 	and.w	r3, r3, #4
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d101      	bne.n	800e994 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e990:	2301      	movs	r3, #1
 800e992:	e0d6      	b.n	800eb42 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e994:	4b28      	ldr	r3, [pc, #160]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e996:	691b      	ldr	r3, [r3, #16]
 800e998:	f023 0207 	bic.w	r2, r3, #7
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	685b      	ldr	r3, [r3, #4]
 800e9a0:	4925      	ldr	r1, [pc, #148]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e9a2:	4313      	orrs	r3, r2
 800e9a4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e9a6:	f7f7 faa7 	bl	8005ef8 <HAL_GetTick>
 800e9aa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e9ac:	e00a      	b.n	800e9c4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e9ae:	f7f7 faa3 	bl	8005ef8 <HAL_GetTick>
 800e9b2:	4602      	mov	r2, r0
 800e9b4:	697b      	ldr	r3, [r7, #20]
 800e9b6:	1ad3      	subs	r3, r2, r3
 800e9b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800e9bc:	4293      	cmp	r3, r2
 800e9be:	d901      	bls.n	800e9c4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800e9c0:	2303      	movs	r3, #3
 800e9c2:	e0be      	b.n	800eb42 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e9c4:	4b1c      	ldr	r3, [pc, #112]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e9c6:	691b      	ldr	r3, [r3, #16]
 800e9c8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	685b      	ldr	r3, [r3, #4]
 800e9d0:	00db      	lsls	r3, r3, #3
 800e9d2:	429a      	cmp	r2, r3
 800e9d4:	d1eb      	bne.n	800e9ae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	f003 0302 	and.w	r3, r3, #2
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d010      	beq.n	800ea04 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	68da      	ldr	r2, [r3, #12]
 800e9e6:	4b14      	ldr	r3, [pc, #80]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e9e8:	699b      	ldr	r3, [r3, #24]
 800e9ea:	f003 030f 	and.w	r3, r3, #15
 800e9ee:	429a      	cmp	r2, r3
 800e9f0:	d208      	bcs.n	800ea04 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e9f2:	4b11      	ldr	r3, [pc, #68]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800e9f4:	699b      	ldr	r3, [r3, #24]
 800e9f6:	f023 020f 	bic.w	r2, r3, #15
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	68db      	ldr	r3, [r3, #12]
 800e9fe:	490e      	ldr	r1, [pc, #56]	; (800ea38 <HAL_RCC_ClockConfig+0x244>)
 800ea00:	4313      	orrs	r3, r2
 800ea02:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ea04:	4b0b      	ldr	r3, [pc, #44]	; (800ea34 <HAL_RCC_ClockConfig+0x240>)
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	f003 030f 	and.w	r3, r3, #15
 800ea0c:	683a      	ldr	r2, [r7, #0]
 800ea0e:	429a      	cmp	r2, r3
 800ea10:	d214      	bcs.n	800ea3c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ea12:	4b08      	ldr	r3, [pc, #32]	; (800ea34 <HAL_RCC_ClockConfig+0x240>)
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	f023 020f 	bic.w	r2, r3, #15
 800ea1a:	4906      	ldr	r1, [pc, #24]	; (800ea34 <HAL_RCC_ClockConfig+0x240>)
 800ea1c:	683b      	ldr	r3, [r7, #0]
 800ea1e:	4313      	orrs	r3, r2
 800ea20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ea22:	4b04      	ldr	r3, [pc, #16]	; (800ea34 <HAL_RCC_ClockConfig+0x240>)
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	f003 030f 	and.w	r3, r3, #15
 800ea2a:	683a      	ldr	r2, [r7, #0]
 800ea2c:	429a      	cmp	r2, r3
 800ea2e:	d005      	beq.n	800ea3c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800ea30:	2301      	movs	r3, #1
 800ea32:	e086      	b.n	800eb42 <HAL_RCC_ClockConfig+0x34e>
 800ea34:	52002000 	.word	0x52002000
 800ea38:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	f003 0304 	and.w	r3, r3, #4
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d010      	beq.n	800ea6a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	691a      	ldr	r2, [r3, #16]
 800ea4c:	4b3f      	ldr	r3, [pc, #252]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800ea4e:	699b      	ldr	r3, [r3, #24]
 800ea50:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ea54:	429a      	cmp	r2, r3
 800ea56:	d208      	bcs.n	800ea6a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ea58:	4b3c      	ldr	r3, [pc, #240]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800ea5a:	699b      	ldr	r3, [r3, #24]
 800ea5c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	691b      	ldr	r3, [r3, #16]
 800ea64:	4939      	ldr	r1, [pc, #228]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800ea66:	4313      	orrs	r3, r2
 800ea68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	f003 0308 	and.w	r3, r3, #8
 800ea72:	2b00      	cmp	r3, #0
 800ea74:	d010      	beq.n	800ea98 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	695a      	ldr	r2, [r3, #20]
 800ea7a:	4b34      	ldr	r3, [pc, #208]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800ea7c:	69db      	ldr	r3, [r3, #28]
 800ea7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ea82:	429a      	cmp	r2, r3
 800ea84:	d208      	bcs.n	800ea98 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ea86:	4b31      	ldr	r3, [pc, #196]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800ea88:	69db      	ldr	r3, [r3, #28]
 800ea8a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	695b      	ldr	r3, [r3, #20]
 800ea92:	492e      	ldr	r1, [pc, #184]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800ea94:	4313      	orrs	r3, r2
 800ea96:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	f003 0310 	and.w	r3, r3, #16
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d010      	beq.n	800eac6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	699a      	ldr	r2, [r3, #24]
 800eaa8:	4b28      	ldr	r3, [pc, #160]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800eaaa:	69db      	ldr	r3, [r3, #28]
 800eaac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800eab0:	429a      	cmp	r2, r3
 800eab2:	d208      	bcs.n	800eac6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800eab4:	4b25      	ldr	r3, [pc, #148]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800eab6:	69db      	ldr	r3, [r3, #28]
 800eab8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	699b      	ldr	r3, [r3, #24]
 800eac0:	4922      	ldr	r1, [pc, #136]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800eac2:	4313      	orrs	r3, r2
 800eac4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	f003 0320 	and.w	r3, r3, #32
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d010      	beq.n	800eaf4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	69da      	ldr	r2, [r3, #28]
 800ead6:	4b1d      	ldr	r3, [pc, #116]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800ead8:	6a1b      	ldr	r3, [r3, #32]
 800eada:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800eade:	429a      	cmp	r2, r3
 800eae0:	d208      	bcs.n	800eaf4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800eae2:	4b1a      	ldr	r3, [pc, #104]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800eae4:	6a1b      	ldr	r3, [r3, #32]
 800eae6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	69db      	ldr	r3, [r3, #28]
 800eaee:	4917      	ldr	r1, [pc, #92]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800eaf0:	4313      	orrs	r3, r2
 800eaf2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800eaf4:	f000 f834 	bl	800eb60 <HAL_RCC_GetSysClockFreq>
 800eaf8:	4602      	mov	r2, r0
 800eafa:	4b14      	ldr	r3, [pc, #80]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800eafc:	699b      	ldr	r3, [r3, #24]
 800eafe:	0a1b      	lsrs	r3, r3, #8
 800eb00:	f003 030f 	and.w	r3, r3, #15
 800eb04:	4912      	ldr	r1, [pc, #72]	; (800eb50 <HAL_RCC_ClockConfig+0x35c>)
 800eb06:	5ccb      	ldrb	r3, [r1, r3]
 800eb08:	f003 031f 	and.w	r3, r3, #31
 800eb0c:	fa22 f303 	lsr.w	r3, r2, r3
 800eb10:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800eb12:	4b0e      	ldr	r3, [pc, #56]	; (800eb4c <HAL_RCC_ClockConfig+0x358>)
 800eb14:	699b      	ldr	r3, [r3, #24]
 800eb16:	f003 030f 	and.w	r3, r3, #15
 800eb1a:	4a0d      	ldr	r2, [pc, #52]	; (800eb50 <HAL_RCC_ClockConfig+0x35c>)
 800eb1c:	5cd3      	ldrb	r3, [r2, r3]
 800eb1e:	f003 031f 	and.w	r3, r3, #31
 800eb22:	693a      	ldr	r2, [r7, #16]
 800eb24:	fa22 f303 	lsr.w	r3, r2, r3
 800eb28:	4a0a      	ldr	r2, [pc, #40]	; (800eb54 <HAL_RCC_ClockConfig+0x360>)
 800eb2a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800eb2c:	4a0a      	ldr	r2, [pc, #40]	; (800eb58 <HAL_RCC_ClockConfig+0x364>)
 800eb2e:	693b      	ldr	r3, [r7, #16]
 800eb30:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800eb32:	4b0a      	ldr	r3, [pc, #40]	; (800eb5c <HAL_RCC_ClockConfig+0x368>)
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	4618      	mov	r0, r3
 800eb38:	f7f5 fdf4 	bl	8004724 <HAL_InitTick>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800eb40:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb42:	4618      	mov	r0, r3
 800eb44:	3718      	adds	r7, #24
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}
 800eb4a:	bf00      	nop
 800eb4c:	58024400 	.word	0x58024400
 800eb50:	0801b4b4 	.word	0x0801b4b4
 800eb54:	240000c8 	.word	0x240000c8
 800eb58:	240000c4 	.word	0x240000c4
 800eb5c:	240000cc 	.word	0x240000cc

0800eb60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800eb60:	b480      	push	{r7}
 800eb62:	b089      	sub	sp, #36	; 0x24
 800eb64:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800eb66:	4bb3      	ldr	r3, [pc, #716]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800eb68:	691b      	ldr	r3, [r3, #16]
 800eb6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800eb6e:	2b18      	cmp	r3, #24
 800eb70:	f200 8155 	bhi.w	800ee1e <HAL_RCC_GetSysClockFreq+0x2be>
 800eb74:	a201      	add	r2, pc, #4	; (adr r2, 800eb7c <HAL_RCC_GetSysClockFreq+0x1c>)
 800eb76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb7a:	bf00      	nop
 800eb7c:	0800ebe1 	.word	0x0800ebe1
 800eb80:	0800ee1f 	.word	0x0800ee1f
 800eb84:	0800ee1f 	.word	0x0800ee1f
 800eb88:	0800ee1f 	.word	0x0800ee1f
 800eb8c:	0800ee1f 	.word	0x0800ee1f
 800eb90:	0800ee1f 	.word	0x0800ee1f
 800eb94:	0800ee1f 	.word	0x0800ee1f
 800eb98:	0800ee1f 	.word	0x0800ee1f
 800eb9c:	0800ec07 	.word	0x0800ec07
 800eba0:	0800ee1f 	.word	0x0800ee1f
 800eba4:	0800ee1f 	.word	0x0800ee1f
 800eba8:	0800ee1f 	.word	0x0800ee1f
 800ebac:	0800ee1f 	.word	0x0800ee1f
 800ebb0:	0800ee1f 	.word	0x0800ee1f
 800ebb4:	0800ee1f 	.word	0x0800ee1f
 800ebb8:	0800ee1f 	.word	0x0800ee1f
 800ebbc:	0800ec0d 	.word	0x0800ec0d
 800ebc0:	0800ee1f 	.word	0x0800ee1f
 800ebc4:	0800ee1f 	.word	0x0800ee1f
 800ebc8:	0800ee1f 	.word	0x0800ee1f
 800ebcc:	0800ee1f 	.word	0x0800ee1f
 800ebd0:	0800ee1f 	.word	0x0800ee1f
 800ebd4:	0800ee1f 	.word	0x0800ee1f
 800ebd8:	0800ee1f 	.word	0x0800ee1f
 800ebdc:	0800ec13 	.word	0x0800ec13
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ebe0:	4b94      	ldr	r3, [pc, #592]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	f003 0320 	and.w	r3, r3, #32
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d009      	beq.n	800ec00 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ebec:	4b91      	ldr	r3, [pc, #580]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	08db      	lsrs	r3, r3, #3
 800ebf2:	f003 0303 	and.w	r3, r3, #3
 800ebf6:	4a90      	ldr	r2, [pc, #576]	; (800ee38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ebf8:	fa22 f303 	lsr.w	r3, r2, r3
 800ebfc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800ebfe:	e111      	b.n	800ee24 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800ec00:	4b8d      	ldr	r3, [pc, #564]	; (800ee38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ec02:	61bb      	str	r3, [r7, #24]
      break;
 800ec04:	e10e      	b.n	800ee24 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800ec06:	4b8d      	ldr	r3, [pc, #564]	; (800ee3c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ec08:	61bb      	str	r3, [r7, #24]
      break;
 800ec0a:	e10b      	b.n	800ee24 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800ec0c:	4b8c      	ldr	r3, [pc, #560]	; (800ee40 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800ec0e:	61bb      	str	r3, [r7, #24]
      break;
 800ec10:	e108      	b.n	800ee24 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ec12:	4b88      	ldr	r3, [pc, #544]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ec14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec16:	f003 0303 	and.w	r3, r3, #3
 800ec1a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800ec1c:	4b85      	ldr	r3, [pc, #532]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ec1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec20:	091b      	lsrs	r3, r3, #4
 800ec22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ec26:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800ec28:	4b82      	ldr	r3, [pc, #520]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ec2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec2c:	f003 0301 	and.w	r3, r3, #1
 800ec30:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ec32:	4b80      	ldr	r3, [pc, #512]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ec34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec36:	08db      	lsrs	r3, r3, #3
 800ec38:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ec3c:	68fa      	ldr	r2, [r7, #12]
 800ec3e:	fb02 f303 	mul.w	r3, r2, r3
 800ec42:	ee07 3a90 	vmov	s15, r3
 800ec46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec4a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800ec4e:	693b      	ldr	r3, [r7, #16]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	f000 80e1 	beq.w	800ee18 <HAL_RCC_GetSysClockFreq+0x2b8>
 800ec56:	697b      	ldr	r3, [r7, #20]
 800ec58:	2b02      	cmp	r3, #2
 800ec5a:	f000 8083 	beq.w	800ed64 <HAL_RCC_GetSysClockFreq+0x204>
 800ec5e:	697b      	ldr	r3, [r7, #20]
 800ec60:	2b02      	cmp	r3, #2
 800ec62:	f200 80a1 	bhi.w	800eda8 <HAL_RCC_GetSysClockFreq+0x248>
 800ec66:	697b      	ldr	r3, [r7, #20]
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d003      	beq.n	800ec74 <HAL_RCC_GetSysClockFreq+0x114>
 800ec6c:	697b      	ldr	r3, [r7, #20]
 800ec6e:	2b01      	cmp	r3, #1
 800ec70:	d056      	beq.n	800ed20 <HAL_RCC_GetSysClockFreq+0x1c0>
 800ec72:	e099      	b.n	800eda8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ec74:	4b6f      	ldr	r3, [pc, #444]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	f003 0320 	and.w	r3, r3, #32
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d02d      	beq.n	800ecdc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ec80:	4b6c      	ldr	r3, [pc, #432]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	08db      	lsrs	r3, r3, #3
 800ec86:	f003 0303 	and.w	r3, r3, #3
 800ec8a:	4a6b      	ldr	r2, [pc, #428]	; (800ee38 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ec8c:	fa22 f303 	lsr.w	r3, r2, r3
 800ec90:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	ee07 3a90 	vmov	s15, r3
 800ec98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec9c:	693b      	ldr	r3, [r7, #16]
 800ec9e:	ee07 3a90 	vmov	s15, r3
 800eca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eca6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ecaa:	4b62      	ldr	r3, [pc, #392]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ecac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ecae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecb2:	ee07 3a90 	vmov	s15, r3
 800ecb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ecba:	ed97 6a02 	vldr	s12, [r7, #8]
 800ecbe:	eddf 5a61 	vldr	s11, [pc, #388]	; 800ee44 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ecc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ecc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ecca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ecce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ecd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ecd6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800ecda:	e087      	b.n	800edec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ecdc:	693b      	ldr	r3, [r7, #16]
 800ecde:	ee07 3a90 	vmov	s15, r3
 800ece2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ece6:	eddf 6a58 	vldr	s13, [pc, #352]	; 800ee48 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ecea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ecee:	4b51      	ldr	r3, [pc, #324]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ecf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ecf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecf6:	ee07 3a90 	vmov	s15, r3
 800ecfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ecfe:	ed97 6a02 	vldr	s12, [r7, #8]
 800ed02:	eddf 5a50 	vldr	s11, [pc, #320]	; 800ee44 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ed06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ed0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ed0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ed12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ed16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed1a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ed1e:	e065      	b.n	800edec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ed20:	693b      	ldr	r3, [r7, #16]
 800ed22:	ee07 3a90 	vmov	s15, r3
 800ed26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed2a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800ee4c <HAL_RCC_GetSysClockFreq+0x2ec>
 800ed2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ed32:	4b40      	ldr	r3, [pc, #256]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ed34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ed3a:	ee07 3a90 	vmov	s15, r3
 800ed3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ed42:	ed97 6a02 	vldr	s12, [r7, #8]
 800ed46:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800ee44 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ed4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ed4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ed52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ed56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ed5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed5e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ed62:	e043      	b.n	800edec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ed64:	693b      	ldr	r3, [r7, #16]
 800ed66:	ee07 3a90 	vmov	s15, r3
 800ed6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed6e:	eddf 6a38 	vldr	s13, [pc, #224]	; 800ee50 <HAL_RCC_GetSysClockFreq+0x2f0>
 800ed72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ed76:	4b2f      	ldr	r3, [pc, #188]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ed78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ed7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ed7e:	ee07 3a90 	vmov	s15, r3
 800ed82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ed86:	ed97 6a02 	vldr	s12, [r7, #8]
 800ed8a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800ee44 <HAL_RCC_GetSysClockFreq+0x2e4>
 800ed8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ed92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ed96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ed9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ed9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eda2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800eda6:	e021      	b.n	800edec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800eda8:	693b      	ldr	r3, [r7, #16]
 800edaa:	ee07 3a90 	vmov	s15, r3
 800edae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800edb2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800ee4c <HAL_RCC_GetSysClockFreq+0x2ec>
 800edb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800edba:	4b1e      	ldr	r3, [pc, #120]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800edbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800edbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800edc2:	ee07 3a90 	vmov	s15, r3
 800edc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800edca:	ed97 6a02 	vldr	s12, [r7, #8]
 800edce:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800ee44 <HAL_RCC_GetSysClockFreq+0x2e4>
 800edd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800edd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800edda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800edde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ede2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ede6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800edea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800edec:	4b11      	ldr	r3, [pc, #68]	; (800ee34 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800edee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800edf0:	0a5b      	lsrs	r3, r3, #9
 800edf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800edf6:	3301      	adds	r3, #1
 800edf8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800edfa:	683b      	ldr	r3, [r7, #0]
 800edfc:	ee07 3a90 	vmov	s15, r3
 800ee00:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ee04:	edd7 6a07 	vldr	s13, [r7, #28]
 800ee08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ee0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ee10:	ee17 3a90 	vmov	r3, s15
 800ee14:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800ee16:	e005      	b.n	800ee24 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800ee18:	2300      	movs	r3, #0
 800ee1a:	61bb      	str	r3, [r7, #24]
      break;
 800ee1c:	e002      	b.n	800ee24 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800ee1e:	4b07      	ldr	r3, [pc, #28]	; (800ee3c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ee20:	61bb      	str	r3, [r7, #24]
      break;
 800ee22:	bf00      	nop
  }

  return sysclockfreq;
 800ee24:	69bb      	ldr	r3, [r7, #24]
}
 800ee26:	4618      	mov	r0, r3
 800ee28:	3724      	adds	r7, #36	; 0x24
 800ee2a:	46bd      	mov	sp, r7
 800ee2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee30:	4770      	bx	lr
 800ee32:	bf00      	nop
 800ee34:	58024400 	.word	0x58024400
 800ee38:	03d09000 	.word	0x03d09000
 800ee3c:	003d0900 	.word	0x003d0900
 800ee40:	017d7840 	.word	0x017d7840
 800ee44:	46000000 	.word	0x46000000
 800ee48:	4c742400 	.word	0x4c742400
 800ee4c:	4a742400 	.word	0x4a742400
 800ee50:	4bbebc20 	.word	0x4bbebc20

0800ee54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ee54:	b580      	push	{r7, lr}
 800ee56:	b082      	sub	sp, #8
 800ee58:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ee5a:	f7ff fe81 	bl	800eb60 <HAL_RCC_GetSysClockFreq>
 800ee5e:	4602      	mov	r2, r0
 800ee60:	4b10      	ldr	r3, [pc, #64]	; (800eea4 <HAL_RCC_GetHCLKFreq+0x50>)
 800ee62:	699b      	ldr	r3, [r3, #24]
 800ee64:	0a1b      	lsrs	r3, r3, #8
 800ee66:	f003 030f 	and.w	r3, r3, #15
 800ee6a:	490f      	ldr	r1, [pc, #60]	; (800eea8 <HAL_RCC_GetHCLKFreq+0x54>)
 800ee6c:	5ccb      	ldrb	r3, [r1, r3]
 800ee6e:	f003 031f 	and.w	r3, r3, #31
 800ee72:	fa22 f303 	lsr.w	r3, r2, r3
 800ee76:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ee78:	4b0a      	ldr	r3, [pc, #40]	; (800eea4 <HAL_RCC_GetHCLKFreq+0x50>)
 800ee7a:	699b      	ldr	r3, [r3, #24]
 800ee7c:	f003 030f 	and.w	r3, r3, #15
 800ee80:	4a09      	ldr	r2, [pc, #36]	; (800eea8 <HAL_RCC_GetHCLKFreq+0x54>)
 800ee82:	5cd3      	ldrb	r3, [r2, r3]
 800ee84:	f003 031f 	and.w	r3, r3, #31
 800ee88:	687a      	ldr	r2, [r7, #4]
 800ee8a:	fa22 f303 	lsr.w	r3, r2, r3
 800ee8e:	4a07      	ldr	r2, [pc, #28]	; (800eeac <HAL_RCC_GetHCLKFreq+0x58>)
 800ee90:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ee92:	4a07      	ldr	r2, [pc, #28]	; (800eeb0 <HAL_RCC_GetHCLKFreq+0x5c>)
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800ee98:	4b04      	ldr	r3, [pc, #16]	; (800eeac <HAL_RCC_GetHCLKFreq+0x58>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
}
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	3708      	adds	r7, #8
 800eea0:	46bd      	mov	sp, r7
 800eea2:	bd80      	pop	{r7, pc}
 800eea4:	58024400 	.word	0x58024400
 800eea8:	0801b4b4 	.word	0x0801b4b4
 800eeac:	240000c8 	.word	0x240000c8
 800eeb0:	240000c4 	.word	0x240000c4

0800eeb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800eeb4:	b580      	push	{r7, lr}
 800eeb6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800eeb8:	f7ff ffcc 	bl	800ee54 <HAL_RCC_GetHCLKFreq>
 800eebc:	4602      	mov	r2, r0
 800eebe:	4b06      	ldr	r3, [pc, #24]	; (800eed8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800eec0:	69db      	ldr	r3, [r3, #28]
 800eec2:	091b      	lsrs	r3, r3, #4
 800eec4:	f003 0307 	and.w	r3, r3, #7
 800eec8:	4904      	ldr	r1, [pc, #16]	; (800eedc <HAL_RCC_GetPCLK1Freq+0x28>)
 800eeca:	5ccb      	ldrb	r3, [r1, r3]
 800eecc:	f003 031f 	and.w	r3, r3, #31
 800eed0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800eed4:	4618      	mov	r0, r3
 800eed6:	bd80      	pop	{r7, pc}
 800eed8:	58024400 	.word	0x58024400
 800eedc:	0801b4b4 	.word	0x0801b4b4

0800eee0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800eee4:	f7ff ffb6 	bl	800ee54 <HAL_RCC_GetHCLKFreq>
 800eee8:	4602      	mov	r2, r0
 800eeea:	4b06      	ldr	r3, [pc, #24]	; (800ef04 <HAL_RCC_GetPCLK2Freq+0x24>)
 800eeec:	69db      	ldr	r3, [r3, #28]
 800eeee:	0a1b      	lsrs	r3, r3, #8
 800eef0:	f003 0307 	and.w	r3, r3, #7
 800eef4:	4904      	ldr	r1, [pc, #16]	; (800ef08 <HAL_RCC_GetPCLK2Freq+0x28>)
 800eef6:	5ccb      	ldrb	r3, [r1, r3]
 800eef8:	f003 031f 	and.w	r3, r3, #31
 800eefc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800ef00:	4618      	mov	r0, r3
 800ef02:	bd80      	pop	{r7, pc}
 800ef04:	58024400 	.word	0x58024400
 800ef08:	0801b4b4 	.word	0x0801b4b4

0800ef0c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ef0c:	b480      	push	{r7}
 800ef0e:	b083      	sub	sp, #12
 800ef10:	af00      	add	r7, sp, #0
 800ef12:	6078      	str	r0, [r7, #4]
 800ef14:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	223f      	movs	r2, #63	; 0x3f
 800ef1a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800ef1c:	4b1a      	ldr	r3, [pc, #104]	; (800ef88 <HAL_RCC_GetClockConfig+0x7c>)
 800ef1e:	691b      	ldr	r3, [r3, #16]
 800ef20:	f003 0207 	and.w	r2, r3, #7
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800ef28:	4b17      	ldr	r3, [pc, #92]	; (800ef88 <HAL_RCC_GetClockConfig+0x7c>)
 800ef2a:	699b      	ldr	r3, [r3, #24]
 800ef2c:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800ef34:	4b14      	ldr	r3, [pc, #80]	; (800ef88 <HAL_RCC_GetClockConfig+0x7c>)
 800ef36:	699b      	ldr	r3, [r3, #24]
 800ef38:	f003 020f 	and.w	r2, r3, #15
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800ef40:	4b11      	ldr	r3, [pc, #68]	; (800ef88 <HAL_RCC_GetClockConfig+0x7c>)
 800ef42:	699b      	ldr	r3, [r3, #24]
 800ef44:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800ef4c:	4b0e      	ldr	r3, [pc, #56]	; (800ef88 <HAL_RCC_GetClockConfig+0x7c>)
 800ef4e:	69db      	ldr	r3, [r3, #28]
 800ef50:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800ef58:	4b0b      	ldr	r3, [pc, #44]	; (800ef88 <HAL_RCC_GetClockConfig+0x7c>)
 800ef5a:	69db      	ldr	r3, [r3, #28]
 800ef5c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800ef64:	4b08      	ldr	r3, [pc, #32]	; (800ef88 <HAL_RCC_GetClockConfig+0x7c>)
 800ef66:	6a1b      	ldr	r3, [r3, #32]
 800ef68:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ef70:	4b06      	ldr	r3, [pc, #24]	; (800ef8c <HAL_RCC_GetClockConfig+0x80>)
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	f003 020f 	and.w	r2, r3, #15
 800ef78:	683b      	ldr	r3, [r7, #0]
 800ef7a:	601a      	str	r2, [r3, #0]
}
 800ef7c:	bf00      	nop
 800ef7e:	370c      	adds	r7, #12
 800ef80:	46bd      	mov	sp, r7
 800ef82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef86:	4770      	bx	lr
 800ef88:	58024400 	.word	0x58024400
 800ef8c:	52002000 	.word	0x52002000

0800ef90 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ef90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ef94:	b0ca      	sub	sp, #296	; 0x128
 800ef96:	af00      	add	r7, sp, #0
 800ef98:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ef9c:	2300      	movs	r3, #0
 800ef9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800efa2:	2300      	movs	r3, #0
 800efa4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800efa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800efac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efb0:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800efb4:	2500      	movs	r5, #0
 800efb6:	ea54 0305 	orrs.w	r3, r4, r5
 800efba:	d049      	beq.n	800f050 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800efbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800efc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800efc2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800efc6:	d02f      	beq.n	800f028 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800efc8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800efcc:	d828      	bhi.n	800f020 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800efce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800efd2:	d01a      	beq.n	800f00a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800efd4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800efd8:	d822      	bhi.n	800f020 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d003      	beq.n	800efe6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800efde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800efe2:	d007      	beq.n	800eff4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800efe4:	e01c      	b.n	800f020 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800efe6:	4bb8      	ldr	r3, [pc, #736]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800efe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800efea:	4ab7      	ldr	r2, [pc, #732]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800efec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800eff0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800eff2:	e01a      	b.n	800f02a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800eff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800eff8:	3308      	adds	r3, #8
 800effa:	2102      	movs	r1, #2
 800effc:	4618      	mov	r0, r3
 800effe:	f002 fb61 	bl	80116c4 <RCCEx_PLL2_Config>
 800f002:	4603      	mov	r3, r0
 800f004:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f008:	e00f      	b.n	800f02a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f00a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f00e:	3328      	adds	r3, #40	; 0x28
 800f010:	2102      	movs	r1, #2
 800f012:	4618      	mov	r0, r3
 800f014:	f002 fc08 	bl	8011828 <RCCEx_PLL3_Config>
 800f018:	4603      	mov	r3, r0
 800f01a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f01e:	e004      	b.n	800f02a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f020:	2301      	movs	r3, #1
 800f022:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f026:	e000      	b.n	800f02a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800f028:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f02a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d10a      	bne.n	800f048 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800f032:	4ba5      	ldr	r3, [pc, #660]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f036:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800f03a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f03e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f040:	4aa1      	ldr	r2, [pc, #644]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f042:	430b      	orrs	r3, r1
 800f044:	6513      	str	r3, [r2, #80]	; 0x50
 800f046:	e003      	b.n	800f050 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f048:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f04c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800f050:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f054:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f058:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800f05c:	f04f 0900 	mov.w	r9, #0
 800f060:	ea58 0309 	orrs.w	r3, r8, r9
 800f064:	d047      	beq.n	800f0f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800f066:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f06a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f06c:	2b04      	cmp	r3, #4
 800f06e:	d82a      	bhi.n	800f0c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800f070:	a201      	add	r2, pc, #4	; (adr r2, 800f078 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800f072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f076:	bf00      	nop
 800f078:	0800f08d 	.word	0x0800f08d
 800f07c:	0800f09b 	.word	0x0800f09b
 800f080:	0800f0b1 	.word	0x0800f0b1
 800f084:	0800f0cf 	.word	0x0800f0cf
 800f088:	0800f0cf 	.word	0x0800f0cf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f08c:	4b8e      	ldr	r3, [pc, #568]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f08e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f090:	4a8d      	ldr	r2, [pc, #564]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f092:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f096:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f098:	e01a      	b.n	800f0d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f09a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f09e:	3308      	adds	r3, #8
 800f0a0:	2100      	movs	r1, #0
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	f002 fb0e 	bl	80116c4 <RCCEx_PLL2_Config>
 800f0a8:	4603      	mov	r3, r0
 800f0aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f0ae:	e00f      	b.n	800f0d0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f0b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f0b4:	3328      	adds	r3, #40	; 0x28
 800f0b6:	2100      	movs	r1, #0
 800f0b8:	4618      	mov	r0, r3
 800f0ba:	f002 fbb5 	bl	8011828 <RCCEx_PLL3_Config>
 800f0be:	4603      	mov	r3, r0
 800f0c0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f0c4:	e004      	b.n	800f0d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f0cc:	e000      	b.n	800f0d0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800f0ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f0d0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d10a      	bne.n	800f0ee <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f0d8:	4b7b      	ldr	r3, [pc, #492]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f0da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f0dc:	f023 0107 	bic.w	r1, r3, #7
 800f0e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f0e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f0e6:	4a78      	ldr	r2, [pc, #480]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f0e8:	430b      	orrs	r3, r1
 800f0ea:	6513      	str	r3, [r2, #80]	; 0x50
 800f0ec:	e003      	b.n	800f0f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f0ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f0f2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800f0f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0fe:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800f102:	f04f 0b00 	mov.w	fp, #0
 800f106:	ea5a 030b 	orrs.w	r3, sl, fp
 800f10a:	d04c      	beq.n	800f1a6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800f10c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f112:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f116:	d030      	beq.n	800f17a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800f118:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f11c:	d829      	bhi.n	800f172 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f11e:	2bc0      	cmp	r3, #192	; 0xc0
 800f120:	d02d      	beq.n	800f17e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800f122:	2bc0      	cmp	r3, #192	; 0xc0
 800f124:	d825      	bhi.n	800f172 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f126:	2b80      	cmp	r3, #128	; 0x80
 800f128:	d018      	beq.n	800f15c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800f12a:	2b80      	cmp	r3, #128	; 0x80
 800f12c:	d821      	bhi.n	800f172 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d002      	beq.n	800f138 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800f132:	2b40      	cmp	r3, #64	; 0x40
 800f134:	d007      	beq.n	800f146 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800f136:	e01c      	b.n	800f172 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f138:	4b63      	ldr	r3, [pc, #396]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f13a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f13c:	4a62      	ldr	r2, [pc, #392]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f13e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f142:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f144:	e01c      	b.n	800f180 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f146:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f14a:	3308      	adds	r3, #8
 800f14c:	2100      	movs	r1, #0
 800f14e:	4618      	mov	r0, r3
 800f150:	f002 fab8 	bl	80116c4 <RCCEx_PLL2_Config>
 800f154:	4603      	mov	r3, r0
 800f156:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f15a:	e011      	b.n	800f180 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f15c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f160:	3328      	adds	r3, #40	; 0x28
 800f162:	2100      	movs	r1, #0
 800f164:	4618      	mov	r0, r3
 800f166:	f002 fb5f 	bl	8011828 <RCCEx_PLL3_Config>
 800f16a:	4603      	mov	r3, r0
 800f16c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f170:	e006      	b.n	800f180 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f172:	2301      	movs	r3, #1
 800f174:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f178:	e002      	b.n	800f180 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f17a:	bf00      	nop
 800f17c:	e000      	b.n	800f180 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f17e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f180:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f184:	2b00      	cmp	r3, #0
 800f186:	d10a      	bne.n	800f19e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800f188:	4b4f      	ldr	r3, [pc, #316]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f18a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f18c:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800f190:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f196:	4a4c      	ldr	r2, [pc, #304]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f198:	430b      	orrs	r3, r1
 800f19a:	6513      	str	r3, [r2, #80]	; 0x50
 800f19c:	e003      	b.n	800f1a6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f19e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f1a2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800f1a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ae:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800f1b2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800f1b6:	2300      	movs	r3, #0
 800f1b8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800f1bc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800f1c0:	460b      	mov	r3, r1
 800f1c2:	4313      	orrs	r3, r2
 800f1c4:	d053      	beq.n	800f26e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800f1c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f1ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800f1ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f1d2:	d035      	beq.n	800f240 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800f1d4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f1d8:	d82e      	bhi.n	800f238 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f1da:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800f1de:	d031      	beq.n	800f244 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800f1e0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800f1e4:	d828      	bhi.n	800f238 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f1e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f1ea:	d01a      	beq.n	800f222 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800f1ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f1f0:	d822      	bhi.n	800f238 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d003      	beq.n	800f1fe <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800f1f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f1fa:	d007      	beq.n	800f20c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800f1fc:	e01c      	b.n	800f238 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f1fe:	4b32      	ldr	r3, [pc, #200]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f202:	4a31      	ldr	r2, [pc, #196]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f204:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f208:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f20a:	e01c      	b.n	800f246 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f20c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f210:	3308      	adds	r3, #8
 800f212:	2100      	movs	r1, #0
 800f214:	4618      	mov	r0, r3
 800f216:	f002 fa55 	bl	80116c4 <RCCEx_PLL2_Config>
 800f21a:	4603      	mov	r3, r0
 800f21c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f220:	e011      	b.n	800f246 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f222:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f226:	3328      	adds	r3, #40	; 0x28
 800f228:	2100      	movs	r1, #0
 800f22a:	4618      	mov	r0, r3
 800f22c:	f002 fafc 	bl	8011828 <RCCEx_PLL3_Config>
 800f230:	4603      	mov	r3, r0
 800f232:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f236:	e006      	b.n	800f246 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f238:	2301      	movs	r3, #1
 800f23a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f23e:	e002      	b.n	800f246 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f240:	bf00      	nop
 800f242:	e000      	b.n	800f246 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f244:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f246:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d10b      	bne.n	800f266 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f24e:	4b1e      	ldr	r3, [pc, #120]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f252:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800f256:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f25a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800f25e:	4a1a      	ldr	r2, [pc, #104]	; (800f2c8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f260:	430b      	orrs	r3, r1
 800f262:	6593      	str	r3, [r2, #88]	; 0x58
 800f264:	e003      	b.n	800f26e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f266:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f26a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f26e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f276:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800f27a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800f27e:	2300      	movs	r3, #0
 800f280:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800f284:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800f288:	460b      	mov	r3, r1
 800f28a:	4313      	orrs	r3, r2
 800f28c:	d056      	beq.n	800f33c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f28e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f292:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800f296:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800f29a:	d038      	beq.n	800f30e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800f29c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800f2a0:	d831      	bhi.n	800f306 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f2a2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800f2a6:	d034      	beq.n	800f312 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800f2a8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800f2ac:	d82b      	bhi.n	800f306 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f2ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f2b2:	d01d      	beq.n	800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800f2b4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f2b8:	d825      	bhi.n	800f306 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d006      	beq.n	800f2cc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800f2be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800f2c2:	d00a      	beq.n	800f2da <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800f2c4:	e01f      	b.n	800f306 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f2c6:	bf00      	nop
 800f2c8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f2cc:	4ba2      	ldr	r3, [pc, #648]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f2ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f2d0:	4aa1      	ldr	r2, [pc, #644]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f2d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f2d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f2d8:	e01c      	b.n	800f314 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f2da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f2de:	3308      	adds	r3, #8
 800f2e0:	2100      	movs	r1, #0
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	f002 f9ee 	bl	80116c4 <RCCEx_PLL2_Config>
 800f2e8:	4603      	mov	r3, r0
 800f2ea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f2ee:	e011      	b.n	800f314 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f2f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f2f4:	3328      	adds	r3, #40	; 0x28
 800f2f6:	2100      	movs	r1, #0
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f002 fa95 	bl	8011828 <RCCEx_PLL3_Config>
 800f2fe:	4603      	mov	r3, r0
 800f300:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f304:	e006      	b.n	800f314 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f306:	2301      	movs	r3, #1
 800f308:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f30c:	e002      	b.n	800f314 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f30e:	bf00      	nop
 800f310:	e000      	b.n	800f314 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f312:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f314:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d10b      	bne.n	800f334 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800f31c:	4b8e      	ldr	r3, [pc, #568]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f31e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f320:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800f324:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f328:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800f32c:	4a8a      	ldr	r2, [pc, #552]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f32e:	430b      	orrs	r3, r1
 800f330:	6593      	str	r3, [r2, #88]	; 0x58
 800f332:	e003      	b.n	800f33c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f334:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f338:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800f33c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f344:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800f348:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800f34c:	2300      	movs	r3, #0
 800f34e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800f352:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800f356:	460b      	mov	r3, r1
 800f358:	4313      	orrs	r3, r2
 800f35a:	d03a      	beq.n	800f3d2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800f35c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f362:	2b30      	cmp	r3, #48	; 0x30
 800f364:	d01f      	beq.n	800f3a6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800f366:	2b30      	cmp	r3, #48	; 0x30
 800f368:	d819      	bhi.n	800f39e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800f36a:	2b20      	cmp	r3, #32
 800f36c:	d00c      	beq.n	800f388 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800f36e:	2b20      	cmp	r3, #32
 800f370:	d815      	bhi.n	800f39e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800f372:	2b00      	cmp	r3, #0
 800f374:	d019      	beq.n	800f3aa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800f376:	2b10      	cmp	r3, #16
 800f378:	d111      	bne.n	800f39e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f37a:	4b77      	ldr	r3, [pc, #476]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f37c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f37e:	4a76      	ldr	r2, [pc, #472]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f384:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800f386:	e011      	b.n	800f3ac <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f388:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f38c:	3308      	adds	r3, #8
 800f38e:	2102      	movs	r1, #2
 800f390:	4618      	mov	r0, r3
 800f392:	f002 f997 	bl	80116c4 <RCCEx_PLL2_Config>
 800f396:	4603      	mov	r3, r0
 800f398:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800f39c:	e006      	b.n	800f3ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f39e:	2301      	movs	r3, #1
 800f3a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f3a4:	e002      	b.n	800f3ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800f3a6:	bf00      	nop
 800f3a8:	e000      	b.n	800f3ac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800f3aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f3ac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d10a      	bne.n	800f3ca <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800f3b4:	4b68      	ldr	r3, [pc, #416]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f3b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f3b8:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800f3bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f3c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f3c2:	4a65      	ldr	r2, [pc, #404]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f3c4:	430b      	orrs	r3, r1
 800f3c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f3c8:	e003      	b.n	800f3d2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f3ca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f3ce:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800f3d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3da:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800f3de:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800f3e8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800f3ec:	460b      	mov	r3, r1
 800f3ee:	4313      	orrs	r3, r2
 800f3f0:	d051      	beq.n	800f496 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800f3f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f3f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f3f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f3fc:	d035      	beq.n	800f46a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800f3fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f402:	d82e      	bhi.n	800f462 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f404:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800f408:	d031      	beq.n	800f46e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800f40a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800f40e:	d828      	bhi.n	800f462 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f410:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f414:	d01a      	beq.n	800f44c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800f416:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f41a:	d822      	bhi.n	800f462 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d003      	beq.n	800f428 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800f420:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f424:	d007      	beq.n	800f436 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800f426:	e01c      	b.n	800f462 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f428:	4b4b      	ldr	r3, [pc, #300]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f42a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f42c:	4a4a      	ldr	r2, [pc, #296]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f42e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f432:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f434:	e01c      	b.n	800f470 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f436:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f43a:	3308      	adds	r3, #8
 800f43c:	2100      	movs	r1, #0
 800f43e:	4618      	mov	r0, r3
 800f440:	f002 f940 	bl	80116c4 <RCCEx_PLL2_Config>
 800f444:	4603      	mov	r3, r0
 800f446:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f44a:	e011      	b.n	800f470 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f44c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f450:	3328      	adds	r3, #40	; 0x28
 800f452:	2100      	movs	r1, #0
 800f454:	4618      	mov	r0, r3
 800f456:	f002 f9e7 	bl	8011828 <RCCEx_PLL3_Config>
 800f45a:	4603      	mov	r3, r0
 800f45c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800f460:	e006      	b.n	800f470 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f462:	2301      	movs	r3, #1
 800f464:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f468:	e002      	b.n	800f470 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800f46a:	bf00      	nop
 800f46c:	e000      	b.n	800f470 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800f46e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f470:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f474:	2b00      	cmp	r3, #0
 800f476:	d10a      	bne.n	800f48e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800f478:	4b37      	ldr	r3, [pc, #220]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f47a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f47c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800f480:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f484:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f486:	4a34      	ldr	r2, [pc, #208]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f488:	430b      	orrs	r3, r1
 800f48a:	6513      	str	r3, [r2, #80]	; 0x50
 800f48c:	e003      	b.n	800f496 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f48e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f492:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800f496:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f49e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800f4a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800f4ac:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800f4b0:	460b      	mov	r3, r1
 800f4b2:	4313      	orrs	r3, r2
 800f4b4:	d056      	beq.n	800f564 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800f4b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f4ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f4bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f4c0:	d033      	beq.n	800f52a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800f4c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f4c6:	d82c      	bhi.n	800f522 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f4c8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800f4cc:	d02f      	beq.n	800f52e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800f4ce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800f4d2:	d826      	bhi.n	800f522 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f4d4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800f4d8:	d02b      	beq.n	800f532 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800f4da:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800f4de:	d820      	bhi.n	800f522 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f4e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f4e4:	d012      	beq.n	800f50c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800f4e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800f4ea:	d81a      	bhi.n	800f522 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d022      	beq.n	800f536 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800f4f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f4f4:	d115      	bne.n	800f522 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f4f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f4fa:	3308      	adds	r3, #8
 800f4fc:	2101      	movs	r1, #1
 800f4fe:	4618      	mov	r0, r3
 800f500:	f002 f8e0 	bl	80116c4 <RCCEx_PLL2_Config>
 800f504:	4603      	mov	r3, r0
 800f506:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f50a:	e015      	b.n	800f538 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f50c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f510:	3328      	adds	r3, #40	; 0x28
 800f512:	2101      	movs	r1, #1
 800f514:	4618      	mov	r0, r3
 800f516:	f002 f987 	bl	8011828 <RCCEx_PLL3_Config>
 800f51a:	4603      	mov	r3, r0
 800f51c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800f520:	e00a      	b.n	800f538 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f522:	2301      	movs	r3, #1
 800f524:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f528:	e006      	b.n	800f538 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f52a:	bf00      	nop
 800f52c:	e004      	b.n	800f538 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f52e:	bf00      	nop
 800f530:	e002      	b.n	800f538 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f532:	bf00      	nop
 800f534:	e000      	b.n	800f538 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800f536:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f538:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d10d      	bne.n	800f55c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800f540:	4b05      	ldr	r3, [pc, #20]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f542:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f544:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800f548:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f54c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f54e:	4a02      	ldr	r2, [pc, #8]	; (800f558 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f550:	430b      	orrs	r3, r1
 800f552:	6513      	str	r3, [r2, #80]	; 0x50
 800f554:	e006      	b.n	800f564 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800f556:	bf00      	nop
 800f558:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f55c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f560:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800f564:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f56c:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800f570:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f574:	2300      	movs	r3, #0
 800f576:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800f57a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800f57e:	460b      	mov	r3, r1
 800f580:	4313      	orrs	r3, r2
 800f582:	d055      	beq.n	800f630 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800f584:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f588:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f58c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f590:	d033      	beq.n	800f5fa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800f592:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f596:	d82c      	bhi.n	800f5f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f598:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f59c:	d02f      	beq.n	800f5fe <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800f59e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f5a2:	d826      	bhi.n	800f5f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f5a4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800f5a8:	d02b      	beq.n	800f602 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800f5aa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800f5ae:	d820      	bhi.n	800f5f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f5b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f5b4:	d012      	beq.n	800f5dc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800f5b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f5ba:	d81a      	bhi.n	800f5f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d022      	beq.n	800f606 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800f5c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f5c4:	d115      	bne.n	800f5f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f5c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f5ca:	3308      	adds	r3, #8
 800f5cc:	2101      	movs	r1, #1
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	f002 f878 	bl	80116c4 <RCCEx_PLL2_Config>
 800f5d4:	4603      	mov	r3, r0
 800f5d6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800f5da:	e015      	b.n	800f608 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f5dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f5e0:	3328      	adds	r3, #40	; 0x28
 800f5e2:	2101      	movs	r1, #1
 800f5e4:	4618      	mov	r0, r3
 800f5e6:	f002 f91f 	bl	8011828 <RCCEx_PLL3_Config>
 800f5ea:	4603      	mov	r3, r0
 800f5ec:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800f5f0:	e00a      	b.n	800f608 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800f5f2:	2301      	movs	r3, #1
 800f5f4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f5f8:	e006      	b.n	800f608 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f5fa:	bf00      	nop
 800f5fc:	e004      	b.n	800f608 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f5fe:	bf00      	nop
 800f600:	e002      	b.n	800f608 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f602:	bf00      	nop
 800f604:	e000      	b.n	800f608 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800f606:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f608:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d10b      	bne.n	800f628 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800f610:	4ba3      	ldr	r3, [pc, #652]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f612:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f614:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800f618:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f61c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f620:	4a9f      	ldr	r2, [pc, #636]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f622:	430b      	orrs	r3, r1
 800f624:	6593      	str	r3, [r2, #88]	; 0x58
 800f626:	e003      	b.n	800f630 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f628:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f62c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800f630:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f638:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800f63c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f640:	2300      	movs	r3, #0
 800f642:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800f646:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800f64a:	460b      	mov	r3, r1
 800f64c:	4313      	orrs	r3, r2
 800f64e:	d037      	beq.n	800f6c0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800f650:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f656:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f65a:	d00e      	beq.n	800f67a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800f65c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f660:	d816      	bhi.n	800f690 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800f662:	2b00      	cmp	r3, #0
 800f664:	d018      	beq.n	800f698 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800f666:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f66a:	d111      	bne.n	800f690 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f66c:	4b8c      	ldr	r3, [pc, #560]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f66e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f670:	4a8b      	ldr	r2, [pc, #556]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f672:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f676:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800f678:	e00f      	b.n	800f69a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f67a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f67e:	3308      	adds	r3, #8
 800f680:	2101      	movs	r1, #1
 800f682:	4618      	mov	r0, r3
 800f684:	f002 f81e 	bl	80116c4 <RCCEx_PLL2_Config>
 800f688:	4603      	mov	r3, r0
 800f68a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800f68e:	e004      	b.n	800f69a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f690:	2301      	movs	r3, #1
 800f692:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f696:	e000      	b.n	800f69a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800f698:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f69a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d10a      	bne.n	800f6b8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800f6a2:	4b7f      	ldr	r3, [pc, #508]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f6a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f6a6:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800f6aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f6ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f6b0:	4a7b      	ldr	r2, [pc, #492]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f6b2:	430b      	orrs	r3, r1
 800f6b4:	6513      	str	r3, [r2, #80]	; 0x50
 800f6b6:	e003      	b.n	800f6c0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f6b8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f6bc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800f6c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6c8:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800f6cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f6d0:	2300      	movs	r3, #0
 800f6d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800f6d6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800f6da:	460b      	mov	r3, r1
 800f6dc:	4313      	orrs	r3, r2
 800f6de:	d039      	beq.n	800f754 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800f6e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f6e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f6e6:	2b03      	cmp	r3, #3
 800f6e8:	d81c      	bhi.n	800f724 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800f6ea:	a201      	add	r2, pc, #4	; (adr r2, 800f6f0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800f6ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6f0:	0800f72d 	.word	0x0800f72d
 800f6f4:	0800f701 	.word	0x0800f701
 800f6f8:	0800f70f 	.word	0x0800f70f
 800f6fc:	0800f72d 	.word	0x0800f72d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f700:	4b67      	ldr	r3, [pc, #412]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f704:	4a66      	ldr	r2, [pc, #408]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f706:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f70a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800f70c:	e00f      	b.n	800f72e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f70e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f712:	3308      	adds	r3, #8
 800f714:	2102      	movs	r1, #2
 800f716:	4618      	mov	r0, r3
 800f718:	f001 ffd4 	bl	80116c4 <RCCEx_PLL2_Config>
 800f71c:	4603      	mov	r3, r0
 800f71e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800f722:	e004      	b.n	800f72e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800f724:	2301      	movs	r3, #1
 800f726:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f72a:	e000      	b.n	800f72e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800f72c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f72e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f732:	2b00      	cmp	r3, #0
 800f734:	d10a      	bne.n	800f74c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800f736:	4b5a      	ldr	r3, [pc, #360]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f73a:	f023 0103 	bic.w	r1, r3, #3
 800f73e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f742:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f744:	4a56      	ldr	r2, [pc, #344]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f746:	430b      	orrs	r3, r1
 800f748:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f74a:	e003      	b.n	800f754 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f74c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f750:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800f754:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f75c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800f760:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f764:	2300      	movs	r3, #0
 800f766:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800f76a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800f76e:	460b      	mov	r3, r1
 800f770:	4313      	orrs	r3, r2
 800f772:	f000 809f 	beq.w	800f8b4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800f776:	4b4b      	ldr	r3, [pc, #300]	; (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	4a4a      	ldr	r2, [pc, #296]	; (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f77c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f780:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800f782:	f7f6 fbb9 	bl	8005ef8 <HAL_GetTick>
 800f786:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f78a:	e00b      	b.n	800f7a4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800f78c:	f7f6 fbb4 	bl	8005ef8 <HAL_GetTick>
 800f790:	4602      	mov	r2, r0
 800f792:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800f796:	1ad3      	subs	r3, r2, r3
 800f798:	2b64      	cmp	r3, #100	; 0x64
 800f79a:	d903      	bls.n	800f7a4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800f79c:	2303      	movs	r3, #3
 800f79e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f7a2:	e005      	b.n	800f7b0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800f7a4:	4b3f      	ldr	r3, [pc, #252]	; (800f8a4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d0ed      	beq.n	800f78c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800f7b0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d179      	bne.n	800f8ac <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800f7b8:	4b39      	ldr	r3, [pc, #228]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f7ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800f7bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f7c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f7c4:	4053      	eors	r3, r2
 800f7c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d015      	beq.n	800f7fa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800f7ce:	4b34      	ldr	r3, [pc, #208]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f7d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f7d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f7d6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800f7da:	4b31      	ldr	r3, [pc, #196]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f7dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f7de:	4a30      	ldr	r2, [pc, #192]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f7e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f7e4:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800f7e6:	4b2e      	ldr	r3, [pc, #184]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f7e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f7ea:	4a2d      	ldr	r2, [pc, #180]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f7ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f7f0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800f7f2:	4a2b      	ldr	r2, [pc, #172]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f7f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800f7f8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800f7fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f7fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f802:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f806:	d118      	bne.n	800f83a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f808:	f7f6 fb76 	bl	8005ef8 <HAL_GetTick>
 800f80c:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f810:	e00d      	b.n	800f82e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800f812:	f7f6 fb71 	bl	8005ef8 <HAL_GetTick>
 800f816:	4602      	mov	r2, r0
 800f818:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800f81c:	1ad2      	subs	r2, r2, r3
 800f81e:	f241 3388 	movw	r3, #5000	; 0x1388
 800f822:	429a      	cmp	r2, r3
 800f824:	d903      	bls.n	800f82e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800f826:	2303      	movs	r3, #3
 800f828:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800f82c:	e005      	b.n	800f83a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f82e:	4b1c      	ldr	r3, [pc, #112]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f832:	f003 0302 	and.w	r3, r3, #2
 800f836:	2b00      	cmp	r3, #0
 800f838:	d0eb      	beq.n	800f812 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800f83a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d129      	bne.n	800f896 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800f842:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f846:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f84a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f84e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f852:	d10e      	bne.n	800f872 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800f854:	4b12      	ldr	r3, [pc, #72]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f856:	691b      	ldr	r3, [r3, #16]
 800f858:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800f85c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f860:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f864:	091a      	lsrs	r2, r3, #4
 800f866:	4b10      	ldr	r3, [pc, #64]	; (800f8a8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800f868:	4013      	ands	r3, r2
 800f86a:	4a0d      	ldr	r2, [pc, #52]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f86c:	430b      	orrs	r3, r1
 800f86e:	6113      	str	r3, [r2, #16]
 800f870:	e005      	b.n	800f87e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800f872:	4b0b      	ldr	r3, [pc, #44]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f874:	691b      	ldr	r3, [r3, #16]
 800f876:	4a0a      	ldr	r2, [pc, #40]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f878:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800f87c:	6113      	str	r3, [r2, #16]
 800f87e:	4b08      	ldr	r3, [pc, #32]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f880:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800f882:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f886:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800f88a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f88e:	4a04      	ldr	r2, [pc, #16]	; (800f8a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f890:	430b      	orrs	r3, r1
 800f892:	6713      	str	r3, [r2, #112]	; 0x70
 800f894:	e00e      	b.n	800f8b4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800f896:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f89a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800f89e:	e009      	b.n	800f8b4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800f8a0:	58024400 	.word	0x58024400
 800f8a4:	58024800 	.word	0x58024800
 800f8a8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f8ac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f8b0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800f8b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8bc:	f002 0301 	and.w	r3, r2, #1
 800f8c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f8ca:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800f8ce:	460b      	mov	r3, r1
 800f8d0:	4313      	orrs	r3, r2
 800f8d2:	f000 8089 	beq.w	800f9e8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800f8d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f8da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f8dc:	2b28      	cmp	r3, #40	; 0x28
 800f8de:	d86b      	bhi.n	800f9b8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800f8e0:	a201      	add	r2, pc, #4	; (adr r2, 800f8e8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800f8e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8e6:	bf00      	nop
 800f8e8:	0800f9c1 	.word	0x0800f9c1
 800f8ec:	0800f9b9 	.word	0x0800f9b9
 800f8f0:	0800f9b9 	.word	0x0800f9b9
 800f8f4:	0800f9b9 	.word	0x0800f9b9
 800f8f8:	0800f9b9 	.word	0x0800f9b9
 800f8fc:	0800f9b9 	.word	0x0800f9b9
 800f900:	0800f9b9 	.word	0x0800f9b9
 800f904:	0800f9b9 	.word	0x0800f9b9
 800f908:	0800f98d 	.word	0x0800f98d
 800f90c:	0800f9b9 	.word	0x0800f9b9
 800f910:	0800f9b9 	.word	0x0800f9b9
 800f914:	0800f9b9 	.word	0x0800f9b9
 800f918:	0800f9b9 	.word	0x0800f9b9
 800f91c:	0800f9b9 	.word	0x0800f9b9
 800f920:	0800f9b9 	.word	0x0800f9b9
 800f924:	0800f9b9 	.word	0x0800f9b9
 800f928:	0800f9a3 	.word	0x0800f9a3
 800f92c:	0800f9b9 	.word	0x0800f9b9
 800f930:	0800f9b9 	.word	0x0800f9b9
 800f934:	0800f9b9 	.word	0x0800f9b9
 800f938:	0800f9b9 	.word	0x0800f9b9
 800f93c:	0800f9b9 	.word	0x0800f9b9
 800f940:	0800f9b9 	.word	0x0800f9b9
 800f944:	0800f9b9 	.word	0x0800f9b9
 800f948:	0800f9c1 	.word	0x0800f9c1
 800f94c:	0800f9b9 	.word	0x0800f9b9
 800f950:	0800f9b9 	.word	0x0800f9b9
 800f954:	0800f9b9 	.word	0x0800f9b9
 800f958:	0800f9b9 	.word	0x0800f9b9
 800f95c:	0800f9b9 	.word	0x0800f9b9
 800f960:	0800f9b9 	.word	0x0800f9b9
 800f964:	0800f9b9 	.word	0x0800f9b9
 800f968:	0800f9c1 	.word	0x0800f9c1
 800f96c:	0800f9b9 	.word	0x0800f9b9
 800f970:	0800f9b9 	.word	0x0800f9b9
 800f974:	0800f9b9 	.word	0x0800f9b9
 800f978:	0800f9b9 	.word	0x0800f9b9
 800f97c:	0800f9b9 	.word	0x0800f9b9
 800f980:	0800f9b9 	.word	0x0800f9b9
 800f984:	0800f9b9 	.word	0x0800f9b9
 800f988:	0800f9c1 	.word	0x0800f9c1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f98c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f990:	3308      	adds	r3, #8
 800f992:	2101      	movs	r1, #1
 800f994:	4618      	mov	r0, r3
 800f996:	f001 fe95 	bl	80116c4 <RCCEx_PLL2_Config>
 800f99a:	4603      	mov	r3, r0
 800f99c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f9a0:	e00f      	b.n	800f9c2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f9a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f9a6:	3328      	adds	r3, #40	; 0x28
 800f9a8:	2101      	movs	r1, #1
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	f001 ff3c 	bl	8011828 <RCCEx_PLL3_Config>
 800f9b0:	4603      	mov	r3, r0
 800f9b2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f9b6:	e004      	b.n	800f9c2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f9b8:	2301      	movs	r3, #1
 800f9ba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800f9be:	e000      	b.n	800f9c2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800f9c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f9c2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d10a      	bne.n	800f9e0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800f9ca:	4bbf      	ldr	r3, [pc, #764]	; (800fcc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f9cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f9ce:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800f9d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f9d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f9d8:	4abb      	ldr	r2, [pc, #748]	; (800fcc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f9da:	430b      	orrs	r3, r1
 800f9dc:	6553      	str	r3, [r2, #84]	; 0x54
 800f9de:	e003      	b.n	800f9e8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f9e0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800f9e4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800f9e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800f9ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f0:	f002 0302 	and.w	r3, r2, #2
 800f9f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800f9f8:	2300      	movs	r3, #0
 800f9fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800f9fe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800fa02:	460b      	mov	r3, r1
 800fa04:	4313      	orrs	r3, r2
 800fa06:	d041      	beq.n	800fa8c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800fa08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fa0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fa0e:	2b05      	cmp	r3, #5
 800fa10:	d824      	bhi.n	800fa5c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800fa12:	a201      	add	r2, pc, #4	; (adr r2, 800fa18 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800fa14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa18:	0800fa65 	.word	0x0800fa65
 800fa1c:	0800fa31 	.word	0x0800fa31
 800fa20:	0800fa47 	.word	0x0800fa47
 800fa24:	0800fa65 	.word	0x0800fa65
 800fa28:	0800fa65 	.word	0x0800fa65
 800fa2c:	0800fa65 	.word	0x0800fa65
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fa30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fa34:	3308      	adds	r3, #8
 800fa36:	2101      	movs	r1, #1
 800fa38:	4618      	mov	r0, r3
 800fa3a:	f001 fe43 	bl	80116c4 <RCCEx_PLL2_Config>
 800fa3e:	4603      	mov	r3, r0
 800fa40:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800fa44:	e00f      	b.n	800fa66 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fa46:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fa4a:	3328      	adds	r3, #40	; 0x28
 800fa4c:	2101      	movs	r1, #1
 800fa4e:	4618      	mov	r0, r3
 800fa50:	f001 feea 	bl	8011828 <RCCEx_PLL3_Config>
 800fa54:	4603      	mov	r3, r0
 800fa56:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800fa5a:	e004      	b.n	800fa66 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fa5c:	2301      	movs	r3, #1
 800fa5e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fa62:	e000      	b.n	800fa66 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800fa64:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fa66:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d10a      	bne.n	800fa84 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800fa6e:	4b96      	ldr	r3, [pc, #600]	; (800fcc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fa70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fa72:	f023 0107 	bic.w	r1, r3, #7
 800fa76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fa7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800fa7c:	4a92      	ldr	r2, [pc, #584]	; (800fcc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fa7e:	430b      	orrs	r3, r1
 800fa80:	6553      	str	r3, [r2, #84]	; 0x54
 800fa82:	e003      	b.n	800fa8c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa84:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fa88:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800fa8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fa90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa94:	f002 0304 	and.w	r3, r2, #4
 800fa98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800faa2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800faa6:	460b      	mov	r3, r1
 800faa8:	4313      	orrs	r3, r2
 800faaa:	d044      	beq.n	800fb36 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800faac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fab0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800fab4:	2b05      	cmp	r3, #5
 800fab6:	d825      	bhi.n	800fb04 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800fab8:	a201      	add	r2, pc, #4	; (adr r2, 800fac0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800faba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fabe:	bf00      	nop
 800fac0:	0800fb0d 	.word	0x0800fb0d
 800fac4:	0800fad9 	.word	0x0800fad9
 800fac8:	0800faef 	.word	0x0800faef
 800facc:	0800fb0d 	.word	0x0800fb0d
 800fad0:	0800fb0d 	.word	0x0800fb0d
 800fad4:	0800fb0d 	.word	0x0800fb0d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fadc:	3308      	adds	r3, #8
 800fade:	2101      	movs	r1, #1
 800fae0:	4618      	mov	r0, r3
 800fae2:	f001 fdef 	bl	80116c4 <RCCEx_PLL2_Config>
 800fae6:	4603      	mov	r3, r0
 800fae8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800faec:	e00f      	b.n	800fb0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800faee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800faf2:	3328      	adds	r3, #40	; 0x28
 800faf4:	2101      	movs	r1, #1
 800faf6:	4618      	mov	r0, r3
 800faf8:	f001 fe96 	bl	8011828 <RCCEx_PLL3_Config>
 800fafc:	4603      	mov	r3, r0
 800fafe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800fb02:	e004      	b.n	800fb0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb04:	2301      	movs	r3, #1
 800fb06:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fb0a:	e000      	b.n	800fb0e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800fb0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb0e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	d10b      	bne.n	800fb2e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800fb16:	4b6c      	ldr	r3, [pc, #432]	; (800fcc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fb18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb1a:	f023 0107 	bic.w	r1, r3, #7
 800fb1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fb22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800fb26:	4a68      	ldr	r2, [pc, #416]	; (800fcc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fb28:	430b      	orrs	r3, r1
 800fb2a:	6593      	str	r3, [r2, #88]	; 0x58
 800fb2c:	e003      	b.n	800fb36 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb2e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fb32:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800fb36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb3e:	f002 0320 	and.w	r3, r2, #32
 800fb42:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800fb46:	2300      	movs	r3, #0
 800fb48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800fb4c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800fb50:	460b      	mov	r3, r1
 800fb52:	4313      	orrs	r3, r2
 800fb54:	d055      	beq.n	800fc02 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800fb56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fb5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fb5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800fb62:	d033      	beq.n	800fbcc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800fb64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800fb68:	d82c      	bhi.n	800fbc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fb6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fb6e:	d02f      	beq.n	800fbd0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800fb70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fb74:	d826      	bhi.n	800fbc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fb76:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800fb7a:	d02b      	beq.n	800fbd4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800fb7c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800fb80:	d820      	bhi.n	800fbc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fb82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800fb86:	d012      	beq.n	800fbae <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800fb88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800fb8c:	d81a      	bhi.n	800fbc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d022      	beq.n	800fbd8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800fb92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800fb96:	d115      	bne.n	800fbc4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fb98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fb9c:	3308      	adds	r3, #8
 800fb9e:	2100      	movs	r1, #0
 800fba0:	4618      	mov	r0, r3
 800fba2:	f001 fd8f 	bl	80116c4 <RCCEx_PLL2_Config>
 800fba6:	4603      	mov	r3, r0
 800fba8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800fbac:	e015      	b.n	800fbda <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fbae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fbb2:	3328      	adds	r3, #40	; 0x28
 800fbb4:	2102      	movs	r1, #2
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	f001 fe36 	bl	8011828 <RCCEx_PLL3_Config>
 800fbbc:	4603      	mov	r3, r0
 800fbbe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800fbc2:	e00a      	b.n	800fbda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fbc4:	2301      	movs	r3, #1
 800fbc6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fbca:	e006      	b.n	800fbda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fbcc:	bf00      	nop
 800fbce:	e004      	b.n	800fbda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fbd0:	bf00      	nop
 800fbd2:	e002      	b.n	800fbda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fbd4:	bf00      	nop
 800fbd6:	e000      	b.n	800fbda <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800fbd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fbda:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d10b      	bne.n	800fbfa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800fbe2:	4b39      	ldr	r3, [pc, #228]	; (800fcc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fbe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fbe6:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800fbea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fbee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800fbf2:	4a35      	ldr	r2, [pc, #212]	; (800fcc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fbf4:	430b      	orrs	r3, r1
 800fbf6:	6553      	str	r3, [r2, #84]	; 0x54
 800fbf8:	e003      	b.n	800fc02 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fbfa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fbfe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800fc02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc0a:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800fc0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800fc12:	2300      	movs	r3, #0
 800fc14:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800fc18:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800fc1c:	460b      	mov	r3, r1
 800fc1e:	4313      	orrs	r3, r2
 800fc20:	d058      	beq.n	800fcd4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800fc22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fc26:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800fc2a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800fc2e:	d033      	beq.n	800fc98 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800fc30:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800fc34:	d82c      	bhi.n	800fc90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fc36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fc3a:	d02f      	beq.n	800fc9c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800fc3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fc40:	d826      	bhi.n	800fc90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fc42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800fc46:	d02b      	beq.n	800fca0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800fc48:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800fc4c:	d820      	bhi.n	800fc90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fc4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fc52:	d012      	beq.n	800fc7a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800fc54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fc58:	d81a      	bhi.n	800fc90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d022      	beq.n	800fca4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800fc5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fc62:	d115      	bne.n	800fc90 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fc64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fc68:	3308      	adds	r3, #8
 800fc6a:	2100      	movs	r1, #0
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	f001 fd29 	bl	80116c4 <RCCEx_PLL2_Config>
 800fc72:	4603      	mov	r3, r0
 800fc74:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800fc78:	e015      	b.n	800fca6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fc7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fc7e:	3328      	adds	r3, #40	; 0x28
 800fc80:	2102      	movs	r1, #2
 800fc82:	4618      	mov	r0, r3
 800fc84:	f001 fdd0 	bl	8011828 <RCCEx_PLL3_Config>
 800fc88:	4603      	mov	r3, r0
 800fc8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800fc8e:	e00a      	b.n	800fca6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fc90:	2301      	movs	r3, #1
 800fc92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fc96:	e006      	b.n	800fca6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fc98:	bf00      	nop
 800fc9a:	e004      	b.n	800fca6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fc9c:	bf00      	nop
 800fc9e:	e002      	b.n	800fca6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fca0:	bf00      	nop
 800fca2:	e000      	b.n	800fca6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800fca4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fca6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d10e      	bne.n	800fccc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800fcae:	4b06      	ldr	r3, [pc, #24]	; (800fcc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fcb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fcb2:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800fcb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fcba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800fcbe:	4a02      	ldr	r2, [pc, #8]	; (800fcc8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800fcc0:	430b      	orrs	r3, r1
 800fcc2:	6593      	str	r3, [r2, #88]	; 0x58
 800fcc4:	e006      	b.n	800fcd4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800fcc6:	bf00      	nop
 800fcc8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fccc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fcd0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800fcd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcdc:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800fce0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800fce4:	2300      	movs	r3, #0
 800fce6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800fcea:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800fcee:	460b      	mov	r3, r1
 800fcf0:	4313      	orrs	r3, r2
 800fcf2:	d055      	beq.n	800fda0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800fcf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fcf8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800fcfc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800fd00:	d033      	beq.n	800fd6a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800fd02:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800fd06:	d82c      	bhi.n	800fd62 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fd08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fd0c:	d02f      	beq.n	800fd6e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800fd0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fd12:	d826      	bhi.n	800fd62 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fd14:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800fd18:	d02b      	beq.n	800fd72 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800fd1a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800fd1e:	d820      	bhi.n	800fd62 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fd20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800fd24:	d012      	beq.n	800fd4c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800fd26:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800fd2a:	d81a      	bhi.n	800fd62 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d022      	beq.n	800fd76 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800fd30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fd34:	d115      	bne.n	800fd62 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fd36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fd3a:	3308      	adds	r3, #8
 800fd3c:	2100      	movs	r1, #0
 800fd3e:	4618      	mov	r0, r3
 800fd40:	f001 fcc0 	bl	80116c4 <RCCEx_PLL2_Config>
 800fd44:	4603      	mov	r3, r0
 800fd46:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800fd4a:	e015      	b.n	800fd78 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fd4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fd50:	3328      	adds	r3, #40	; 0x28
 800fd52:	2102      	movs	r1, #2
 800fd54:	4618      	mov	r0, r3
 800fd56:	f001 fd67 	bl	8011828 <RCCEx_PLL3_Config>
 800fd5a:	4603      	mov	r3, r0
 800fd5c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800fd60:	e00a      	b.n	800fd78 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fd62:	2301      	movs	r3, #1
 800fd64:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fd68:	e006      	b.n	800fd78 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fd6a:	bf00      	nop
 800fd6c:	e004      	b.n	800fd78 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fd6e:	bf00      	nop
 800fd70:	e002      	b.n	800fd78 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fd72:	bf00      	nop
 800fd74:	e000      	b.n	800fd78 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800fd76:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fd78:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d10b      	bne.n	800fd98 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800fd80:	4ba1      	ldr	r3, [pc, #644]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fd82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fd84:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800fd88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fd8c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800fd90:	4a9d      	ldr	r2, [pc, #628]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fd92:	430b      	orrs	r3, r1
 800fd94:	6593      	str	r3, [r2, #88]	; 0x58
 800fd96:	e003      	b.n	800fda0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd98:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fd9c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800fda0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fda4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda8:	f002 0308 	and.w	r3, r2, #8
 800fdac:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800fdb0:	2300      	movs	r3, #0
 800fdb2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800fdb6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800fdba:	460b      	mov	r3, r1
 800fdbc:	4313      	orrs	r3, r2
 800fdbe:	d01e      	beq.n	800fdfe <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800fdc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fdc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fdc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fdcc:	d10c      	bne.n	800fde8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800fdce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fdd2:	3328      	adds	r3, #40	; 0x28
 800fdd4:	2102      	movs	r1, #2
 800fdd6:	4618      	mov	r0, r3
 800fdd8:	f001 fd26 	bl	8011828 <RCCEx_PLL3_Config>
 800fddc:	4603      	mov	r3, r0
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d002      	beq.n	800fde8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800fde2:	2301      	movs	r3, #1
 800fde4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800fde8:	4b87      	ldr	r3, [pc, #540]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fdea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fdec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800fdf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fdf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fdf8:	4a83      	ldr	r2, [pc, #524]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fdfa:	430b      	orrs	r3, r1
 800fdfc:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800fdfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fe02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe06:	f002 0310 	and.w	r3, r2, #16
 800fe0a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800fe0e:	2300      	movs	r3, #0
 800fe10:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800fe14:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800fe18:	460b      	mov	r3, r1
 800fe1a:	4313      	orrs	r3, r2
 800fe1c:	d01e      	beq.n	800fe5c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800fe1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fe22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800fe26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fe2a:	d10c      	bne.n	800fe46 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800fe2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fe30:	3328      	adds	r3, #40	; 0x28
 800fe32:	2102      	movs	r1, #2
 800fe34:	4618      	mov	r0, r3
 800fe36:	f001 fcf7 	bl	8011828 <RCCEx_PLL3_Config>
 800fe3a:	4603      	mov	r3, r0
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d002      	beq.n	800fe46 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800fe40:	2301      	movs	r3, #1
 800fe42:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800fe46:	4b70      	ldr	r3, [pc, #448]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fe48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fe4a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800fe4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fe52:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800fe56:	4a6c      	ldr	r2, [pc, #432]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fe58:	430b      	orrs	r3, r1
 800fe5a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800fe5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fe60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe64:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800fe68:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800fe6c:	2300      	movs	r3, #0
 800fe6e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800fe72:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800fe76:	460b      	mov	r3, r1
 800fe78:	4313      	orrs	r3, r2
 800fe7a:	d03e      	beq.n	800fefa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800fe7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fe80:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800fe84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800fe88:	d022      	beq.n	800fed0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800fe8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800fe8e:	d81b      	bhi.n	800fec8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d003      	beq.n	800fe9c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800fe94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fe98:	d00b      	beq.n	800feb2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800fe9a:	e015      	b.n	800fec8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fe9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fea0:	3308      	adds	r3, #8
 800fea2:	2100      	movs	r1, #0
 800fea4:	4618      	mov	r0, r3
 800fea6:	f001 fc0d 	bl	80116c4 <RCCEx_PLL2_Config>
 800feaa:	4603      	mov	r3, r0
 800feac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800feb0:	e00f      	b.n	800fed2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800feb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800feb6:	3328      	adds	r3, #40	; 0x28
 800feb8:	2102      	movs	r1, #2
 800feba:	4618      	mov	r0, r3
 800febc:	f001 fcb4 	bl	8011828 <RCCEx_PLL3_Config>
 800fec0:	4603      	mov	r3, r0
 800fec2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800fec6:	e004      	b.n	800fed2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fec8:	2301      	movs	r3, #1
 800feca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800fece:	e000      	b.n	800fed2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800fed0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fed2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d10b      	bne.n	800fef2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800feda:	4b4b      	ldr	r3, [pc, #300]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fedc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fede:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800fee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fee6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800feea:	4a47      	ldr	r2, [pc, #284]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800feec:	430b      	orrs	r3, r1
 800feee:	6593      	str	r3, [r2, #88]	; 0x58
 800fef0:	e003      	b.n	800fefa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fef2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800fef6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800fefa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fefe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff02:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800ff06:	67bb      	str	r3, [r7, #120]	; 0x78
 800ff08:	2300      	movs	r3, #0
 800ff0a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ff0c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800ff10:	460b      	mov	r3, r1
 800ff12:	4313      	orrs	r3, r2
 800ff14:	d03b      	beq.n	800ff8e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800ff16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ff1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ff1e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ff22:	d01f      	beq.n	800ff64 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800ff24:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ff28:	d818      	bhi.n	800ff5c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800ff2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ff2e:	d003      	beq.n	800ff38 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800ff30:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ff34:	d007      	beq.n	800ff46 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800ff36:	e011      	b.n	800ff5c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ff38:	4b33      	ldr	r3, [pc, #204]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ff3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ff3c:	4a32      	ldr	r2, [pc, #200]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ff3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ff42:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800ff44:	e00f      	b.n	800ff66 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ff46:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ff4a:	3328      	adds	r3, #40	; 0x28
 800ff4c:	2101      	movs	r1, #1
 800ff4e:	4618      	mov	r0, r3
 800ff50:	f001 fc6a 	bl	8011828 <RCCEx_PLL3_Config>
 800ff54:	4603      	mov	r3, r0
 800ff56:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800ff5a:	e004      	b.n	800ff66 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ff5c:	2301      	movs	r3, #1
 800ff5e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ff62:	e000      	b.n	800ff66 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800ff64:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ff66:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d10b      	bne.n	800ff86 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ff6e:	4b26      	ldr	r3, [pc, #152]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ff70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ff72:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800ff76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ff7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ff7e:	4a22      	ldr	r2, [pc, #136]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ff80:	430b      	orrs	r3, r1
 800ff82:	6553      	str	r3, [r2, #84]	; 0x54
 800ff84:	e003      	b.n	800ff8e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ff86:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ff8a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ff8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ff92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff96:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800ff9a:	673b      	str	r3, [r7, #112]	; 0x70
 800ff9c:	2300      	movs	r3, #0
 800ff9e:	677b      	str	r3, [r7, #116]	; 0x74
 800ffa0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800ffa4:	460b      	mov	r3, r1
 800ffa6:	4313      	orrs	r3, r2
 800ffa8:	d034      	beq.n	8010014 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800ffaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ffae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d003      	beq.n	800ffbc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800ffb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ffb8:	d007      	beq.n	800ffca <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800ffba:	e011      	b.n	800ffe0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ffbc:	4b12      	ldr	r3, [pc, #72]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ffbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffc0:	4a11      	ldr	r2, [pc, #68]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ffc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ffc6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ffc8:	e00e      	b.n	800ffe8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ffca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ffce:	3308      	adds	r3, #8
 800ffd0:	2102      	movs	r1, #2
 800ffd2:	4618      	mov	r0, r3
 800ffd4:	f001 fb76 	bl	80116c4 <RCCEx_PLL2_Config>
 800ffd8:	4603      	mov	r3, r0
 800ffda:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ffde:	e003      	b.n	800ffe8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800ffe0:	2301      	movs	r3, #1
 800ffe2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ffe6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ffe8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d10d      	bne.n	801000c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800fff0:	4b05      	ldr	r3, [pc, #20]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800fff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fff4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800fff8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800fffc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fffe:	4a02      	ldr	r2, [pc, #8]	; (8010008 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010000:	430b      	orrs	r3, r1
 8010002:	64d3      	str	r3, [r2, #76]	; 0x4c
 8010004:	e006      	b.n	8010014 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8010006:	bf00      	nop
 8010008:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801000c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8010010:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8010014:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010018:	e9d3 2300 	ldrd	r2, r3, [r3]
 801001c:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8010020:	66bb      	str	r3, [r7, #104]	; 0x68
 8010022:	2300      	movs	r3, #0
 8010024:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010026:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 801002a:	460b      	mov	r3, r1
 801002c:	4313      	orrs	r3, r2
 801002e:	d00c      	beq.n	801004a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8010030:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010034:	3328      	adds	r3, #40	; 0x28
 8010036:	2102      	movs	r1, #2
 8010038:	4618      	mov	r0, r3
 801003a:	f001 fbf5 	bl	8011828 <RCCEx_PLL3_Config>
 801003e:	4603      	mov	r3, r0
 8010040:	2b00      	cmp	r3, #0
 8010042:	d002      	beq.n	801004a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8010044:	2301      	movs	r3, #1
 8010046:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 801004a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801004e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010052:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8010056:	663b      	str	r3, [r7, #96]	; 0x60
 8010058:	2300      	movs	r3, #0
 801005a:	667b      	str	r3, [r7, #100]	; 0x64
 801005c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8010060:	460b      	mov	r3, r1
 8010062:	4313      	orrs	r3, r2
 8010064:	d038      	beq.n	80100d8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8010066:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801006a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801006e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010072:	d018      	beq.n	80100a6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8010074:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010078:	d811      	bhi.n	801009e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 801007a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801007e:	d014      	beq.n	80100aa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8010080:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010084:	d80b      	bhi.n	801009e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8010086:	2b00      	cmp	r3, #0
 8010088:	d011      	beq.n	80100ae <HAL_RCCEx_PeriphCLKConfig+0x111e>
 801008a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801008e:	d106      	bne.n	801009e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010090:	4bc3      	ldr	r3, [pc, #780]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010094:	4ac2      	ldr	r2, [pc, #776]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010096:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801009a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 801009c:	e008      	b.n	80100b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801009e:	2301      	movs	r3, #1
 80100a0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80100a4:	e004      	b.n	80100b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80100a6:	bf00      	nop
 80100a8:	e002      	b.n	80100b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80100aa:	bf00      	nop
 80100ac:	e000      	b.n	80100b0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80100ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80100b0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d10b      	bne.n	80100d0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80100b8:	4bb9      	ldr	r3, [pc, #740]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80100ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80100bc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80100c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80100c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80100c8:	4ab5      	ldr	r2, [pc, #724]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80100ca:	430b      	orrs	r3, r1
 80100cc:	6553      	str	r3, [r2, #84]	; 0x54
 80100ce:	e003      	b.n	80100d8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80100d0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80100d4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80100d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80100dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100e0:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 80100e4:	65bb      	str	r3, [r7, #88]	; 0x58
 80100e6:	2300      	movs	r3, #0
 80100e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80100ea:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80100ee:	460b      	mov	r3, r1
 80100f0:	4313      	orrs	r3, r2
 80100f2:	d009      	beq.n	8010108 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80100f4:	4baa      	ldr	r3, [pc, #680]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80100f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80100f8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80100fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010100:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010102:	4aa7      	ldr	r2, [pc, #668]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010104:	430b      	orrs	r3, r1
 8010106:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8010108:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801010c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010110:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8010114:	653b      	str	r3, [r7, #80]	; 0x50
 8010116:	2300      	movs	r3, #0
 8010118:	657b      	str	r3, [r7, #84]	; 0x54
 801011a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 801011e:	460b      	mov	r3, r1
 8010120:	4313      	orrs	r3, r2
 8010122:	d00a      	beq.n	801013a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8010124:	4b9e      	ldr	r3, [pc, #632]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010126:	691b      	ldr	r3, [r3, #16]
 8010128:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 801012c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010130:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8010134:	4a9a      	ldr	r2, [pc, #616]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010136:	430b      	orrs	r3, r1
 8010138:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 801013a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801013e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010142:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8010146:	64bb      	str	r3, [r7, #72]	; 0x48
 8010148:	2300      	movs	r3, #0
 801014a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801014c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8010150:	460b      	mov	r3, r1
 8010152:	4313      	orrs	r3, r2
 8010154:	d009      	beq.n	801016a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8010156:	4b92      	ldr	r3, [pc, #584]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010158:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801015a:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 801015e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010162:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010164:	4a8e      	ldr	r2, [pc, #568]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010166:	430b      	orrs	r3, r1
 8010168:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 801016a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801016e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010172:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8010176:	643b      	str	r3, [r7, #64]	; 0x40
 8010178:	2300      	movs	r3, #0
 801017a:	647b      	str	r3, [r7, #68]	; 0x44
 801017c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8010180:	460b      	mov	r3, r1
 8010182:	4313      	orrs	r3, r2
 8010184:	d00e      	beq.n	80101a4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8010186:	4b86      	ldr	r3, [pc, #536]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010188:	691b      	ldr	r3, [r3, #16]
 801018a:	4a85      	ldr	r2, [pc, #532]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801018c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8010190:	6113      	str	r3, [r2, #16]
 8010192:	4b83      	ldr	r3, [pc, #524]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010194:	6919      	ldr	r1, [r3, #16]
 8010196:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801019a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 801019e:	4a80      	ldr	r2, [pc, #512]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80101a0:	430b      	orrs	r3, r1
 80101a2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80101a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80101a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ac:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 80101b0:	63bb      	str	r3, [r7, #56]	; 0x38
 80101b2:	2300      	movs	r3, #0
 80101b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80101b6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 80101ba:	460b      	mov	r3, r1
 80101bc:	4313      	orrs	r3, r2
 80101be:	d009      	beq.n	80101d4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80101c0:	4b77      	ldr	r3, [pc, #476]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80101c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80101c4:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80101c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80101cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80101ce:	4a74      	ldr	r2, [pc, #464]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80101d0:	430b      	orrs	r3, r1
 80101d2:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80101d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80101d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101dc:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80101e0:	633b      	str	r3, [r7, #48]	; 0x30
 80101e2:	2300      	movs	r3, #0
 80101e4:	637b      	str	r3, [r7, #52]	; 0x34
 80101e6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80101ea:	460b      	mov	r3, r1
 80101ec:	4313      	orrs	r3, r2
 80101ee:	d00a      	beq.n	8010206 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80101f0:	4b6b      	ldr	r3, [pc, #428]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80101f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80101f4:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 80101f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80101fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010200:	4a67      	ldr	r2, [pc, #412]	; (80103a0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010202:	430b      	orrs	r3, r1
 8010204:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8010206:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801020a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801020e:	2100      	movs	r1, #0
 8010210:	62b9      	str	r1, [r7, #40]	; 0x28
 8010212:	f003 0301 	and.w	r3, r3, #1
 8010216:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010218:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 801021c:	460b      	mov	r3, r1
 801021e:	4313      	orrs	r3, r2
 8010220:	d011      	beq.n	8010246 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010222:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010226:	3308      	adds	r3, #8
 8010228:	2100      	movs	r1, #0
 801022a:	4618      	mov	r0, r3
 801022c:	f001 fa4a 	bl	80116c4 <RCCEx_PLL2_Config>
 8010230:	4603      	mov	r3, r0
 8010232:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8010236:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 801023a:	2b00      	cmp	r3, #0
 801023c:	d003      	beq.n	8010246 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801023e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8010242:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8010246:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801024a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801024e:	2100      	movs	r1, #0
 8010250:	6239      	str	r1, [r7, #32]
 8010252:	f003 0302 	and.w	r3, r3, #2
 8010256:	627b      	str	r3, [r7, #36]	; 0x24
 8010258:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 801025c:	460b      	mov	r3, r1
 801025e:	4313      	orrs	r3, r2
 8010260:	d011      	beq.n	8010286 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8010262:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010266:	3308      	adds	r3, #8
 8010268:	2101      	movs	r1, #1
 801026a:	4618      	mov	r0, r3
 801026c:	f001 fa2a 	bl	80116c4 <RCCEx_PLL2_Config>
 8010270:	4603      	mov	r3, r0
 8010272:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8010276:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 801027a:	2b00      	cmp	r3, #0
 801027c:	d003      	beq.n	8010286 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801027e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8010282:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8010286:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801028a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801028e:	2100      	movs	r1, #0
 8010290:	61b9      	str	r1, [r7, #24]
 8010292:	f003 0304 	and.w	r3, r3, #4
 8010296:	61fb      	str	r3, [r7, #28]
 8010298:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 801029c:	460b      	mov	r3, r1
 801029e:	4313      	orrs	r3, r2
 80102a0:	d011      	beq.n	80102c6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80102a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80102a6:	3308      	adds	r3, #8
 80102a8:	2102      	movs	r1, #2
 80102aa:	4618      	mov	r0, r3
 80102ac:	f001 fa0a 	bl	80116c4 <RCCEx_PLL2_Config>
 80102b0:	4603      	mov	r3, r0
 80102b2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80102b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d003      	beq.n	80102c6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80102be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80102c2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80102c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80102ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102ce:	2100      	movs	r1, #0
 80102d0:	6139      	str	r1, [r7, #16]
 80102d2:	f003 0308 	and.w	r3, r3, #8
 80102d6:	617b      	str	r3, [r7, #20]
 80102d8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80102dc:	460b      	mov	r3, r1
 80102de:	4313      	orrs	r3, r2
 80102e0:	d011      	beq.n	8010306 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80102e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80102e6:	3328      	adds	r3, #40	; 0x28
 80102e8:	2100      	movs	r1, #0
 80102ea:	4618      	mov	r0, r3
 80102ec:	f001 fa9c 	bl	8011828 <RCCEx_PLL3_Config>
 80102f0:	4603      	mov	r3, r0
 80102f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 80102f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d003      	beq.n	8010306 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80102fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8010302:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8010306:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801030a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801030e:	2100      	movs	r1, #0
 8010310:	60b9      	str	r1, [r7, #8]
 8010312:	f003 0310 	and.w	r3, r3, #16
 8010316:	60fb      	str	r3, [r7, #12]
 8010318:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801031c:	460b      	mov	r3, r1
 801031e:	4313      	orrs	r3, r2
 8010320:	d011      	beq.n	8010346 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010322:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010326:	3328      	adds	r3, #40	; 0x28
 8010328:	2101      	movs	r1, #1
 801032a:	4618      	mov	r0, r3
 801032c:	f001 fa7c 	bl	8011828 <RCCEx_PLL3_Config>
 8010330:	4603      	mov	r3, r0
 8010332:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8010336:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 801033a:	2b00      	cmp	r3, #0
 801033c:	d003      	beq.n	8010346 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801033e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8010342:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8010346:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 801034a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801034e:	2100      	movs	r1, #0
 8010350:	6039      	str	r1, [r7, #0]
 8010352:	f003 0320 	and.w	r3, r3, #32
 8010356:	607b      	str	r3, [r7, #4]
 8010358:	e9d7 1200 	ldrd	r1, r2, [r7]
 801035c:	460b      	mov	r3, r1
 801035e:	4313      	orrs	r3, r2
 8010360:	d011      	beq.n	8010386 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010362:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8010366:	3328      	adds	r3, #40	; 0x28
 8010368:	2102      	movs	r1, #2
 801036a:	4618      	mov	r0, r3
 801036c:	f001 fa5c 	bl	8011828 <RCCEx_PLL3_Config>
 8010370:	4603      	mov	r3, r0
 8010372:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8010376:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 801037a:	2b00      	cmp	r3, #0
 801037c:	d003      	beq.n	8010386 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801037e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8010382:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8010386:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 801038a:	2b00      	cmp	r3, #0
 801038c:	d101      	bne.n	8010392 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 801038e:	2300      	movs	r3, #0
 8010390:	e000      	b.n	8010394 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8010392:	2301      	movs	r3, #1
}
 8010394:	4618      	mov	r0, r3
 8010396:	f507 7794 	add.w	r7, r7, #296	; 0x128
 801039a:	46bd      	mov	sp, r7
 801039c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80103a0:	58024400 	.word	0x58024400

080103a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80103a4:	b580      	push	{r7, lr}
 80103a6:	b090      	sub	sp, #64	; 0x40
 80103a8:	af00      	add	r7, sp, #0
 80103aa:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80103ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80103b2:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 80103b6:	430b      	orrs	r3, r1
 80103b8:	f040 8094 	bne.w	80104e4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80103bc:	4b9e      	ldr	r3, [pc, #632]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80103be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80103c0:	f003 0307 	and.w	r3, r3, #7
 80103c4:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80103c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103c8:	2b04      	cmp	r3, #4
 80103ca:	f200 8087 	bhi.w	80104dc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80103ce:	a201      	add	r2, pc, #4	; (adr r2, 80103d4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80103d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103d4:	080103e9 	.word	0x080103e9
 80103d8:	08010411 	.word	0x08010411
 80103dc:	08010439 	.word	0x08010439
 80103e0:	080104d5 	.word	0x080104d5
 80103e4:	08010461 	.word	0x08010461
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80103e8:	4b93      	ldr	r3, [pc, #588]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80103f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80103f4:	d108      	bne.n	8010408 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80103f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80103fa:	4618      	mov	r0, r3
 80103fc:	f001 f810 	bl	8011420 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010402:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010404:	f000 bd45 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010408:	2300      	movs	r3, #0
 801040a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801040c:	f000 bd41 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010410:	4b89      	ldr	r3, [pc, #548]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010418:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801041c:	d108      	bne.n	8010430 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801041e:	f107 0318 	add.w	r3, r7, #24
 8010422:	4618      	mov	r0, r3
 8010424:	f000 fd54 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010428:	69bb      	ldr	r3, [r7, #24]
 801042a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801042c:	f000 bd31 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010430:	2300      	movs	r3, #0
 8010432:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010434:	f000 bd2d 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010438:	4b7f      	ldr	r3, [pc, #508]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801043a:	681b      	ldr	r3, [r3, #0]
 801043c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010440:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010444:	d108      	bne.n	8010458 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010446:	f107 030c 	add.w	r3, r7, #12
 801044a:	4618      	mov	r0, r3
 801044c:	f000 fe94 	bl	8011178 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010454:	f000 bd1d 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010458:	2300      	movs	r3, #0
 801045a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801045c:	f000 bd19 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010460:	4b75      	ldr	r3, [pc, #468]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010464:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010468:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801046a:	4b73      	ldr	r3, [pc, #460]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801046c:	681b      	ldr	r3, [r3, #0]
 801046e:	f003 0304 	and.w	r3, r3, #4
 8010472:	2b04      	cmp	r3, #4
 8010474:	d10c      	bne.n	8010490 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8010476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010478:	2b00      	cmp	r3, #0
 801047a:	d109      	bne.n	8010490 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801047c:	4b6e      	ldr	r3, [pc, #440]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	08db      	lsrs	r3, r3, #3
 8010482:	f003 0303 	and.w	r3, r3, #3
 8010486:	4a6d      	ldr	r2, [pc, #436]	; (801063c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8010488:	fa22 f303 	lsr.w	r3, r2, r3
 801048c:	63fb      	str	r3, [r7, #60]	; 0x3c
 801048e:	e01f      	b.n	80104d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010490:	4b69      	ldr	r3, [pc, #420]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801049c:	d106      	bne.n	80104ac <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 801049e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80104a4:	d102      	bne.n	80104ac <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80104a6:	4b66      	ldr	r3, [pc, #408]	; (8010640 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80104a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80104aa:	e011      	b.n	80104d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80104ac:	4b62      	ldr	r3, [pc, #392]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80104b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80104b8:	d106      	bne.n	80104c8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80104ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80104bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80104c0:	d102      	bne.n	80104c8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80104c2:	4b60      	ldr	r3, [pc, #384]	; (8010644 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80104c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80104c6:	e003      	b.n	80104d0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80104c8:	2300      	movs	r3, #0
 80104ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80104cc:	f000 bce1 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80104d0:	f000 bcdf 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80104d4:	4b5c      	ldr	r3, [pc, #368]	; (8010648 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80104d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80104d8:	f000 bcdb 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80104dc:	2300      	movs	r3, #0
 80104de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80104e0:	f000 bcd7 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80104e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80104e8:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 80104ec:	430b      	orrs	r3, r1
 80104ee:	f040 80ad 	bne.w	801064c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80104f2:	4b51      	ldr	r3, [pc, #324]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80104f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80104f6:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 80104fa:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80104fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010502:	d056      	beq.n	80105b2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8010504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010506:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801050a:	f200 8090 	bhi.w	801062e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801050e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010510:	2bc0      	cmp	r3, #192	; 0xc0
 8010512:	f000 8088 	beq.w	8010626 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8010516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010518:	2bc0      	cmp	r3, #192	; 0xc0
 801051a:	f200 8088 	bhi.w	801062e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801051e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010520:	2b80      	cmp	r3, #128	; 0x80
 8010522:	d032      	beq.n	801058a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8010524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010526:	2b80      	cmp	r3, #128	; 0x80
 8010528:	f200 8081 	bhi.w	801062e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801052c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801052e:	2b00      	cmp	r3, #0
 8010530:	d003      	beq.n	801053a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8010532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010534:	2b40      	cmp	r3, #64	; 0x40
 8010536:	d014      	beq.n	8010562 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8010538:	e079      	b.n	801062e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801053a:	4b3f      	ldr	r3, [pc, #252]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010542:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010546:	d108      	bne.n	801055a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010548:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801054c:	4618      	mov	r0, r3
 801054e:	f000 ff67 	bl	8011420 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010554:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010556:	f000 bc9c 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801055a:	2300      	movs	r3, #0
 801055c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801055e:	f000 bc98 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010562:	4b35      	ldr	r3, [pc, #212]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801056a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801056e:	d108      	bne.n	8010582 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010570:	f107 0318 	add.w	r3, r7, #24
 8010574:	4618      	mov	r0, r3
 8010576:	f000 fcab 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801057a:	69bb      	ldr	r3, [r7, #24]
 801057c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801057e:	f000 bc88 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010582:	2300      	movs	r3, #0
 8010584:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010586:	f000 bc84 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801058a:	4b2b      	ldr	r3, [pc, #172]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010592:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010596:	d108      	bne.n	80105aa <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010598:	f107 030c 	add.w	r3, r7, #12
 801059c:	4618      	mov	r0, r3
 801059e:	f000 fdeb 	bl	8011178 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80105a6:	f000 bc74 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80105aa:	2300      	movs	r3, #0
 80105ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80105ae:	f000 bc70 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80105b2:	4b21      	ldr	r3, [pc, #132]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80105b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80105b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80105ba:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80105bc:	4b1e      	ldr	r3, [pc, #120]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	f003 0304 	and.w	r3, r3, #4
 80105c4:	2b04      	cmp	r3, #4
 80105c6:	d10c      	bne.n	80105e2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80105c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d109      	bne.n	80105e2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80105ce:	4b1a      	ldr	r3, [pc, #104]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	08db      	lsrs	r3, r3, #3
 80105d4:	f003 0303 	and.w	r3, r3, #3
 80105d8:	4a18      	ldr	r2, [pc, #96]	; (801063c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80105da:	fa22 f303 	lsr.w	r3, r2, r3
 80105de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80105e0:	e01f      	b.n	8010622 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80105e2:	4b15      	ldr	r3, [pc, #84]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80105ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80105ee:	d106      	bne.n	80105fe <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80105f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80105f6:	d102      	bne.n	80105fe <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80105f8:	4b11      	ldr	r3, [pc, #68]	; (8010640 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80105fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80105fc:	e011      	b.n	8010622 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80105fe:	4b0e      	ldr	r3, [pc, #56]	; (8010638 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010606:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801060a:	d106      	bne.n	801061a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 801060c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801060e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010612:	d102      	bne.n	801061a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010614:	4b0b      	ldr	r3, [pc, #44]	; (8010644 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8010616:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010618:	e003      	b.n	8010622 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801061a:	2300      	movs	r3, #0
 801061c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 801061e:	f000 bc38 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010622:	f000 bc36 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010626:	4b08      	ldr	r3, [pc, #32]	; (8010648 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8010628:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801062a:	f000 bc32 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801062e:	2300      	movs	r3, #0
 8010630:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010632:	f000 bc2e 	b.w	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010636:	bf00      	nop
 8010638:	58024400 	.word	0x58024400
 801063c:	03d09000 	.word	0x03d09000
 8010640:	003d0900 	.word	0x003d0900
 8010644:	017d7840 	.word	0x017d7840
 8010648:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 801064c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010650:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8010654:	430b      	orrs	r3, r1
 8010656:	f040 809c 	bne.w	8010792 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 801065a:	4b9e      	ldr	r3, [pc, #632]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801065c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801065e:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8010662:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8010664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010666:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801066a:	d054      	beq.n	8010716 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 801066c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801066e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8010672:	f200 808b 	bhi.w	801078c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8010676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010678:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 801067c:	f000 8083 	beq.w	8010786 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8010680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010682:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8010686:	f200 8081 	bhi.w	801078c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 801068a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801068c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010690:	d02f      	beq.n	80106f2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8010692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010694:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8010698:	d878      	bhi.n	801078c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 801069a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801069c:	2b00      	cmp	r3, #0
 801069e:	d004      	beq.n	80106aa <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80106a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106a2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80106a6:	d012      	beq.n	80106ce <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80106a8:	e070      	b.n	801078c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80106aa:	4b8a      	ldr	r3, [pc, #552]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80106b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80106b6:	d107      	bne.n	80106c8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80106b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80106bc:	4618      	mov	r0, r3
 80106be:	f000 feaf 	bl	8011420 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80106c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80106c6:	e3e4      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80106c8:	2300      	movs	r3, #0
 80106ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80106cc:	e3e1      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80106ce:	4b81      	ldr	r3, [pc, #516]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80106d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80106da:	d107      	bne.n	80106ec <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80106dc:	f107 0318 	add.w	r3, r7, #24
 80106e0:	4618      	mov	r0, r3
 80106e2:	f000 fbf5 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80106e6:	69bb      	ldr	r3, [r7, #24]
 80106e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80106ea:	e3d2      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80106ec:	2300      	movs	r3, #0
 80106ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80106f0:	e3cf      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80106f2:	4b78      	ldr	r3, [pc, #480]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80106f4:	681b      	ldr	r3, [r3, #0]
 80106f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80106fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80106fe:	d107      	bne.n	8010710 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010700:	f107 030c 	add.w	r3, r7, #12
 8010704:	4618      	mov	r0, r3
 8010706:	f000 fd37 	bl	8011178 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 801070a:	68fb      	ldr	r3, [r7, #12]
 801070c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801070e:	e3c0      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010710:	2300      	movs	r3, #0
 8010712:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010714:	e3bd      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010716:	4b6f      	ldr	r3, [pc, #444]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801071a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 801071e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010720:	4b6c      	ldr	r3, [pc, #432]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	f003 0304 	and.w	r3, r3, #4
 8010728:	2b04      	cmp	r3, #4
 801072a:	d10c      	bne.n	8010746 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 801072c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801072e:	2b00      	cmp	r3, #0
 8010730:	d109      	bne.n	8010746 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010732:	4b68      	ldr	r3, [pc, #416]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	08db      	lsrs	r3, r3, #3
 8010738:	f003 0303 	and.w	r3, r3, #3
 801073c:	4a66      	ldr	r2, [pc, #408]	; (80108d8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 801073e:	fa22 f303 	lsr.w	r3, r2, r3
 8010742:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010744:	e01e      	b.n	8010784 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010746:	4b63      	ldr	r3, [pc, #396]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801074e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010752:	d106      	bne.n	8010762 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8010754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010756:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801075a:	d102      	bne.n	8010762 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801075c:	4b5f      	ldr	r3, [pc, #380]	; (80108dc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 801075e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010760:	e010      	b.n	8010784 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010762:	4b5c      	ldr	r3, [pc, #368]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801076a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801076e:	d106      	bne.n	801077e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8010770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010772:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010776:	d102      	bne.n	801077e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010778:	4b59      	ldr	r3, [pc, #356]	; (80108e0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 801077a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801077c:	e002      	b.n	8010784 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801077e:	2300      	movs	r3, #0
 8010780:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8010782:	e386      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010784:	e385      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010786:	4b57      	ldr	r3, [pc, #348]	; (80108e4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8010788:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801078a:	e382      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 801078c:	2300      	movs	r3, #0
 801078e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010790:	e37f      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8010792:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010796:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 801079a:	430b      	orrs	r3, r1
 801079c:	f040 80a7 	bne.w	80108ee <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80107a0:	4b4c      	ldr	r3, [pc, #304]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80107a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80107a4:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80107a8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80107aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80107b0:	d055      	beq.n	801085e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80107b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80107b8:	f200 8096 	bhi.w	80108e8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80107bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107be:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80107c2:	f000 8084 	beq.w	80108ce <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80107c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107c8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80107cc:	f200 808c 	bhi.w	80108e8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80107d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80107d6:	d030      	beq.n	801083a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80107d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80107de:	f200 8083 	bhi.w	80108e8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80107e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d004      	beq.n	80107f2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80107e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80107ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80107ee:	d012      	beq.n	8010816 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80107f0:	e07a      	b.n	80108e8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80107f2:	4b38      	ldr	r3, [pc, #224]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80107fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80107fe:	d107      	bne.n	8010810 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010800:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010804:	4618      	mov	r0, r3
 8010806:	f000 fe0b 	bl	8011420 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801080a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801080c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801080e:	e340      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010810:	2300      	movs	r3, #0
 8010812:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010814:	e33d      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010816:	4b2f      	ldr	r3, [pc, #188]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010818:	681b      	ldr	r3, [r3, #0]
 801081a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801081e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010822:	d107      	bne.n	8010834 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010824:	f107 0318 	add.w	r3, r7, #24
 8010828:	4618      	mov	r0, r3
 801082a:	f000 fb51 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801082e:	69bb      	ldr	r3, [r7, #24]
 8010830:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010832:	e32e      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010834:	2300      	movs	r3, #0
 8010836:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010838:	e32b      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801083a:	4b26      	ldr	r3, [pc, #152]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010842:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010846:	d107      	bne.n	8010858 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010848:	f107 030c 	add.w	r3, r7, #12
 801084c:	4618      	mov	r0, r3
 801084e:	f000 fc93 	bl	8011178 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010856:	e31c      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010858:	2300      	movs	r3, #0
 801085a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801085c:	e319      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 801085e:	4b1d      	ldr	r3, [pc, #116]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010862:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010866:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010868:	4b1a      	ldr	r3, [pc, #104]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	f003 0304 	and.w	r3, r3, #4
 8010870:	2b04      	cmp	r3, #4
 8010872:	d10c      	bne.n	801088e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8010874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010876:	2b00      	cmp	r3, #0
 8010878:	d109      	bne.n	801088e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801087a:	4b16      	ldr	r3, [pc, #88]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	08db      	lsrs	r3, r3, #3
 8010880:	f003 0303 	and.w	r3, r3, #3
 8010884:	4a14      	ldr	r2, [pc, #80]	; (80108d8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8010886:	fa22 f303 	lsr.w	r3, r2, r3
 801088a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801088c:	e01e      	b.n	80108cc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 801088e:	4b11      	ldr	r3, [pc, #68]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010896:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801089a:	d106      	bne.n	80108aa <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 801089c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801089e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80108a2:	d102      	bne.n	80108aa <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80108a4:	4b0d      	ldr	r3, [pc, #52]	; (80108dc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80108a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80108a8:	e010      	b.n	80108cc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80108aa:	4b0a      	ldr	r3, [pc, #40]	; (80108d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80108b2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80108b6:	d106      	bne.n	80108c6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80108b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80108ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80108be:	d102      	bne.n	80108c6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80108c0:	4b07      	ldr	r3, [pc, #28]	; (80108e0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80108c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80108c4:	e002      	b.n	80108cc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80108c6:	2300      	movs	r3, #0
 80108c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80108ca:	e2e2      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80108cc:	e2e1      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80108ce:	4b05      	ldr	r3, [pc, #20]	; (80108e4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80108d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80108d2:	e2de      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80108d4:	58024400 	.word	0x58024400
 80108d8:	03d09000 	.word	0x03d09000
 80108dc:	003d0900 	.word	0x003d0900
 80108e0:	017d7840 	.word	0x017d7840
 80108e4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80108e8:	2300      	movs	r3, #0
 80108ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80108ec:	e2d1      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80108ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80108f2:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 80108f6:	430b      	orrs	r3, r1
 80108f8:	f040 809c 	bne.w	8010a34 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80108fc:	4b93      	ldr	r3, [pc, #588]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80108fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010900:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8010904:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8010906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010908:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801090c:	d054      	beq.n	80109b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 801090e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010910:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8010914:	f200 808b 	bhi.w	8010a2e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8010918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801091a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 801091e:	f000 8083 	beq.w	8010a28 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8010922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010924:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8010928:	f200 8081 	bhi.w	8010a2e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 801092c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801092e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010932:	d02f      	beq.n	8010994 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8010934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010936:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801093a:	d878      	bhi.n	8010a2e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 801093c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801093e:	2b00      	cmp	r3, #0
 8010940:	d004      	beq.n	801094c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8010942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010944:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010948:	d012      	beq.n	8010970 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 801094a:	e070      	b.n	8010a2e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801094c:	4b7f      	ldr	r3, [pc, #508]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 801094e:	681b      	ldr	r3, [r3, #0]
 8010950:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010954:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010958:	d107      	bne.n	801096a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801095a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801095e:	4618      	mov	r0, r3
 8010960:	f000 fd5e 	bl	8011420 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010966:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010968:	e293      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801096a:	2300      	movs	r3, #0
 801096c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801096e:	e290      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010970:	4b76      	ldr	r3, [pc, #472]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010978:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801097c:	d107      	bne.n	801098e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801097e:	f107 0318 	add.w	r3, r7, #24
 8010982:	4618      	mov	r0, r3
 8010984:	f000 faa4 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010988:	69bb      	ldr	r3, [r7, #24]
 801098a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801098c:	e281      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801098e:	2300      	movs	r3, #0
 8010990:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010992:	e27e      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010994:	4b6d      	ldr	r3, [pc, #436]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801099c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80109a0:	d107      	bne.n	80109b2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80109a2:	f107 030c 	add.w	r3, r7, #12
 80109a6:	4618      	mov	r0, r3
 80109a8:	f000 fbe6 	bl	8011178 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80109b0:	e26f      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80109b2:	2300      	movs	r3, #0
 80109b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80109b6:	e26c      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80109b8:	4b64      	ldr	r3, [pc, #400]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80109ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80109bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80109c0:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80109c2:	4b62      	ldr	r3, [pc, #392]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	f003 0304 	and.w	r3, r3, #4
 80109ca:	2b04      	cmp	r3, #4
 80109cc:	d10c      	bne.n	80109e8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80109ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d109      	bne.n	80109e8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80109d4:	4b5d      	ldr	r3, [pc, #372]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	08db      	lsrs	r3, r3, #3
 80109da:	f003 0303 	and.w	r3, r3, #3
 80109de:	4a5c      	ldr	r2, [pc, #368]	; (8010b50 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80109e0:	fa22 f303 	lsr.w	r3, r2, r3
 80109e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80109e6:	e01e      	b.n	8010a26 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80109e8:	4b58      	ldr	r3, [pc, #352]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80109f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80109f4:	d106      	bne.n	8010a04 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 80109f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80109f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80109fc:	d102      	bne.n	8010a04 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80109fe:	4b55      	ldr	r3, [pc, #340]	; (8010b54 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010a00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010a02:	e010      	b.n	8010a26 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010a04:	4b51      	ldr	r3, [pc, #324]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010a0c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010a10:	d106      	bne.n	8010a20 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8010a12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010a18:	d102      	bne.n	8010a20 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010a1a:	4b4f      	ldr	r3, [pc, #316]	; (8010b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8010a1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010a1e:	e002      	b.n	8010a26 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010a20:	2300      	movs	r3, #0
 8010a22:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8010a24:	e235      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010a26:	e234      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8010a28:	4b4c      	ldr	r3, [pc, #304]	; (8010b5c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8010a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010a2c:	e231      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010a2e:	2300      	movs	r3, #0
 8010a30:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010a32:	e22e      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8010a34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a38:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8010a3c:	430b      	orrs	r3, r1
 8010a3e:	f040 808f 	bne.w	8010b60 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8010a42:	4b42      	ldr	r3, [pc, #264]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010a44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010a46:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8010a4a:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 8010a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8010a52:	d06b      	beq.n	8010b2c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8010a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8010a5a:	d874      	bhi.n	8010b46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a5e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010a62:	d056      	beq.n	8010b12 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8010a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a66:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8010a6a:	d86c      	bhi.n	8010b46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a6e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8010a72:	d03b      	beq.n	8010aec <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8010a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a76:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8010a7a:	d864      	bhi.n	8010b46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010a7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a7e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010a82:	d021      	beq.n	8010ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8010a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a86:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010a8a:	d85c      	bhi.n	8010b46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8010a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d004      	beq.n	8010a9c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8010a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010a98:	d004      	beq.n	8010aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8010a9a:	e054      	b.n	8010b46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8010a9c:	f7fe fa0a 	bl	800eeb4 <HAL_RCC_GetPCLK1Freq>
 8010aa0:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010aa2:	e1f6      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010aa4:	4b29      	ldr	r3, [pc, #164]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010aac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010ab0:	d107      	bne.n	8010ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010ab2:	f107 0318 	add.w	r3, r7, #24
 8010ab6:	4618      	mov	r0, r3
 8010ab8:	f000 fa0a 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010abc:	69fb      	ldr	r3, [r7, #28]
 8010abe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ac0:	e1e7      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010ac6:	e1e4      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010ac8:	4b20      	ldr	r3, [pc, #128]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010ad0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010ad4:	d107      	bne.n	8010ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010ad6:	f107 030c 	add.w	r3, r7, #12
 8010ada:	4618      	mov	r0, r3
 8010adc:	f000 fb4c 	bl	8011178 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010ae0:	693b      	ldr	r3, [r7, #16]
 8010ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010ae4:	e1d5      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010ae6:	2300      	movs	r3, #0
 8010ae8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010aea:	e1d2      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010aec:	4b17      	ldr	r3, [pc, #92]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	f003 0304 	and.w	r3, r3, #4
 8010af4:	2b04      	cmp	r3, #4
 8010af6:	d109      	bne.n	8010b0c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010af8:	4b14      	ldr	r3, [pc, #80]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	08db      	lsrs	r3, r3, #3
 8010afe:	f003 0303 	and.w	r3, r3, #3
 8010b02:	4a13      	ldr	r2, [pc, #76]	; (8010b50 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8010b04:	fa22 f303 	lsr.w	r3, r2, r3
 8010b08:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b0a:	e1c2      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010b0c:	2300      	movs	r3, #0
 8010b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010b10:	e1bf      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8010b12:	4b0e      	ldr	r3, [pc, #56]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010b1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010b1e:	d102      	bne.n	8010b26 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8010b20:	4b0c      	ldr	r3, [pc, #48]	; (8010b54 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8010b22:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b24:	e1b5      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010b26:	2300      	movs	r3, #0
 8010b28:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010b2a:	e1b2      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010b2c:	4b07      	ldr	r3, [pc, #28]	; (8010b4c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010b34:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010b38:	d102      	bne.n	8010b40 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8010b3a:	4b07      	ldr	r3, [pc, #28]	; (8010b58 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8010b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010b3e:	e1a8      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010b40:	2300      	movs	r3, #0
 8010b42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010b44:	e1a5      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010b46:	2300      	movs	r3, #0
 8010b48:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010b4a:	e1a2      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010b4c:	58024400 	.word	0x58024400
 8010b50:	03d09000 	.word	0x03d09000
 8010b54:	003d0900 	.word	0x003d0900
 8010b58:	017d7840 	.word	0x017d7840
 8010b5c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8010b60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010b64:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 8010b68:	430b      	orrs	r3, r1
 8010b6a:	d173      	bne.n	8010c54 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8010b6c:	4b9c      	ldr	r3, [pc, #624]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010b70:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8010b74:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8010b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b78:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010b7c:	d02f      	beq.n	8010bde <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8010b7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010b84:	d863      	bhi.n	8010c4e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8010b86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d004      	beq.n	8010b96 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8010b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010b92:	d012      	beq.n	8010bba <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8010b94:	e05b      	b.n	8010c4e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010b96:	4b92      	ldr	r3, [pc, #584]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010b9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010ba2:	d107      	bne.n	8010bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010ba4:	f107 0318 	add.w	r3, r7, #24
 8010ba8:	4618      	mov	r0, r3
 8010baa:	f000 f991 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8010bae:	69bb      	ldr	r3, [r7, #24]
 8010bb0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010bb2:	e16e      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010bb8:	e16b      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010bba:	4b89      	ldr	r3, [pc, #548]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010bc2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010bc6:	d107      	bne.n	8010bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010bc8:	f107 030c 	add.w	r3, r7, #12
 8010bcc:	4618      	mov	r0, r3
 8010bce:	f000 fad3 	bl	8011178 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8010bd2:	697b      	ldr	r3, [r7, #20]
 8010bd4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010bd6:	e15c      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010bd8:	2300      	movs	r3, #0
 8010bda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010bdc:	e159      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8010bde:	4b80      	ldr	r3, [pc, #512]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010be2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010be6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8010be8:	4b7d      	ldr	r3, [pc, #500]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	f003 0304 	and.w	r3, r3, #4
 8010bf0:	2b04      	cmp	r3, #4
 8010bf2:	d10c      	bne.n	8010c0e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8010bf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d109      	bne.n	8010c0e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010bfa:	4b79      	ldr	r3, [pc, #484]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	08db      	lsrs	r3, r3, #3
 8010c00:	f003 0303 	and.w	r3, r3, #3
 8010c04:	4a77      	ldr	r2, [pc, #476]	; (8010de4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8010c06:	fa22 f303 	lsr.w	r3, r2, r3
 8010c0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010c0c:	e01e      	b.n	8010c4c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8010c0e:	4b74      	ldr	r3, [pc, #464]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010c10:	681b      	ldr	r3, [r3, #0]
 8010c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010c16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010c1a:	d106      	bne.n	8010c2a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8010c1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010c1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010c22:	d102      	bne.n	8010c2a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8010c24:	4b70      	ldr	r3, [pc, #448]	; (8010de8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8010c26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010c28:	e010      	b.n	8010c4c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8010c2a:	4b6d      	ldr	r3, [pc, #436]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010c32:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010c36:	d106      	bne.n	8010c46 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8010c38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010c3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010c3e:	d102      	bne.n	8010c46 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8010c40:	4b6a      	ldr	r3, [pc, #424]	; (8010dec <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8010c42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010c44:	e002      	b.n	8010c4c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8010c46:	2300      	movs	r3, #0
 8010c48:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8010c4a:	e122      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010c4c:	e121      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8010c4e:	2300      	movs	r3, #0
 8010c50:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010c52:	e11e      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8010c54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010c58:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 8010c5c:	430b      	orrs	r3, r1
 8010c5e:	d133      	bne.n	8010cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8010c60:	4b5f      	ldr	r3, [pc, #380]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010c62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010c68:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8010c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d004      	beq.n	8010c7a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8010c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010c76:	d012      	beq.n	8010c9e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8010c78:	e023      	b.n	8010cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010c7a:	4b59      	ldr	r3, [pc, #356]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010c82:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010c86:	d107      	bne.n	8010c98 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010c88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010c8c:	4618      	mov	r0, r3
 8010c8e:	f000 fbc7 	bl	8011420 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c94:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010c96:	e0fc      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010c98:	2300      	movs	r3, #0
 8010c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010c9c:	e0f9      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010c9e:	4b50      	ldr	r3, [pc, #320]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010ca6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010caa:	d107      	bne.n	8010cbc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010cac:	f107 0318 	add.w	r3, r7, #24
 8010cb0:	4618      	mov	r0, r3
 8010cb2:	f000 f90d 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8010cb6:	6a3b      	ldr	r3, [r7, #32]
 8010cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010cba:	e0ea      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010cbc:	2300      	movs	r3, #0
 8010cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010cc0:	e0e7      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010cc6:	e0e4      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8010cc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010ccc:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8010cd0:	430b      	orrs	r3, r1
 8010cd2:	f040 808d 	bne.w	8010df0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8010cd6:	4b42      	ldr	r3, [pc, #264]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010cda:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8010cde:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8010ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ce2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010ce6:	d06b      	beq.n	8010dc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8010ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010cee:	d874      	bhi.n	8010dda <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8010cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010cf6:	d056      	beq.n	8010da6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8010cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010cfe:	d86c      	bhi.n	8010dda <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8010d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d02:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8010d06:	d03b      	beq.n	8010d80 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8010d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d0a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8010d0e:	d864      	bhi.n	8010dda <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8010d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010d16:	d021      	beq.n	8010d5c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8010d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010d1e:	d85c      	bhi.n	8010dda <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8010d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d004      	beq.n	8010d30 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8010d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d28:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010d2c:	d004      	beq.n	8010d38 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8010d2e:	e054      	b.n	8010dda <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8010d30:	f000 f8b8 	bl	8010ea4 <HAL_RCCEx_GetD3PCLK1Freq>
 8010d34:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010d36:	e0ac      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010d38:	4b29      	ldr	r3, [pc, #164]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010d40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010d44:	d107      	bne.n	8010d56 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010d46:	f107 0318 	add.w	r3, r7, #24
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	f000 f8c0 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010d50:	69fb      	ldr	r3, [r7, #28]
 8010d52:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d54:	e09d      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010d56:	2300      	movs	r3, #0
 8010d58:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010d5a:	e09a      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8010d5c:	4b20      	ldr	r3, [pc, #128]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8010d64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010d68:	d107      	bne.n	8010d7a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010d6a:	f107 030c 	add.w	r3, r7, #12
 8010d6e:	4618      	mov	r0, r3
 8010d70:	f000 fa02 	bl	8011178 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8010d74:	693b      	ldr	r3, [r7, #16]
 8010d76:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d78:	e08b      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010d7a:	2300      	movs	r3, #0
 8010d7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010d7e:	e088      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8010d80:	4b17      	ldr	r3, [pc, #92]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	f003 0304 	and.w	r3, r3, #4
 8010d88:	2b04      	cmp	r3, #4
 8010d8a:	d109      	bne.n	8010da0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010d8c:	4b14      	ldr	r3, [pc, #80]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	08db      	lsrs	r3, r3, #3
 8010d92:	f003 0303 	and.w	r3, r3, #3
 8010d96:	4a13      	ldr	r2, [pc, #76]	; (8010de4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8010d98:	fa22 f303 	lsr.w	r3, r2, r3
 8010d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010d9e:	e078      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010da0:	2300      	movs	r3, #0
 8010da2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010da4:	e075      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8010da6:	4b0e      	ldr	r3, [pc, #56]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010dae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010db2:	d102      	bne.n	8010dba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8010db4:	4b0c      	ldr	r3, [pc, #48]	; (8010de8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8010db6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010db8:	e06b      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010dba:	2300      	movs	r3, #0
 8010dbc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010dbe:	e068      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010dc0:	4b07      	ldr	r3, [pc, #28]	; (8010de0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010dc8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010dcc:	d102      	bne.n	8010dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8010dce:	4b07      	ldr	r3, [pc, #28]	; (8010dec <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8010dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010dd2:	e05e      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010dd4:	2300      	movs	r3, #0
 8010dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010dd8:	e05b      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010dde:	e058      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8010de0:	58024400 	.word	0x58024400
 8010de4:	03d09000 	.word	0x03d09000
 8010de8:	003d0900 	.word	0x003d0900
 8010dec:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8010df0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010df4:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 8010df8:	430b      	orrs	r3, r1
 8010dfa:	d148      	bne.n	8010e8e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8010dfc:	4b27      	ldr	r3, [pc, #156]	; (8010e9c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8010dfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010e00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8010e04:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8010e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010e0c:	d02a      	beq.n	8010e64 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8010e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010e14:	d838      	bhi.n	8010e88 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8010e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d004      	beq.n	8010e26 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8010e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8010e22:	d00d      	beq.n	8010e40 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8010e24:	e030      	b.n	8010e88 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8010e26:	4b1d      	ldr	r3, [pc, #116]	; (8010e9c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010e2e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8010e32:	d102      	bne.n	8010e3a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8010e34:	4b1a      	ldr	r3, [pc, #104]	; (8010ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8010e36:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e38:	e02b      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010e3a:	2300      	movs	r3, #0
 8010e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010e3e:	e028      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8010e40:	4b16      	ldr	r3, [pc, #88]	; (8010e9c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010e48:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8010e4c:	d107      	bne.n	8010e5e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8010e4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010e52:	4618      	mov	r0, r3
 8010e54:	f000 fae4 	bl	8011420 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8010e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e5c:	e019      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010e5e:	2300      	movs	r3, #0
 8010e60:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010e62:	e016      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8010e64:	4b0d      	ldr	r3, [pc, #52]	; (8010e9c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8010e6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8010e70:	d107      	bne.n	8010e82 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010e72:	f107 0318 	add.w	r3, r7, #24
 8010e76:	4618      	mov	r0, r3
 8010e78:	f000 f82a 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8010e7c:	69fb      	ldr	r3, [r7, #28]
 8010e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8010e80:	e007      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8010e82:	2300      	movs	r3, #0
 8010e84:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010e86:	e004      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8010e88:	2300      	movs	r3, #0
 8010e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010e8c:	e001      	b.n	8010e92 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8010e8e:	2300      	movs	r3, #0
 8010e90:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 8010e92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8010e94:	4618      	mov	r0, r3
 8010e96:	3740      	adds	r7, #64	; 0x40
 8010e98:	46bd      	mov	sp, r7
 8010e9a:	bd80      	pop	{r7, pc}
 8010e9c:	58024400 	.word	0x58024400
 8010ea0:	017d7840 	.word	0x017d7840

08010ea4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8010ea4:	b580      	push	{r7, lr}
 8010ea6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8010ea8:	f7fd ffd4 	bl	800ee54 <HAL_RCC_GetHCLKFreq>
 8010eac:	4602      	mov	r2, r0
 8010eae:	4b06      	ldr	r3, [pc, #24]	; (8010ec8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8010eb0:	6a1b      	ldr	r3, [r3, #32]
 8010eb2:	091b      	lsrs	r3, r3, #4
 8010eb4:	f003 0307 	and.w	r3, r3, #7
 8010eb8:	4904      	ldr	r1, [pc, #16]	; (8010ecc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8010eba:	5ccb      	ldrb	r3, [r1, r3]
 8010ebc:	f003 031f 	and.w	r3, r3, #31
 8010ec0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8010ec4:	4618      	mov	r0, r3
 8010ec6:	bd80      	pop	{r7, pc}
 8010ec8:	58024400 	.word	0x58024400
 8010ecc:	0801b4b4 	.word	0x0801b4b4

08010ed0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8010ed0:	b480      	push	{r7}
 8010ed2:	b089      	sub	sp, #36	; 0x24
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8010ed8:	4ba1      	ldr	r3, [pc, #644]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010edc:	f003 0303 	and.w	r3, r3, #3
 8010ee0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8010ee2:	4b9f      	ldr	r3, [pc, #636]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ee6:	0b1b      	lsrs	r3, r3, #12
 8010ee8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010eec:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8010eee:	4b9c      	ldr	r3, [pc, #624]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ef2:	091b      	lsrs	r3, r3, #4
 8010ef4:	f003 0301 	and.w	r3, r3, #1
 8010ef8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8010efa:	4b99      	ldr	r3, [pc, #612]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010efe:	08db      	lsrs	r3, r3, #3
 8010f00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010f04:	693a      	ldr	r2, [r7, #16]
 8010f06:	fb02 f303 	mul.w	r3, r2, r3
 8010f0a:	ee07 3a90 	vmov	s15, r3
 8010f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010f12:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8010f16:	697b      	ldr	r3, [r7, #20]
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	f000 8111 	beq.w	8011140 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8010f1e:	69bb      	ldr	r3, [r7, #24]
 8010f20:	2b02      	cmp	r3, #2
 8010f22:	f000 8083 	beq.w	801102c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8010f26:	69bb      	ldr	r3, [r7, #24]
 8010f28:	2b02      	cmp	r3, #2
 8010f2a:	f200 80a1 	bhi.w	8011070 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8010f2e:	69bb      	ldr	r3, [r7, #24]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d003      	beq.n	8010f3c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8010f34:	69bb      	ldr	r3, [r7, #24]
 8010f36:	2b01      	cmp	r3, #1
 8010f38:	d056      	beq.n	8010fe8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8010f3a:	e099      	b.n	8011070 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010f3c:	4b88      	ldr	r3, [pc, #544]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	f003 0320 	and.w	r3, r3, #32
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d02d      	beq.n	8010fa4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010f48:	4b85      	ldr	r3, [pc, #532]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	08db      	lsrs	r3, r3, #3
 8010f4e:	f003 0303 	and.w	r3, r3, #3
 8010f52:	4a84      	ldr	r2, [pc, #528]	; (8011164 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8010f54:	fa22 f303 	lsr.w	r3, r2, r3
 8010f58:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010f5a:	68bb      	ldr	r3, [r7, #8]
 8010f5c:	ee07 3a90 	vmov	s15, r3
 8010f60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010f64:	697b      	ldr	r3, [r7, #20]
 8010f66:	ee07 3a90 	vmov	s15, r3
 8010f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010f6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010f72:	4b7b      	ldr	r3, [pc, #492]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f7a:	ee07 3a90 	vmov	s15, r3
 8010f7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010f82:	ed97 6a03 	vldr	s12, [r7, #12]
 8010f86:	eddf 5a78 	vldr	s11, [pc, #480]	; 8011168 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010f8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010f8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010f92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010f96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010f9e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8010fa2:	e087      	b.n	80110b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010fa4:	697b      	ldr	r3, [r7, #20]
 8010fa6:	ee07 3a90 	vmov	s15, r3
 8010faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010fae:	eddf 6a6f 	vldr	s13, [pc, #444]	; 801116c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8010fb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010fb6:	4b6a      	ldr	r3, [pc, #424]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010fbe:	ee07 3a90 	vmov	s15, r3
 8010fc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010fc6:	ed97 6a03 	vldr	s12, [r7, #12]
 8010fca:	eddf 5a67 	vldr	s11, [pc, #412]	; 8011168 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010fce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010fd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010fd6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010fda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010fe2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010fe6:	e065      	b.n	80110b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010fe8:	697b      	ldr	r3, [r7, #20]
 8010fea:	ee07 3a90 	vmov	s15, r3
 8010fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010ff2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8011170 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8010ff6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010ffa:	4b59      	ldr	r3, [pc, #356]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011002:	ee07 3a90 	vmov	s15, r3
 8011006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801100a:	ed97 6a03 	vldr	s12, [r7, #12]
 801100e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8011168 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801101a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801101e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011026:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801102a:	e043      	b.n	80110b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801102c:	697b      	ldr	r3, [r7, #20]
 801102e:	ee07 3a90 	vmov	s15, r3
 8011032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011036:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8011174 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 801103a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801103e:	4b48      	ldr	r3, [pc, #288]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011046:	ee07 3a90 	vmov	s15, r3
 801104a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801104e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011052:	eddf 5a45 	vldr	s11, [pc, #276]	; 8011168 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8011056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801105a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801105e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011066:	ee67 7a27 	vmul.f32	s15, s14, s15
 801106a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801106e:	e021      	b.n	80110b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8011070:	697b      	ldr	r3, [r7, #20]
 8011072:	ee07 3a90 	vmov	s15, r3
 8011076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801107a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8011170 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 801107e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011082:	4b37      	ldr	r3, [pc, #220]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801108a:	ee07 3a90 	vmov	s15, r3
 801108e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011092:	ed97 6a03 	vldr	s12, [r7, #12]
 8011096:	eddf 5a34 	vldr	s11, [pc, #208]	; 8011168 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801109a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801109e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80110a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80110a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80110aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80110ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80110b2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80110b4:	4b2a      	ldr	r3, [pc, #168]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80110b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80110b8:	0a5b      	lsrs	r3, r3, #9
 80110ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80110be:	ee07 3a90 	vmov	s15, r3
 80110c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80110c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80110ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80110ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80110d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80110d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80110da:	ee17 2a90 	vmov	r2, s15
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80110e2:	4b1f      	ldr	r3, [pc, #124]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80110e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80110e6:	0c1b      	lsrs	r3, r3, #16
 80110e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80110ec:	ee07 3a90 	vmov	s15, r3
 80110f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80110f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80110f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80110fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8011100:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011104:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011108:	ee17 2a90 	vmov	r2, s15
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8011110:	4b13      	ldr	r3, [pc, #76]	; (8011160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8011112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011114:	0e1b      	lsrs	r3, r3, #24
 8011116:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801111a:	ee07 3a90 	vmov	s15, r3
 801111e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011122:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011126:	ee37 7a87 	vadd.f32	s14, s15, s14
 801112a:	edd7 6a07 	vldr	s13, [r7, #28]
 801112e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011132:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011136:	ee17 2a90 	vmov	r2, s15
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 801113e:	e008      	b.n	8011152 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	2200      	movs	r2, #0
 8011144:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	2200      	movs	r2, #0
 801114a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	2200      	movs	r2, #0
 8011150:	609a      	str	r2, [r3, #8]
}
 8011152:	bf00      	nop
 8011154:	3724      	adds	r7, #36	; 0x24
 8011156:	46bd      	mov	sp, r7
 8011158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115c:	4770      	bx	lr
 801115e:	bf00      	nop
 8011160:	58024400 	.word	0x58024400
 8011164:	03d09000 	.word	0x03d09000
 8011168:	46000000 	.word	0x46000000
 801116c:	4c742400 	.word	0x4c742400
 8011170:	4a742400 	.word	0x4a742400
 8011174:	4bbebc20 	.word	0x4bbebc20

08011178 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8011178:	b480      	push	{r7}
 801117a:	b089      	sub	sp, #36	; 0x24
 801117c:	af00      	add	r7, sp, #0
 801117e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011180:	4ba1      	ldr	r3, [pc, #644]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011184:	f003 0303 	and.w	r3, r3, #3
 8011188:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 801118a:	4b9f      	ldr	r3, [pc, #636]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801118c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801118e:	0d1b      	lsrs	r3, r3, #20
 8011190:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011194:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8011196:	4b9c      	ldr	r3, [pc, #624]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801119a:	0a1b      	lsrs	r3, r3, #8
 801119c:	f003 0301 	and.w	r3, r3, #1
 80111a0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80111a2:	4b99      	ldr	r3, [pc, #612]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80111a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80111a6:	08db      	lsrs	r3, r3, #3
 80111a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80111ac:	693a      	ldr	r2, [r7, #16]
 80111ae:	fb02 f303 	mul.w	r3, r2, r3
 80111b2:	ee07 3a90 	vmov	s15, r3
 80111b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80111ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80111be:	697b      	ldr	r3, [r7, #20]
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	f000 8111 	beq.w	80113e8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80111c6:	69bb      	ldr	r3, [r7, #24]
 80111c8:	2b02      	cmp	r3, #2
 80111ca:	f000 8083 	beq.w	80112d4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80111ce:	69bb      	ldr	r3, [r7, #24]
 80111d0:	2b02      	cmp	r3, #2
 80111d2:	f200 80a1 	bhi.w	8011318 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80111d6:	69bb      	ldr	r3, [r7, #24]
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d003      	beq.n	80111e4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80111dc:	69bb      	ldr	r3, [r7, #24]
 80111de:	2b01      	cmp	r3, #1
 80111e0:	d056      	beq.n	8011290 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80111e2:	e099      	b.n	8011318 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80111e4:	4b88      	ldr	r3, [pc, #544]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	f003 0320 	and.w	r3, r3, #32
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d02d      	beq.n	801124c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80111f0:	4b85      	ldr	r3, [pc, #532]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	08db      	lsrs	r3, r3, #3
 80111f6:	f003 0303 	and.w	r3, r3, #3
 80111fa:	4a84      	ldr	r2, [pc, #528]	; (801140c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80111fc:	fa22 f303 	lsr.w	r3, r2, r3
 8011200:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011202:	68bb      	ldr	r3, [r7, #8]
 8011204:	ee07 3a90 	vmov	s15, r3
 8011208:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801120c:	697b      	ldr	r3, [r7, #20]
 801120e:	ee07 3a90 	vmov	s15, r3
 8011212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801121a:	4b7b      	ldr	r3, [pc, #492]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801121e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011222:	ee07 3a90 	vmov	s15, r3
 8011226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801122a:	ed97 6a03 	vldr	s12, [r7, #12]
 801122e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8011410 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801123a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801123e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011246:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801124a:	e087      	b.n	801135c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801124c:	697b      	ldr	r3, [r7, #20]
 801124e:	ee07 3a90 	vmov	s15, r3
 8011252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011256:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8011414 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 801125a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801125e:	4b6a      	ldr	r3, [pc, #424]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8011260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011266:	ee07 3a90 	vmov	s15, r3
 801126a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801126e:	ed97 6a03 	vldr	s12, [r7, #12]
 8011272:	eddf 5a67 	vldr	s11, [pc, #412]	; 8011410 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801127a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801127e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011286:	ee67 7a27 	vmul.f32	s15, s14, s15
 801128a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801128e:	e065      	b.n	801135c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011290:	697b      	ldr	r3, [r7, #20]
 8011292:	ee07 3a90 	vmov	s15, r3
 8011296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801129a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8011418 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801129e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80112a2:	4b59      	ldr	r3, [pc, #356]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80112a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80112a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80112aa:	ee07 3a90 	vmov	s15, r3
 80112ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80112b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80112b6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8011410 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80112ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80112be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80112c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80112c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80112ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80112ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80112d2:	e043      	b.n	801135c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80112d4:	697b      	ldr	r3, [r7, #20]
 80112d6:	ee07 3a90 	vmov	s15, r3
 80112da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80112de:	eddf 6a4f 	vldr	s13, [pc, #316]	; 801141c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80112e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80112e6:	4b48      	ldr	r3, [pc, #288]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80112e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80112ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80112ee:	ee07 3a90 	vmov	s15, r3
 80112f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80112f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80112fa:	eddf 5a45 	vldr	s11, [pc, #276]	; 8011410 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80112fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011302:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011306:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801130a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801130e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011312:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011316:	e021      	b.n	801135c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8011318:	697b      	ldr	r3, [r7, #20]
 801131a:	ee07 3a90 	vmov	s15, r3
 801131e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011322:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8011418 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8011326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801132a:	4b37      	ldr	r3, [pc, #220]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801132e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011332:	ee07 3a90 	vmov	s15, r3
 8011336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801133a:	ed97 6a03 	vldr	s12, [r7, #12]
 801133e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8011410 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8011342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801134a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801134e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011356:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801135a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 801135c:	4b2a      	ldr	r3, [pc, #168]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801135e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011360:	0a5b      	lsrs	r3, r3, #9
 8011362:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011366:	ee07 3a90 	vmov	s15, r3
 801136a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801136e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011372:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011376:	edd7 6a07 	vldr	s13, [r7, #28]
 801137a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801137e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011382:	ee17 2a90 	vmov	r2, s15
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 801138a:	4b1f      	ldr	r3, [pc, #124]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801138c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801138e:	0c1b      	lsrs	r3, r3, #16
 8011390:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011394:	ee07 3a90 	vmov	s15, r3
 8011398:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801139c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80113a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80113a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80113a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80113ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80113b0:	ee17 2a90 	vmov	r2, s15
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80113b8:	4b13      	ldr	r3, [pc, #76]	; (8011408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80113ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80113bc:	0e1b      	lsrs	r3, r3, #24
 80113be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80113c2:	ee07 3a90 	vmov	s15, r3
 80113c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80113ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80113ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80113d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80113d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80113da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80113de:	ee17 2a90 	vmov	r2, s15
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80113e6:	e008      	b.n	80113fa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	2200      	movs	r2, #0
 80113ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	2200      	movs	r2, #0
 80113f2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	2200      	movs	r2, #0
 80113f8:	609a      	str	r2, [r3, #8]
}
 80113fa:	bf00      	nop
 80113fc:	3724      	adds	r7, #36	; 0x24
 80113fe:	46bd      	mov	sp, r7
 8011400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011404:	4770      	bx	lr
 8011406:	bf00      	nop
 8011408:	58024400 	.word	0x58024400
 801140c:	03d09000 	.word	0x03d09000
 8011410:	46000000 	.word	0x46000000
 8011414:	4c742400 	.word	0x4c742400
 8011418:	4a742400 	.word	0x4a742400
 801141c:	4bbebc20 	.word	0x4bbebc20

08011420 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8011420:	b480      	push	{r7}
 8011422:	b089      	sub	sp, #36	; 0x24
 8011424:	af00      	add	r7, sp, #0
 8011426:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011428:	4ba0      	ldr	r3, [pc, #640]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801142a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801142c:	f003 0303 	and.w	r3, r3, #3
 8011430:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8011432:	4b9e      	ldr	r3, [pc, #632]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011436:	091b      	lsrs	r3, r3, #4
 8011438:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801143c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 801143e:	4b9b      	ldr	r3, [pc, #620]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011442:	f003 0301 	and.w	r3, r3, #1
 8011446:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8011448:	4b98      	ldr	r3, [pc, #608]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801144a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801144c:	08db      	lsrs	r3, r3, #3
 801144e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8011452:	693a      	ldr	r2, [r7, #16]
 8011454:	fb02 f303 	mul.w	r3, r2, r3
 8011458:	ee07 3a90 	vmov	s15, r3
 801145c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011460:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8011464:	697b      	ldr	r3, [r7, #20]
 8011466:	2b00      	cmp	r3, #0
 8011468:	f000 8111 	beq.w	801168e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 801146c:	69bb      	ldr	r3, [r7, #24]
 801146e:	2b02      	cmp	r3, #2
 8011470:	f000 8083 	beq.w	801157a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8011474:	69bb      	ldr	r3, [r7, #24]
 8011476:	2b02      	cmp	r3, #2
 8011478:	f200 80a1 	bhi.w	80115be <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 801147c:	69bb      	ldr	r3, [r7, #24]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d003      	beq.n	801148a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8011482:	69bb      	ldr	r3, [r7, #24]
 8011484:	2b01      	cmp	r3, #1
 8011486:	d056      	beq.n	8011536 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8011488:	e099      	b.n	80115be <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801148a:	4b88      	ldr	r3, [pc, #544]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	f003 0320 	and.w	r3, r3, #32
 8011492:	2b00      	cmp	r3, #0
 8011494:	d02d      	beq.n	80114f2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8011496:	4b85      	ldr	r3, [pc, #532]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	08db      	lsrs	r3, r3, #3
 801149c:	f003 0303 	and.w	r3, r3, #3
 80114a0:	4a83      	ldr	r2, [pc, #524]	; (80116b0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80114a2:	fa22 f303 	lsr.w	r3, r2, r3
 80114a6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80114a8:	68bb      	ldr	r3, [r7, #8]
 80114aa:	ee07 3a90 	vmov	s15, r3
 80114ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80114b2:	697b      	ldr	r3, [r7, #20]
 80114b4:	ee07 3a90 	vmov	s15, r3
 80114b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80114c0:	4b7a      	ldr	r3, [pc, #488]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80114c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80114c8:	ee07 3a90 	vmov	s15, r3
 80114cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80114d0:	ed97 6a03 	vldr	s12, [r7, #12]
 80114d4:	eddf 5a77 	vldr	s11, [pc, #476]	; 80116b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80114d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80114dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80114e0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80114e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80114e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80114ec:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80114f0:	e087      	b.n	8011602 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80114f2:	697b      	ldr	r3, [r7, #20]
 80114f4:	ee07 3a90 	vmov	s15, r3
 80114f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80114fc:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80116b8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8011500:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011504:	4b69      	ldr	r3, [pc, #420]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011508:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801150c:	ee07 3a90 	vmov	s15, r3
 8011510:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011514:	ed97 6a03 	vldr	s12, [r7, #12]
 8011518:	eddf 5a66 	vldr	s11, [pc, #408]	; 80116b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801151c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011520:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011524:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011528:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801152c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011530:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011534:	e065      	b.n	8011602 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8011536:	697b      	ldr	r3, [r7, #20]
 8011538:	ee07 3a90 	vmov	s15, r3
 801153c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011540:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80116bc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8011544:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011548:	4b58      	ldr	r3, [pc, #352]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801154a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801154c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011550:	ee07 3a90 	vmov	s15, r3
 8011554:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011558:	ed97 6a03 	vldr	s12, [r7, #12]
 801155c:	eddf 5a55 	vldr	s11, [pc, #340]	; 80116b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8011560:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011564:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011568:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801156c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011570:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011574:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011578:	e043      	b.n	8011602 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801157a:	697b      	ldr	r3, [r7, #20]
 801157c:	ee07 3a90 	vmov	s15, r3
 8011580:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011584:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80116c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8011588:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801158c:	4b47      	ldr	r3, [pc, #284]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801158e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011590:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011594:	ee07 3a90 	vmov	s15, r3
 8011598:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801159c:	ed97 6a03 	vldr	s12, [r7, #12]
 80115a0:	eddf 5a44 	vldr	s11, [pc, #272]	; 80116b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80115a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80115a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80115ac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80115b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80115b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80115b8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80115bc:	e021      	b.n	8011602 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80115be:	697b      	ldr	r3, [r7, #20]
 80115c0:	ee07 3a90 	vmov	s15, r3
 80115c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80115c8:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80116b8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80115cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80115d0:	4b36      	ldr	r3, [pc, #216]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80115d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80115d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80115d8:	ee07 3a90 	vmov	s15, r3
 80115dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80115e0:	ed97 6a03 	vldr	s12, [r7, #12]
 80115e4:	eddf 5a33 	vldr	s11, [pc, #204]	; 80116b4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80115e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80115ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80115f0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80115f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80115f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80115fc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011600:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8011602:	4b2a      	ldr	r3, [pc, #168]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011606:	0a5b      	lsrs	r3, r3, #9
 8011608:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801160c:	ee07 3a90 	vmov	s15, r3
 8011610:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011614:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011618:	ee37 7a87 	vadd.f32	s14, s15, s14
 801161c:	edd7 6a07 	vldr	s13, [r7, #28]
 8011620:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011624:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011628:	ee17 2a90 	vmov	r2, s15
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8011630:	4b1e      	ldr	r3, [pc, #120]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011634:	0c1b      	lsrs	r3, r3, #16
 8011636:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801163a:	ee07 3a90 	vmov	s15, r3
 801163e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011642:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011646:	ee37 7a87 	vadd.f32	s14, s15, s14
 801164a:	edd7 6a07 	vldr	s13, [r7, #28]
 801164e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011652:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011656:	ee17 2a90 	vmov	r2, s15
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 801165e:	4b13      	ldr	r3, [pc, #76]	; (80116ac <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8011660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011662:	0e1b      	lsrs	r3, r3, #24
 8011664:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011668:	ee07 3a90 	vmov	s15, r3
 801166c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011670:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011674:	ee37 7a87 	vadd.f32	s14, s15, s14
 8011678:	edd7 6a07 	vldr	s13, [r7, #28]
 801167c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011680:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011684:	ee17 2a90 	vmov	r2, s15
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 801168c:	e008      	b.n	80116a0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	2200      	movs	r2, #0
 8011692:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	2200      	movs	r2, #0
 8011698:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	2200      	movs	r2, #0
 801169e:	609a      	str	r2, [r3, #8]
}
 80116a0:	bf00      	nop
 80116a2:	3724      	adds	r7, #36	; 0x24
 80116a4:	46bd      	mov	sp, r7
 80116a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116aa:	4770      	bx	lr
 80116ac:	58024400 	.word	0x58024400
 80116b0:	03d09000 	.word	0x03d09000
 80116b4:	46000000 	.word	0x46000000
 80116b8:	4c742400 	.word	0x4c742400
 80116bc:	4a742400 	.word	0x4a742400
 80116c0:	4bbebc20 	.word	0x4bbebc20

080116c4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80116c4:	b580      	push	{r7, lr}
 80116c6:	b084      	sub	sp, #16
 80116c8:	af00      	add	r7, sp, #0
 80116ca:	6078      	str	r0, [r7, #4]
 80116cc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80116ce:	2300      	movs	r3, #0
 80116d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80116d2:	4b53      	ldr	r3, [pc, #332]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80116d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116d6:	f003 0303 	and.w	r3, r3, #3
 80116da:	2b03      	cmp	r3, #3
 80116dc:	d101      	bne.n	80116e2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80116de:	2301      	movs	r3, #1
 80116e0:	e099      	b.n	8011816 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80116e2:	4b4f      	ldr	r3, [pc, #316]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	4a4e      	ldr	r2, [pc, #312]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80116e8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80116ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80116ee:	f7f4 fc03 	bl	8005ef8 <HAL_GetTick>
 80116f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80116f4:	e008      	b.n	8011708 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80116f6:	f7f4 fbff 	bl	8005ef8 <HAL_GetTick>
 80116fa:	4602      	mov	r2, r0
 80116fc:	68bb      	ldr	r3, [r7, #8]
 80116fe:	1ad3      	subs	r3, r2, r3
 8011700:	2b02      	cmp	r3, #2
 8011702:	d901      	bls.n	8011708 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011704:	2303      	movs	r3, #3
 8011706:	e086      	b.n	8011816 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011708:	4b45      	ldr	r3, [pc, #276]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 801170a:	681b      	ldr	r3, [r3, #0]
 801170c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011710:	2b00      	cmp	r3, #0
 8011712:	d1f0      	bne.n	80116f6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8011714:	4b42      	ldr	r3, [pc, #264]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 8011716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011718:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	031b      	lsls	r3, r3, #12
 8011722:	493f      	ldr	r1, [pc, #252]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 8011724:	4313      	orrs	r3, r2
 8011726:	628b      	str	r3, [r1, #40]	; 0x28
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	685b      	ldr	r3, [r3, #4]
 801172c:	3b01      	subs	r3, #1
 801172e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	689b      	ldr	r3, [r3, #8]
 8011736:	3b01      	subs	r3, #1
 8011738:	025b      	lsls	r3, r3, #9
 801173a:	b29b      	uxth	r3, r3
 801173c:	431a      	orrs	r2, r3
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	68db      	ldr	r3, [r3, #12]
 8011742:	3b01      	subs	r3, #1
 8011744:	041b      	lsls	r3, r3, #16
 8011746:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 801174a:	431a      	orrs	r2, r3
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	691b      	ldr	r3, [r3, #16]
 8011750:	3b01      	subs	r3, #1
 8011752:	061b      	lsls	r3, r3, #24
 8011754:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8011758:	4931      	ldr	r1, [pc, #196]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 801175a:	4313      	orrs	r3, r2
 801175c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 801175e:	4b30      	ldr	r3, [pc, #192]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 8011760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011762:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	695b      	ldr	r3, [r3, #20]
 801176a:	492d      	ldr	r1, [pc, #180]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 801176c:	4313      	orrs	r3, r2
 801176e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011770:	4b2b      	ldr	r3, [pc, #172]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 8011772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011774:	f023 0220 	bic.w	r2, r3, #32
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	699b      	ldr	r3, [r3, #24]
 801177c:	4928      	ldr	r1, [pc, #160]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 801177e:	4313      	orrs	r3, r2
 8011780:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8011782:	4b27      	ldr	r3, [pc, #156]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 8011784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011786:	4a26      	ldr	r2, [pc, #152]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 8011788:	f023 0310 	bic.w	r3, r3, #16
 801178c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 801178e:	4b24      	ldr	r3, [pc, #144]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 8011790:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011792:	4b24      	ldr	r3, [pc, #144]	; (8011824 <RCCEx_PLL2_Config+0x160>)
 8011794:	4013      	ands	r3, r2
 8011796:	687a      	ldr	r2, [r7, #4]
 8011798:	69d2      	ldr	r2, [r2, #28]
 801179a:	00d2      	lsls	r2, r2, #3
 801179c:	4920      	ldr	r1, [pc, #128]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 801179e:	4313      	orrs	r3, r2
 80117a0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80117a2:	4b1f      	ldr	r3, [pc, #124]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80117a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117a6:	4a1e      	ldr	r2, [pc, #120]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80117a8:	f043 0310 	orr.w	r3, r3, #16
 80117ac:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80117ae:	683b      	ldr	r3, [r7, #0]
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	d106      	bne.n	80117c2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80117b4:	4b1a      	ldr	r3, [pc, #104]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80117b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117b8:	4a19      	ldr	r2, [pc, #100]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80117ba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80117be:	62d3      	str	r3, [r2, #44]	; 0x2c
 80117c0:	e00f      	b.n	80117e2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80117c2:	683b      	ldr	r3, [r7, #0]
 80117c4:	2b01      	cmp	r3, #1
 80117c6:	d106      	bne.n	80117d6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80117c8:	4b15      	ldr	r3, [pc, #84]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80117ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117cc:	4a14      	ldr	r2, [pc, #80]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80117ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80117d2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80117d4:	e005      	b.n	80117e2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80117d6:	4b12      	ldr	r3, [pc, #72]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80117d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117da:	4a11      	ldr	r2, [pc, #68]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80117dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80117e0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80117e2:	4b0f      	ldr	r3, [pc, #60]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	4a0e      	ldr	r2, [pc, #56]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 80117e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80117ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80117ee:	f7f4 fb83 	bl	8005ef8 <HAL_GetTick>
 80117f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80117f4:	e008      	b.n	8011808 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80117f6:	f7f4 fb7f 	bl	8005ef8 <HAL_GetTick>
 80117fa:	4602      	mov	r2, r0
 80117fc:	68bb      	ldr	r3, [r7, #8]
 80117fe:	1ad3      	subs	r3, r2, r3
 8011800:	2b02      	cmp	r3, #2
 8011802:	d901      	bls.n	8011808 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011804:	2303      	movs	r3, #3
 8011806:	e006      	b.n	8011816 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011808:	4b05      	ldr	r3, [pc, #20]	; (8011820 <RCCEx_PLL2_Config+0x15c>)
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011810:	2b00      	cmp	r3, #0
 8011812:	d0f0      	beq.n	80117f6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8011814:	7bfb      	ldrb	r3, [r7, #15]
}
 8011816:	4618      	mov	r0, r3
 8011818:	3710      	adds	r7, #16
 801181a:	46bd      	mov	sp, r7
 801181c:	bd80      	pop	{r7, pc}
 801181e:	bf00      	nop
 8011820:	58024400 	.word	0x58024400
 8011824:	ffff0007 	.word	0xffff0007

08011828 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011828:	b580      	push	{r7, lr}
 801182a:	b084      	sub	sp, #16
 801182c:	af00      	add	r7, sp, #0
 801182e:	6078      	str	r0, [r7, #4]
 8011830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011832:	2300      	movs	r3, #0
 8011834:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8011836:	4b53      	ldr	r3, [pc, #332]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 8011838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801183a:	f003 0303 	and.w	r3, r3, #3
 801183e:	2b03      	cmp	r3, #3
 8011840:	d101      	bne.n	8011846 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8011842:	2301      	movs	r3, #1
 8011844:	e099      	b.n	801197a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8011846:	4b4f      	ldr	r3, [pc, #316]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	4a4e      	ldr	r2, [pc, #312]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 801184c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011850:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011852:	f7f4 fb51 	bl	8005ef8 <HAL_GetTick>
 8011856:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011858:	e008      	b.n	801186c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801185a:	f7f4 fb4d 	bl	8005ef8 <HAL_GetTick>
 801185e:	4602      	mov	r2, r0
 8011860:	68bb      	ldr	r3, [r7, #8]
 8011862:	1ad3      	subs	r3, r2, r3
 8011864:	2b02      	cmp	r3, #2
 8011866:	d901      	bls.n	801186c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011868:	2303      	movs	r3, #3
 801186a:	e086      	b.n	801197a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801186c:	4b45      	ldr	r3, [pc, #276]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 801186e:	681b      	ldr	r3, [r3, #0]
 8011870:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8011874:	2b00      	cmp	r3, #0
 8011876:	d1f0      	bne.n	801185a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8011878:	4b42      	ldr	r3, [pc, #264]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 801187a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801187c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	051b      	lsls	r3, r3, #20
 8011886:	493f      	ldr	r1, [pc, #252]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 8011888:	4313      	orrs	r3, r2
 801188a:	628b      	str	r3, [r1, #40]	; 0x28
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	685b      	ldr	r3, [r3, #4]
 8011890:	3b01      	subs	r3, #1
 8011892:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	689b      	ldr	r3, [r3, #8]
 801189a:	3b01      	subs	r3, #1
 801189c:	025b      	lsls	r3, r3, #9
 801189e:	b29b      	uxth	r3, r3
 80118a0:	431a      	orrs	r2, r3
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	68db      	ldr	r3, [r3, #12]
 80118a6:	3b01      	subs	r3, #1
 80118a8:	041b      	lsls	r3, r3, #16
 80118aa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80118ae:	431a      	orrs	r2, r3
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	691b      	ldr	r3, [r3, #16]
 80118b4:	3b01      	subs	r3, #1
 80118b6:	061b      	lsls	r3, r3, #24
 80118b8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80118bc:	4931      	ldr	r1, [pc, #196]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 80118be:	4313      	orrs	r3, r2
 80118c0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80118c2:	4b30      	ldr	r3, [pc, #192]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 80118c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118c6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	695b      	ldr	r3, [r3, #20]
 80118ce:	492d      	ldr	r1, [pc, #180]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 80118d0:	4313      	orrs	r3, r2
 80118d2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80118d4:	4b2b      	ldr	r3, [pc, #172]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 80118d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118d8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	699b      	ldr	r3, [r3, #24]
 80118e0:	4928      	ldr	r1, [pc, #160]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 80118e2:	4313      	orrs	r3, r2
 80118e4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80118e6:	4b27      	ldr	r3, [pc, #156]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 80118e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80118ea:	4a26      	ldr	r2, [pc, #152]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 80118ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80118f0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80118f2:	4b24      	ldr	r3, [pc, #144]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 80118f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80118f6:	4b24      	ldr	r3, [pc, #144]	; (8011988 <RCCEx_PLL3_Config+0x160>)
 80118f8:	4013      	ands	r3, r2
 80118fa:	687a      	ldr	r2, [r7, #4]
 80118fc:	69d2      	ldr	r2, [r2, #28]
 80118fe:	00d2      	lsls	r2, r2, #3
 8011900:	4920      	ldr	r1, [pc, #128]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 8011902:	4313      	orrs	r3, r2
 8011904:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8011906:	4b1f      	ldr	r3, [pc, #124]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 8011908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801190a:	4a1e      	ldr	r2, [pc, #120]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 801190c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011910:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8011912:	683b      	ldr	r3, [r7, #0]
 8011914:	2b00      	cmp	r3, #0
 8011916:	d106      	bne.n	8011926 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8011918:	4b1a      	ldr	r3, [pc, #104]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 801191a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801191c:	4a19      	ldr	r2, [pc, #100]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 801191e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8011922:	62d3      	str	r3, [r2, #44]	; 0x2c
 8011924:	e00f      	b.n	8011946 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8011926:	683b      	ldr	r3, [r7, #0]
 8011928:	2b01      	cmp	r3, #1
 801192a:	d106      	bne.n	801193a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 801192c:	4b15      	ldr	r3, [pc, #84]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 801192e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011930:	4a14      	ldr	r2, [pc, #80]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 8011932:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8011936:	62d3      	str	r3, [r2, #44]	; 0x2c
 8011938:	e005      	b.n	8011946 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 801193a:	4b12      	ldr	r3, [pc, #72]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 801193c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801193e:	4a11      	ldr	r2, [pc, #68]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 8011940:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011944:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8011946:	4b0f      	ldr	r3, [pc, #60]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	4a0e      	ldr	r2, [pc, #56]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 801194c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011950:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011952:	f7f4 fad1 	bl	8005ef8 <HAL_GetTick>
 8011956:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011958:	e008      	b.n	801196c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801195a:	f7f4 facd 	bl	8005ef8 <HAL_GetTick>
 801195e:	4602      	mov	r2, r0
 8011960:	68bb      	ldr	r3, [r7, #8]
 8011962:	1ad3      	subs	r3, r2, r3
 8011964:	2b02      	cmp	r3, #2
 8011966:	d901      	bls.n	801196c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011968:	2303      	movs	r3, #3
 801196a:	e006      	b.n	801197a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801196c:	4b05      	ldr	r3, [pc, #20]	; (8011984 <RCCEx_PLL3_Config+0x15c>)
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8011974:	2b00      	cmp	r3, #0
 8011976:	d0f0      	beq.n	801195a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8011978:	7bfb      	ldrb	r3, [r7, #15]
}
 801197a:	4618      	mov	r0, r3
 801197c:	3710      	adds	r7, #16
 801197e:	46bd      	mov	sp, r7
 8011980:	bd80      	pop	{r7, pc}
 8011982:	bf00      	nop
 8011984:	58024400 	.word	0x58024400
 8011988:	ffff0007 	.word	0xffff0007

0801198c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 801198c:	b580      	push	{r7, lr}
 801198e:	b084      	sub	sp, #16
 8011990:	af00      	add	r7, sp, #0
 8011992:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8011994:	2301      	movs	r3, #1
 8011996:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	2b00      	cmp	r3, #0
 801199c:	d071      	beq.n	8011a82 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80119a4:	b2db      	uxtb	r3, r3
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d106      	bne.n	80119b8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	2200      	movs	r2, #0
 80119ae:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80119b2:	6878      	ldr	r0, [r7, #4]
 80119b4:	f7f2 fae8 	bl	8003f88 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	2202      	movs	r2, #2
 80119bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	68db      	ldr	r3, [r3, #12]
 80119c6:	f003 0310 	and.w	r3, r3, #16
 80119ca:	2b10      	cmp	r3, #16
 80119cc:	d050      	beq.n	8011a70 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	22ca      	movs	r2, #202	; 0xca
 80119d4:	625a      	str	r2, [r3, #36]	; 0x24
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	2253      	movs	r2, #83	; 0x53
 80119dc:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80119de:	6878      	ldr	r0, [r7, #4]
 80119e0:	f000 fa4a 	bl	8011e78 <RTC_EnterInitMode>
 80119e4:	4603      	mov	r3, r0
 80119e6:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 80119e8:	7bfb      	ldrb	r3, [r7, #15]
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d124      	bne.n	8011a38 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	6899      	ldr	r1, [r3, #8]
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	681a      	ldr	r2, [r3, #0]
 80119f8:	4b24      	ldr	r3, [pc, #144]	; (8011a8c <HAL_RTC_Init+0x100>)
 80119fa:	400b      	ands	r3, r1
 80119fc:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	6899      	ldr	r1, [r3, #8]
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	685a      	ldr	r2, [r3, #4]
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	691b      	ldr	r3, [r3, #16]
 8011a0c:	431a      	orrs	r2, r3
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	699b      	ldr	r3, [r3, #24]
 8011a12:	431a      	orrs	r2, r3
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	681b      	ldr	r3, [r3, #0]
 8011a18:	430a      	orrs	r2, r1
 8011a1a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	689b      	ldr	r3, [r3, #8]
 8011a20:	0419      	lsls	r1, r3, #16
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	68da      	ldr	r2, [r3, #12]
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	681b      	ldr	r3, [r3, #0]
 8011a2a:	430a      	orrs	r2, r1
 8011a2c:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8011a2e:	6878      	ldr	r0, [r7, #4]
 8011a30:	f000 fa56 	bl	8011ee0 <RTC_ExitInitMode>
 8011a34:	4603      	mov	r3, r0
 8011a36:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8011a38:	7bfb      	ldrb	r3, [r7, #15]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d113      	bne.n	8011a66 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	681b      	ldr	r3, [r3, #0]
 8011a42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	f022 0203 	bic.w	r2, r2, #3
 8011a4c:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	681b      	ldr	r3, [r3, #0]
 8011a52:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	69da      	ldr	r2, [r3, #28]
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	695b      	ldr	r3, [r3, #20]
 8011a5c:	431a      	orrs	r2, r3
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	430a      	orrs	r2, r1
 8011a64:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	681b      	ldr	r3, [r3, #0]
 8011a6a:	22ff      	movs	r2, #255	; 0xff
 8011a6c:	625a      	str	r2, [r3, #36]	; 0x24
 8011a6e:	e001      	b.n	8011a74 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8011a70:	2300      	movs	r3, #0
 8011a72:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8011a74:	7bfb      	ldrb	r3, [r7, #15]
 8011a76:	2b00      	cmp	r3, #0
 8011a78:	d103      	bne.n	8011a82 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	2201      	movs	r2, #1
 8011a7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 8011a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a84:	4618      	mov	r0, r3
 8011a86:	3710      	adds	r7, #16
 8011a88:	46bd      	mov	sp, r7
 8011a8a:	bd80      	pop	{r7, pc}
 8011a8c:	ff8fffbf 	.word	0xff8fffbf

08011a90 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8011a90:	b590      	push	{r4, r7, lr}
 8011a92:	b087      	sub	sp, #28
 8011a94:	af00      	add	r7, sp, #0
 8011a96:	60f8      	str	r0, [r7, #12]
 8011a98:	60b9      	str	r1, [r7, #8]
 8011a9a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011aa2:	2b01      	cmp	r3, #1
 8011aa4:	d101      	bne.n	8011aaa <HAL_RTC_SetTime+0x1a>
 8011aa6:	2302      	movs	r3, #2
 8011aa8:	e089      	b.n	8011bbe <HAL_RTC_SetTime+0x12e>
 8011aaa:	68fb      	ldr	r3, [r7, #12]
 8011aac:	2201      	movs	r2, #1
 8011aae:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	2202      	movs	r2, #2
 8011ab6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	22ca      	movs	r2, #202	; 0xca
 8011ac0:	625a      	str	r2, [r3, #36]	; 0x24
 8011ac2:	68fb      	ldr	r3, [r7, #12]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	2253      	movs	r2, #83	; 0x53
 8011ac8:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8011aca:	68f8      	ldr	r0, [r7, #12]
 8011acc:	f000 f9d4 	bl	8011e78 <RTC_EnterInitMode>
 8011ad0:	4603      	mov	r3, r0
 8011ad2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8011ad4:	7cfb      	ldrb	r3, [r7, #19]
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d161      	bne.n	8011b9e <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d126      	bne.n	8011b2e <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	689b      	ldr	r3, [r3, #8]
 8011ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d102      	bne.n	8011af4 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8011aee:	68bb      	ldr	r3, [r7, #8]
 8011af0:	2200      	movs	r2, #0
 8011af2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011af4:	68bb      	ldr	r3, [r7, #8]
 8011af6:	781b      	ldrb	r3, [r3, #0]
 8011af8:	4618      	mov	r0, r3
 8011afa:	f000 fa2f 	bl	8011f5c <RTC_ByteToBcd2>
 8011afe:	4603      	mov	r3, r0
 8011b00:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011b02:	68bb      	ldr	r3, [r7, #8]
 8011b04:	785b      	ldrb	r3, [r3, #1]
 8011b06:	4618      	mov	r0, r3
 8011b08:	f000 fa28 	bl	8011f5c <RTC_ByteToBcd2>
 8011b0c:	4603      	mov	r3, r0
 8011b0e:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011b10:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8011b12:	68bb      	ldr	r3, [r7, #8]
 8011b14:	789b      	ldrb	r3, [r3, #2]
 8011b16:	4618      	mov	r0, r3
 8011b18:	f000 fa20 	bl	8011f5c <RTC_ByteToBcd2>
 8011b1c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011b1e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8011b22:	68bb      	ldr	r3, [r7, #8]
 8011b24:	78db      	ldrb	r3, [r3, #3]
 8011b26:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011b28:	4313      	orrs	r3, r2
 8011b2a:	617b      	str	r3, [r7, #20]
 8011b2c:	e018      	b.n	8011b60 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	689b      	ldr	r3, [r3, #8]
 8011b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d102      	bne.n	8011b42 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8011b3c:	68bb      	ldr	r3, [r7, #8]
 8011b3e:	2200      	movs	r2, #0
 8011b40:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011b42:	68bb      	ldr	r3, [r7, #8]
 8011b44:	781b      	ldrb	r3, [r3, #0]
 8011b46:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011b48:	68bb      	ldr	r3, [r7, #8]
 8011b4a:	785b      	ldrb	r3, [r3, #1]
 8011b4c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011b4e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8011b50:	68ba      	ldr	r2, [r7, #8]
 8011b52:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8011b54:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8011b56:	68bb      	ldr	r3, [r7, #8]
 8011b58:	78db      	ldrb	r3, [r3, #3]
 8011b5a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8011b5c:	4313      	orrs	r3, r2
 8011b5e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	681a      	ldr	r2, [r3, #0]
 8011b64:	6979      	ldr	r1, [r7, #20]
 8011b66:	4b18      	ldr	r3, [pc, #96]	; (8011bc8 <HAL_RTC_SetTime+0x138>)
 8011b68:	400b      	ands	r3, r1
 8011b6a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	689a      	ldr	r2, [r3, #8]
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8011b7a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8011b7c:	68fb      	ldr	r3, [r7, #12]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	6899      	ldr	r1, [r3, #8]
 8011b82:	68bb      	ldr	r3, [r7, #8]
 8011b84:	68da      	ldr	r2, [r3, #12]
 8011b86:	68bb      	ldr	r3, [r7, #8]
 8011b88:	691b      	ldr	r3, [r3, #16]
 8011b8a:	431a      	orrs	r2, r3
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	430a      	orrs	r2, r1
 8011b92:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8011b94:	68f8      	ldr	r0, [r7, #12]
 8011b96:	f000 f9a3 	bl	8011ee0 <RTC_ExitInitMode>
 8011b9a:	4603      	mov	r3, r0
 8011b9c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	22ff      	movs	r2, #255	; 0xff
 8011ba4:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8011ba6:	7cfb      	ldrb	r3, [r7, #19]
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d103      	bne.n	8011bb4 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	2201      	movs	r2, #1
 8011bb0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	2200      	movs	r2, #0
 8011bb8:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8011bbc:	7cfb      	ldrb	r3, [r7, #19]
}
 8011bbe:	4618      	mov	r0, r3
 8011bc0:	371c      	adds	r7, #28
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	bd90      	pop	{r4, r7, pc}
 8011bc6:	bf00      	nop
 8011bc8:	007f7f7f 	.word	0x007f7f7f

08011bcc <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8011bcc:	b580      	push	{r7, lr}
 8011bce:	b086      	sub	sp, #24
 8011bd0:	af00      	add	r7, sp, #0
 8011bd2:	60f8      	str	r0, [r7, #12]
 8011bd4:	60b9      	str	r1, [r7, #8]
 8011bd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011bde:	68bb      	ldr	r3, [r7, #8]
 8011be0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	691b      	ldr	r3, [r3, #16]
 8011be8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8011bec:	68bb      	ldr	r3, [r7, #8]
 8011bee:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	681a      	ldr	r2, [r3, #0]
 8011bf6:	4b22      	ldr	r3, [pc, #136]	; (8011c80 <HAL_RTC_GetTime+0xb4>)
 8011bf8:	4013      	ands	r3, r2
 8011bfa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8011bfc:	697b      	ldr	r3, [r7, #20]
 8011bfe:	0c1b      	lsrs	r3, r3, #16
 8011c00:	b2db      	uxtb	r3, r3
 8011c02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011c06:	b2da      	uxtb	r2, r3
 8011c08:	68bb      	ldr	r3, [r7, #8]
 8011c0a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8011c0c:	697b      	ldr	r3, [r7, #20]
 8011c0e:	0a1b      	lsrs	r3, r3, #8
 8011c10:	b2db      	uxtb	r3, r3
 8011c12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011c16:	b2da      	uxtb	r2, r3
 8011c18:	68bb      	ldr	r3, [r7, #8]
 8011c1a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 8011c1c:	697b      	ldr	r3, [r7, #20]
 8011c1e:	b2db      	uxtb	r3, r3
 8011c20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011c24:	b2da      	uxtb	r2, r3
 8011c26:	68bb      	ldr	r3, [r7, #8]
 8011c28:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8011c2a:	697b      	ldr	r3, [r7, #20]
 8011c2c:	0d9b      	lsrs	r3, r3, #22
 8011c2e:	b2db      	uxtb	r3, r3
 8011c30:	f003 0301 	and.w	r3, r3, #1
 8011c34:	b2da      	uxtb	r2, r3
 8011c36:	68bb      	ldr	r3, [r7, #8]
 8011c38:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d11a      	bne.n	8011c76 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8011c40:	68bb      	ldr	r3, [r7, #8]
 8011c42:	781b      	ldrb	r3, [r3, #0]
 8011c44:	4618      	mov	r0, r3
 8011c46:	f000 f9a9 	bl	8011f9c <RTC_Bcd2ToByte>
 8011c4a:	4603      	mov	r3, r0
 8011c4c:	461a      	mov	r2, r3
 8011c4e:	68bb      	ldr	r3, [r7, #8]
 8011c50:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8011c52:	68bb      	ldr	r3, [r7, #8]
 8011c54:	785b      	ldrb	r3, [r3, #1]
 8011c56:	4618      	mov	r0, r3
 8011c58:	f000 f9a0 	bl	8011f9c <RTC_Bcd2ToByte>
 8011c5c:	4603      	mov	r3, r0
 8011c5e:	461a      	mov	r2, r3
 8011c60:	68bb      	ldr	r3, [r7, #8]
 8011c62:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8011c64:	68bb      	ldr	r3, [r7, #8]
 8011c66:	789b      	ldrb	r3, [r3, #2]
 8011c68:	4618      	mov	r0, r3
 8011c6a:	f000 f997 	bl	8011f9c <RTC_Bcd2ToByte>
 8011c6e:	4603      	mov	r3, r0
 8011c70:	461a      	mov	r2, r3
 8011c72:	68bb      	ldr	r3, [r7, #8]
 8011c74:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8011c76:	2300      	movs	r3, #0
}
 8011c78:	4618      	mov	r0, r3
 8011c7a:	3718      	adds	r7, #24
 8011c7c:	46bd      	mov	sp, r7
 8011c7e:	bd80      	pop	{r7, pc}
 8011c80:	007f7f7f 	.word	0x007f7f7f

08011c84 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8011c84:	b590      	push	{r4, r7, lr}
 8011c86:	b087      	sub	sp, #28
 8011c88:	af00      	add	r7, sp, #0
 8011c8a:	60f8      	str	r0, [r7, #12]
 8011c8c:	60b9      	str	r1, [r7, #8]
 8011c8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8011c90:	68fb      	ldr	r3, [r7, #12]
 8011c92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011c96:	2b01      	cmp	r3, #1
 8011c98:	d101      	bne.n	8011c9e <HAL_RTC_SetDate+0x1a>
 8011c9a:	2302      	movs	r3, #2
 8011c9c:	e073      	b.n	8011d86 <HAL_RTC_SetDate+0x102>
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	2201      	movs	r2, #1
 8011ca2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	2202      	movs	r2, #2
 8011caa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	d10e      	bne.n	8011cd2 <HAL_RTC_SetDate+0x4e>
 8011cb4:	68bb      	ldr	r3, [r7, #8]
 8011cb6:	785b      	ldrb	r3, [r3, #1]
 8011cb8:	f003 0310 	and.w	r3, r3, #16
 8011cbc:	2b00      	cmp	r3, #0
 8011cbe:	d008      	beq.n	8011cd2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8011cc0:	68bb      	ldr	r3, [r7, #8]
 8011cc2:	785b      	ldrb	r3, [r3, #1]
 8011cc4:	f023 0310 	bic.w	r3, r3, #16
 8011cc8:	b2db      	uxtb	r3, r3
 8011cca:	330a      	adds	r3, #10
 8011ccc:	b2da      	uxtb	r2, r3
 8011cce:	68bb      	ldr	r3, [r7, #8]
 8011cd0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d11c      	bne.n	8011d12 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8011cd8:	68bb      	ldr	r3, [r7, #8]
 8011cda:	78db      	ldrb	r3, [r3, #3]
 8011cdc:	4618      	mov	r0, r3
 8011cde:	f000 f93d 	bl	8011f5c <RTC_ByteToBcd2>
 8011ce2:	4603      	mov	r3, r0
 8011ce4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8011ce6:	68bb      	ldr	r3, [r7, #8]
 8011ce8:	785b      	ldrb	r3, [r3, #1]
 8011cea:	4618      	mov	r0, r3
 8011cec:	f000 f936 	bl	8011f5c <RTC_ByteToBcd2>
 8011cf0:	4603      	mov	r3, r0
 8011cf2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8011cf4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8011cf6:	68bb      	ldr	r3, [r7, #8]
 8011cf8:	789b      	ldrb	r3, [r3, #2]
 8011cfa:	4618      	mov	r0, r3
 8011cfc:	f000 f92e 	bl	8011f5c <RTC_ByteToBcd2>
 8011d00:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8011d02:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8011d06:	68bb      	ldr	r3, [r7, #8]
 8011d08:	781b      	ldrb	r3, [r3, #0]
 8011d0a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8011d0c:	4313      	orrs	r3, r2
 8011d0e:	617b      	str	r3, [r7, #20]
 8011d10:	e00e      	b.n	8011d30 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8011d12:	68bb      	ldr	r3, [r7, #8]
 8011d14:	78db      	ldrb	r3, [r3, #3]
 8011d16:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8011d18:	68bb      	ldr	r3, [r7, #8]
 8011d1a:	785b      	ldrb	r3, [r3, #1]
 8011d1c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8011d1e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 8011d20:	68ba      	ldr	r2, [r7, #8]
 8011d22:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8011d24:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8011d26:	68bb      	ldr	r3, [r7, #8]
 8011d28:	781b      	ldrb	r3, [r3, #0]
 8011d2a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8011d2c:	4313      	orrs	r3, r2
 8011d2e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	22ca      	movs	r2, #202	; 0xca
 8011d36:	625a      	str	r2, [r3, #36]	; 0x24
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	2253      	movs	r2, #83	; 0x53
 8011d3e:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8011d40:	68f8      	ldr	r0, [r7, #12]
 8011d42:	f000 f899 	bl	8011e78 <RTC_EnterInitMode>
 8011d46:	4603      	mov	r3, r0
 8011d48:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8011d4a:	7cfb      	ldrb	r3, [r7, #19]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d10a      	bne.n	8011d66 <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8011d50:	68fb      	ldr	r3, [r7, #12]
 8011d52:	681a      	ldr	r2, [r3, #0]
 8011d54:	6979      	ldr	r1, [r7, #20]
 8011d56:	4b0e      	ldr	r3, [pc, #56]	; (8011d90 <HAL_RTC_SetDate+0x10c>)
 8011d58:	400b      	ands	r3, r1
 8011d5a:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8011d5c:	68f8      	ldr	r0, [r7, #12]
 8011d5e:	f000 f8bf 	bl	8011ee0 <RTC_ExitInitMode>
 8011d62:	4603      	mov	r3, r0
 8011d64:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	681b      	ldr	r3, [r3, #0]
 8011d6a:	22ff      	movs	r2, #255	; 0xff
 8011d6c:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8011d6e:	7cfb      	ldrb	r3, [r7, #19]
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d103      	bne.n	8011d7c <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8011d74:	68fb      	ldr	r3, [r7, #12]
 8011d76:	2201      	movs	r2, #1
 8011d78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	2200      	movs	r2, #0
 8011d80:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8011d84:	7cfb      	ldrb	r3, [r7, #19]


}
 8011d86:	4618      	mov	r0, r3
 8011d88:	371c      	adds	r7, #28
 8011d8a:	46bd      	mov	sp, r7
 8011d8c:	bd90      	pop	{r4, r7, pc}
 8011d8e:	bf00      	nop
 8011d90:	00ffff3f 	.word	0x00ffff3f

08011d94 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8011d94:	b580      	push	{r7, lr}
 8011d96:	b086      	sub	sp, #24
 8011d98:	af00      	add	r7, sp, #0
 8011d9a:	60f8      	str	r0, [r7, #12]
 8011d9c:	60b9      	str	r1, [r7, #8]
 8011d9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8011da0:	68fb      	ldr	r3, [r7, #12]
 8011da2:	681b      	ldr	r3, [r3, #0]
 8011da4:	685a      	ldr	r2, [r3, #4]
 8011da6:	4b21      	ldr	r3, [pc, #132]	; (8011e2c <HAL_RTC_GetDate+0x98>)
 8011da8:	4013      	ands	r3, r2
 8011daa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8011dac:	697b      	ldr	r3, [r7, #20]
 8011dae:	0c1b      	lsrs	r3, r3, #16
 8011db0:	b2da      	uxtb	r2, r3
 8011db2:	68bb      	ldr	r3, [r7, #8]
 8011db4:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8011db6:	697b      	ldr	r3, [r7, #20]
 8011db8:	0a1b      	lsrs	r3, r3, #8
 8011dba:	b2db      	uxtb	r3, r3
 8011dbc:	f003 031f 	and.w	r3, r3, #31
 8011dc0:	b2da      	uxtb	r2, r3
 8011dc2:	68bb      	ldr	r3, [r7, #8]
 8011dc4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8011dc6:	697b      	ldr	r3, [r7, #20]
 8011dc8:	b2db      	uxtb	r3, r3
 8011dca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011dce:	b2da      	uxtb	r2, r3
 8011dd0:	68bb      	ldr	r3, [r7, #8]
 8011dd2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8011dd4:	697b      	ldr	r3, [r7, #20]
 8011dd6:	0b5b      	lsrs	r3, r3, #13
 8011dd8:	b2db      	uxtb	r3, r3
 8011dda:	f003 0307 	and.w	r3, r3, #7
 8011dde:	b2da      	uxtb	r2, r3
 8011de0:	68bb      	ldr	r3, [r7, #8]
 8011de2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d11a      	bne.n	8011e20 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8011dea:	68bb      	ldr	r3, [r7, #8]
 8011dec:	78db      	ldrb	r3, [r3, #3]
 8011dee:	4618      	mov	r0, r3
 8011df0:	f000 f8d4 	bl	8011f9c <RTC_Bcd2ToByte>
 8011df4:	4603      	mov	r3, r0
 8011df6:	461a      	mov	r2, r3
 8011df8:	68bb      	ldr	r3, [r7, #8]
 8011dfa:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8011dfc:	68bb      	ldr	r3, [r7, #8]
 8011dfe:	785b      	ldrb	r3, [r3, #1]
 8011e00:	4618      	mov	r0, r3
 8011e02:	f000 f8cb 	bl	8011f9c <RTC_Bcd2ToByte>
 8011e06:	4603      	mov	r3, r0
 8011e08:	461a      	mov	r2, r3
 8011e0a:	68bb      	ldr	r3, [r7, #8]
 8011e0c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8011e0e:	68bb      	ldr	r3, [r7, #8]
 8011e10:	789b      	ldrb	r3, [r3, #2]
 8011e12:	4618      	mov	r0, r3
 8011e14:	f000 f8c2 	bl	8011f9c <RTC_Bcd2ToByte>
 8011e18:	4603      	mov	r3, r0
 8011e1a:	461a      	mov	r2, r3
 8011e1c:	68bb      	ldr	r3, [r7, #8]
 8011e1e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8011e20:	2300      	movs	r3, #0
}
 8011e22:	4618      	mov	r0, r3
 8011e24:	3718      	adds	r7, #24
 8011e26:	46bd      	mov	sp, r7
 8011e28:	bd80      	pop	{r7, pc}
 8011e2a:	bf00      	nop
 8011e2c:	00ffff3f 	.word	0x00ffff3f

08011e30 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8011e30:	b580      	push	{r7, lr}
 8011e32:	b084      	sub	sp, #16
 8011e34:	af00      	add	r7, sp, #0
 8011e36:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	4a0d      	ldr	r2, [pc, #52]	; (8011e74 <HAL_RTC_WaitForSynchro+0x44>)
 8011e3e:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 8011e40:	f7f4 f85a 	bl	8005ef8 <HAL_GetTick>
 8011e44:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8011e46:	e009      	b.n	8011e5c <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8011e48:	f7f4 f856 	bl	8005ef8 <HAL_GetTick>
 8011e4c:	4602      	mov	r2, r0
 8011e4e:	68fb      	ldr	r3, [r7, #12]
 8011e50:	1ad3      	subs	r3, r2, r3
 8011e52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011e56:	d901      	bls.n	8011e5c <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 8011e58:	2303      	movs	r3, #3
 8011e5a:	e007      	b.n	8011e6c <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8011e5c:	687b      	ldr	r3, [r7, #4]
 8011e5e:	681b      	ldr	r3, [r3, #0]
 8011e60:	68db      	ldr	r3, [r3, #12]
 8011e62:	f003 0320 	and.w	r3, r3, #32
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d0ee      	beq.n	8011e48 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 8011e6a:	2300      	movs	r3, #0
}
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	3710      	adds	r7, #16
 8011e70:	46bd      	mov	sp, r7
 8011e72:	bd80      	pop	{r7, pc}
 8011e74:	0003ff5f 	.word	0x0003ff5f

08011e78 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	b084      	sub	sp, #16
 8011e7c:	af00      	add	r7, sp, #0
 8011e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8011e80:	2300      	movs	r3, #0
 8011e82:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	68db      	ldr	r3, [r3, #12]
 8011e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	d120      	bne.n	8011ed4 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011e9a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8011e9c:	f7f4 f82c 	bl	8005ef8 <HAL_GetTick>
 8011ea0:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8011ea2:	e00d      	b.n	8011ec0 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8011ea4:	f7f4 f828 	bl	8005ef8 <HAL_GetTick>
 8011ea8:	4602      	mov	r2, r0
 8011eaa:	68bb      	ldr	r3, [r7, #8]
 8011eac:	1ad3      	subs	r3, r2, r3
 8011eae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8011eb2:	d905      	bls.n	8011ec0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8011eb4:	2303      	movs	r3, #3
 8011eb6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	2203      	movs	r2, #3
 8011ebc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	681b      	ldr	r3, [r3, #0]
 8011ec4:	68db      	ldr	r3, [r3, #12]
 8011ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	d102      	bne.n	8011ed4 <RTC_EnterInitMode+0x5c>
 8011ece:	7bfb      	ldrb	r3, [r7, #15]
 8011ed0:	2b03      	cmp	r3, #3
 8011ed2:	d1e7      	bne.n	8011ea4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8011ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ed6:	4618      	mov	r0, r3
 8011ed8:	3710      	adds	r7, #16
 8011eda:	46bd      	mov	sp, r7
 8011edc:	bd80      	pop	{r7, pc}
	...

08011ee0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8011ee0:	b580      	push	{r7, lr}
 8011ee2:	b084      	sub	sp, #16
 8011ee4:	af00      	add	r7, sp, #0
 8011ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011ee8:	2300      	movs	r3, #0
 8011eea:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8011eec:	4b1a      	ldr	r3, [pc, #104]	; (8011f58 <RTC_ExitInitMode+0x78>)
 8011eee:	68db      	ldr	r3, [r3, #12]
 8011ef0:	4a19      	ldr	r2, [pc, #100]	; (8011f58 <RTC_ExitInitMode+0x78>)
 8011ef2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011ef6:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8011ef8:	4b17      	ldr	r3, [pc, #92]	; (8011f58 <RTC_ExitInitMode+0x78>)
 8011efa:	689b      	ldr	r3, [r3, #8]
 8011efc:	f003 0320 	and.w	r3, r3, #32
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d10c      	bne.n	8011f1e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8011f04:	6878      	ldr	r0, [r7, #4]
 8011f06:	f7ff ff93 	bl	8011e30 <HAL_RTC_WaitForSynchro>
 8011f0a:	4603      	mov	r3, r0
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d01e      	beq.n	8011f4e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	2203      	movs	r2, #3
 8011f14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8011f18:	2303      	movs	r3, #3
 8011f1a:	73fb      	strb	r3, [r7, #15]
 8011f1c:	e017      	b.n	8011f4e <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8011f1e:	4b0e      	ldr	r3, [pc, #56]	; (8011f58 <RTC_ExitInitMode+0x78>)
 8011f20:	689b      	ldr	r3, [r3, #8]
 8011f22:	4a0d      	ldr	r2, [pc, #52]	; (8011f58 <RTC_ExitInitMode+0x78>)
 8011f24:	f023 0320 	bic.w	r3, r3, #32
 8011f28:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8011f2a:	6878      	ldr	r0, [r7, #4]
 8011f2c:	f7ff ff80 	bl	8011e30 <HAL_RTC_WaitForSynchro>
 8011f30:	4603      	mov	r3, r0
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	d005      	beq.n	8011f42 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	2203      	movs	r2, #3
 8011f3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8011f3e:	2303      	movs	r3, #3
 8011f40:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8011f42:	4b05      	ldr	r3, [pc, #20]	; (8011f58 <RTC_ExitInitMode+0x78>)
 8011f44:	689b      	ldr	r3, [r3, #8]
 8011f46:	4a04      	ldr	r2, [pc, #16]	; (8011f58 <RTC_ExitInitMode+0x78>)
 8011f48:	f043 0320 	orr.w	r3, r3, #32
 8011f4c:	6093      	str	r3, [r2, #8]
  }

  return status;
 8011f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f50:	4618      	mov	r0, r3
 8011f52:	3710      	adds	r7, #16
 8011f54:	46bd      	mov	sp, r7
 8011f56:	bd80      	pop	{r7, pc}
 8011f58:	58004000 	.word	0x58004000

08011f5c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8011f5c:	b480      	push	{r7}
 8011f5e:	b085      	sub	sp, #20
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	4603      	mov	r3, r0
 8011f64:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8011f66:	2300      	movs	r3, #0
 8011f68:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 8011f6a:	79fb      	ldrb	r3, [r7, #7]
 8011f6c:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 8011f6e:	e005      	b.n	8011f7c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	3301      	adds	r3, #1
 8011f74:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 8011f76:	7afb      	ldrb	r3, [r7, #11]
 8011f78:	3b0a      	subs	r3, #10
 8011f7a:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 8011f7c:	7afb      	ldrb	r3, [r7, #11]
 8011f7e:	2b09      	cmp	r3, #9
 8011f80:	d8f6      	bhi.n	8011f70 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8011f82:	68fb      	ldr	r3, [r7, #12]
 8011f84:	b2db      	uxtb	r3, r3
 8011f86:	011b      	lsls	r3, r3, #4
 8011f88:	b2da      	uxtb	r2, r3
 8011f8a:	7afb      	ldrb	r3, [r7, #11]
 8011f8c:	4313      	orrs	r3, r2
 8011f8e:	b2db      	uxtb	r3, r3
}
 8011f90:	4618      	mov	r0, r3
 8011f92:	3714      	adds	r7, #20
 8011f94:	46bd      	mov	sp, r7
 8011f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f9a:	4770      	bx	lr

08011f9c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8011f9c:	b480      	push	{r7}
 8011f9e:	b085      	sub	sp, #20
 8011fa0:	af00      	add	r7, sp, #0
 8011fa2:	4603      	mov	r3, r0
 8011fa4:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8011fa6:	79fb      	ldrb	r3, [r7, #7]
 8011fa8:	091b      	lsrs	r3, r3, #4
 8011faa:	b2db      	uxtb	r3, r3
 8011fac:	461a      	mov	r2, r3
 8011fae:	0092      	lsls	r2, r2, #2
 8011fb0:	4413      	add	r3, r2
 8011fb2:	005b      	lsls	r3, r3, #1
 8011fb4:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8011fb6:	79fb      	ldrb	r3, [r7, #7]
 8011fb8:	f003 030f 	and.w	r3, r3, #15
 8011fbc:	b2da      	uxtb	r2, r3
 8011fbe:	7bfb      	ldrb	r3, [r7, #15]
 8011fc0:	4413      	add	r3, r2
 8011fc2:	b2db      	uxtb	r3, r3
}
 8011fc4:	4618      	mov	r0, r3
 8011fc6:	3714      	adds	r7, #20
 8011fc8:	46bd      	mov	sp, r7
 8011fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fce:	4770      	bx	lr

08011fd0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011fd0:	b580      	push	{r7, lr}
 8011fd2:	b084      	sub	sp, #16
 8011fd4:	af00      	add	r7, sp, #0
 8011fd6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d101      	bne.n	8011fe2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8011fde:	2301      	movs	r3, #1
 8011fe0:	e10f      	b.n	8012202 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	2200      	movs	r2, #0
 8011fe6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	4a87      	ldr	r2, [pc, #540]	; (801220c <HAL_SPI_Init+0x23c>)
 8011fee:	4293      	cmp	r3, r2
 8011ff0:	d00f      	beq.n	8012012 <HAL_SPI_Init+0x42>
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	681b      	ldr	r3, [r3, #0]
 8011ff6:	4a86      	ldr	r2, [pc, #536]	; (8012210 <HAL_SPI_Init+0x240>)
 8011ff8:	4293      	cmp	r3, r2
 8011ffa:	d00a      	beq.n	8012012 <HAL_SPI_Init+0x42>
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	681b      	ldr	r3, [r3, #0]
 8012000:	4a84      	ldr	r2, [pc, #528]	; (8012214 <HAL_SPI_Init+0x244>)
 8012002:	4293      	cmp	r3, r2
 8012004:	d005      	beq.n	8012012 <HAL_SPI_Init+0x42>
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	68db      	ldr	r3, [r3, #12]
 801200a:	2b0f      	cmp	r3, #15
 801200c:	d901      	bls.n	8012012 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 801200e:	2301      	movs	r3, #1
 8012010:	e0f7      	b.n	8012202 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8012012:	6878      	ldr	r0, [r7, #4]
 8012014:	f000 fd60 	bl	8012ad8 <SPI_GetPacketSize>
 8012018:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	4a7b      	ldr	r2, [pc, #492]	; (801220c <HAL_SPI_Init+0x23c>)
 8012020:	4293      	cmp	r3, r2
 8012022:	d00c      	beq.n	801203e <HAL_SPI_Init+0x6e>
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	4a79      	ldr	r2, [pc, #484]	; (8012210 <HAL_SPI_Init+0x240>)
 801202a:	4293      	cmp	r3, r2
 801202c:	d007      	beq.n	801203e <HAL_SPI_Init+0x6e>
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	4a78      	ldr	r2, [pc, #480]	; (8012214 <HAL_SPI_Init+0x244>)
 8012034:	4293      	cmp	r3, r2
 8012036:	d002      	beq.n	801203e <HAL_SPI_Init+0x6e>
 8012038:	68fb      	ldr	r3, [r7, #12]
 801203a:	2b08      	cmp	r3, #8
 801203c:	d811      	bhi.n	8012062 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8012042:	4a72      	ldr	r2, [pc, #456]	; (801220c <HAL_SPI_Init+0x23c>)
 8012044:	4293      	cmp	r3, r2
 8012046:	d009      	beq.n	801205c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	4a70      	ldr	r2, [pc, #448]	; (8012210 <HAL_SPI_Init+0x240>)
 801204e:	4293      	cmp	r3, r2
 8012050:	d004      	beq.n	801205c <HAL_SPI_Init+0x8c>
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	681b      	ldr	r3, [r3, #0]
 8012056:	4a6f      	ldr	r2, [pc, #444]	; (8012214 <HAL_SPI_Init+0x244>)
 8012058:	4293      	cmp	r3, r2
 801205a:	d104      	bne.n	8012066 <HAL_SPI_Init+0x96>
 801205c:	68fb      	ldr	r3, [r7, #12]
 801205e:	2b10      	cmp	r3, #16
 8012060:	d901      	bls.n	8012066 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8012062:	2301      	movs	r3, #1
 8012064:	e0cd      	b.n	8012202 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 801206c:	b2db      	uxtb	r3, r3
 801206e:	2b00      	cmp	r3, #0
 8012070:	d106      	bne.n	8012080 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	2200      	movs	r2, #0
 8012076:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801207a:	6878      	ldr	r0, [r7, #4]
 801207c:	f7f2 fa08 	bl	8004490 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	2202      	movs	r2, #2
 8012084:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	681a      	ldr	r2, [r3, #0]
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	681b      	ldr	r3, [r3, #0]
 8012092:	f022 0201 	bic.w	r2, r2, #1
 8012096:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8012098:	687b      	ldr	r3, [r7, #4]
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	689b      	ldr	r3, [r3, #8]
 801209e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80120a2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	699b      	ldr	r3, [r3, #24]
 80120a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80120ac:	d119      	bne.n	80120e2 <HAL_SPI_Init+0x112>
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	685b      	ldr	r3, [r3, #4]
 80120b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80120b6:	d103      	bne.n	80120c0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d008      	beq.n	80120d2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d10c      	bne.n	80120e2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80120cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80120d0:	d107      	bne.n	80120e2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	681a      	ldr	r2, [r3, #0]
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80120e0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	685b      	ldr	r3, [r3, #4]
 80120e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d00f      	beq.n	801210e <HAL_SPI_Init+0x13e>
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	68db      	ldr	r3, [r3, #12]
 80120f2:	2b06      	cmp	r3, #6
 80120f4:	d90b      	bls.n	801210e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	681b      	ldr	r3, [r3, #0]
 8012108:	430a      	orrs	r2, r1
 801210a:	601a      	str	r2, [r3, #0]
 801210c:	e007      	b.n	801211e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	681b      	ldr	r3, [r3, #0]
 8012112:	681a      	ldr	r2, [r3, #0]
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801211c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	69da      	ldr	r2, [r3, #28]
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012126:	431a      	orrs	r2, r3
 8012128:	68bb      	ldr	r3, [r7, #8]
 801212a:	431a      	orrs	r2, r3
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012130:	ea42 0103 	orr.w	r1, r2, r3
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	68da      	ldr	r2, [r3, #12]
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	430a      	orrs	r2, r1
 801213e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012148:	431a      	orrs	r2, r3
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801214e:	431a      	orrs	r2, r3
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	699b      	ldr	r3, [r3, #24]
 8012154:	431a      	orrs	r2, r3
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	691b      	ldr	r3, [r3, #16]
 801215a:	431a      	orrs	r2, r3
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	695b      	ldr	r3, [r3, #20]
 8012160:	431a      	orrs	r2, r3
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	6a1b      	ldr	r3, [r3, #32]
 8012166:	431a      	orrs	r2, r3
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	685b      	ldr	r3, [r3, #4]
 801216c:	431a      	orrs	r2, r3
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012172:	431a      	orrs	r2, r3
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	689b      	ldr	r3, [r3, #8]
 8012178:	431a      	orrs	r2, r3
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801217e:	ea42 0103 	orr.w	r1, r2, r3
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	681b      	ldr	r3, [r3, #0]
 801218a:	430a      	orrs	r2, r1
 801218c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	685b      	ldr	r3, [r3, #4]
 8012192:	2b00      	cmp	r3, #0
 8012194:	d113      	bne.n	80121be <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	689b      	ldr	r3, [r3, #8]
 801219c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80121a8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	681b      	ldr	r3, [r3, #0]
 80121ae:	689b      	ldr	r3, [r3, #8]
 80121b0:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	681b      	ldr	r3, [r3, #0]
 80121b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80121bc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	f022 0201 	bic.w	r2, r2, #1
 80121cc:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80121ce:	687b      	ldr	r3, [r7, #4]
 80121d0:	685b      	ldr	r3, [r3, #4]
 80121d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d00a      	beq.n	80121f0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	68db      	ldr	r3, [r3, #12]
 80121e0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80121e4:	687b      	ldr	r3, [r7, #4]
 80121e6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	430a      	orrs	r2, r1
 80121ee:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	2200      	movs	r2, #0
 80121f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	2201      	movs	r2, #1
 80121fc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8012200:	2300      	movs	r3, #0
}
 8012202:	4618      	mov	r0, r3
 8012204:	3710      	adds	r7, #16
 8012206:	46bd      	mov	sp, r7
 8012208:	bd80      	pop	{r7, pc}
 801220a:	bf00      	nop
 801220c:	40013000 	.word	0x40013000
 8012210:	40003800 	.word	0x40003800
 8012214:	40003c00 	.word	0x40003c00

08012218 <HAL_SPI_Receive_DMA>:
  * @param  Size : amount of data to be sent
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8012218:	b580      	push	{r7, lr}
 801221a:	b084      	sub	sp, #16
 801221c:	af00      	add	r7, sp, #0
 801221e:	60f8      	str	r0, [r7, #12]
 8012220:	60b9      	str	r1, [r7, #8]
 8012222:	4613      	mov	r3, r2
 8012224:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));


  if (hspi->State != HAL_SPI_STATE_READY)
 8012226:	68fb      	ldr	r3, [r7, #12]
 8012228:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 801222c:	b2db      	uxtb	r3, r3
 801222e:	2b01      	cmp	r3, #1
 8012230:	d005      	beq.n	801223e <HAL_SPI_Receive_DMA+0x26>
  {
    __HAL_UNLOCK(hspi);
 8012232:	68fb      	ldr	r3, [r7, #12]
 8012234:	2200      	movs	r2, #0
 8012236:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return HAL_BUSY;
 801223a:	2302      	movs	r3, #2
 801223c:	e127      	b.n	801248e <HAL_SPI_Receive_DMA+0x276>
  }

  if ((pData == NULL) || (Size == 0UL))
 801223e:	68bb      	ldr	r3, [r7, #8]
 8012240:	2b00      	cmp	r3, #0
 8012242:	d002      	beq.n	801224a <HAL_SPI_Receive_DMA+0x32>
 8012244:	88fb      	ldrh	r3, [r7, #6]
 8012246:	2b00      	cmp	r3, #0
 8012248:	d105      	bne.n	8012256 <HAL_SPI_Receive_DMA+0x3e>
  {
    __HAL_UNLOCK(hspi);
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	2200      	movs	r2, #0
 801224e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return HAL_ERROR;
 8012252:	2301      	movs	r3, #1
 8012254:	e11b      	b.n	801248e <HAL_SPI_Receive_DMA+0x276>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801225c:	2b01      	cmp	r3, #1
 801225e:	d101      	bne.n	8012264 <HAL_SPI_Receive_DMA+0x4c>
 8012260:	2302      	movs	r3, #2
 8012262:	e114      	b.n	801248e <HAL_SPI_Receive_DMA+0x276>
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	2201      	movs	r2, #1
 8012268:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 801226c:	68fb      	ldr	r3, [r7, #12]
 801226e:	2204      	movs	r2, #4
 8012270:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012274:	68fb      	ldr	r3, [r7, #12]
 8012276:	2200      	movs	r2, #0
 8012278:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 801227c:	68fb      	ldr	r3, [r7, #12]
 801227e:	68ba      	ldr	r2, [r7, #8]
 8012280:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	88fa      	ldrh	r2, [r7, #6]
 8012286:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	88fa      	ldrh	r2, [r7, #6]
 801228e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	2200      	movs	r2, #0
 8012296:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8012298:	68fb      	ldr	r3, [r7, #12]
 801229a:	2200      	movs	r2, #0
 801229c:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->TxXferSize  = (uint16_t) 0UL;
 801229e:	68fb      	ldr	r3, [r7, #12]
 80122a0:	2200      	movs	r2, #0
 80122a2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80122a6:	68fb      	ldr	r3, [r7, #12]
 80122a8:	2200      	movs	r2, #0
 80122aa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	689b      	ldr	r3, [r3, #8]
 80122b2:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80122b6:	d108      	bne.n	80122ca <HAL_SPI_Receive_DMA+0xb2>
  {
    SPI_1LINE_RX(hspi);
 80122b8:	68fb      	ldr	r3, [r7, #12]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	681a      	ldr	r2, [r3, #0]
 80122be:	68fb      	ldr	r3, [r7, #12]
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80122c6:	601a      	str	r2, [r3, #0]
 80122c8:	e009      	b.n	80122de <HAL_SPI_Receive_DMA+0xc6>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80122ca:	68fb      	ldr	r3, [r7, #12]
 80122cc:	681b      	ldr	r3, [r3, #0]
 80122ce:	68db      	ldr	r3, [r3, #12]
 80122d0:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	681b      	ldr	r3, [r3, #0]
 80122d8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80122dc:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80122de:	68fb      	ldr	r3, [r7, #12]
 80122e0:	68db      	ldr	r3, [r3, #12]
 80122e2:	2b0f      	cmp	r3, #15
 80122e4:	d905      	bls.n	80122f2 <HAL_SPI_Receive_DMA+0xda>
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80122ea:	699b      	ldr	r3, [r3, #24]
 80122ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80122f0:	d10f      	bne.n	8012312 <HAL_SPI_Receive_DMA+0xfa>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80122f2:	68fb      	ldr	r3, [r7, #12]
 80122f4:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80122f6:	2b07      	cmp	r3, #7
 80122f8:	d911      	bls.n	801231e <HAL_SPI_Receive_DMA+0x106>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80122fe:	699b      	ldr	r3, [r3, #24]
 8012300:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012304:	d00b      	beq.n	801231e <HAL_SPI_Receive_DMA+0x106>
                                                     (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 8012306:	68fb      	ldr	r3, [r7, #12]
 8012308:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801230a:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 801230c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012310:	d005      	beq.n	801231e <HAL_SPI_Receive_DMA+0x106>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 8012312:	68fb      	ldr	r3, [r7, #12]
 8012314:	2200      	movs	r2, #0
 8012316:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return HAL_ERROR;
 801231a:	2301      	movs	r3, #1
 801231c:	e0b7      	b.n	801248e <HAL_SPI_Receive_DMA+0x276>
  }

  /* Clear RXDMAEN bit */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 801231e:	68fb      	ldr	r3, [r7, #12]
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	689a      	ldr	r2, [r3, #8]
 8012324:	68fb      	ldr	r3, [r7, #12]
 8012326:	681b      	ldr	r3, [r3, #0]
 8012328:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 801232c:	609a      	str	r2, [r3, #8]

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 801232e:	68fb      	ldr	r3, [r7, #12]
 8012330:	68db      	ldr	r3, [r3, #12]
 8012332:	2b07      	cmp	r3, #7
 8012334:	d820      	bhi.n	8012378 <HAL_SPI_Receive_DMA+0x160>
  {
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8012336:	68fb      	ldr	r3, [r7, #12]
 8012338:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801233a:	699b      	ldr	r3, [r3, #24]
 801233c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012340:	d109      	bne.n	8012356 <HAL_SPI_Receive_DMA+0x13e>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8012342:	68fb      	ldr	r3, [r7, #12]
 8012344:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8012348:	b29b      	uxth	r3, r3
 801234a:	3301      	adds	r3, #1
 801234c:	105b      	asrs	r3, r3, #1
 801234e:	b29a      	uxth	r2, r3
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801235a:	699b      	ldr	r3, [r3, #24]
 801235c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012360:	d11e      	bne.n	80123a0 <HAL_SPI_Receive_DMA+0x188>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8012368:	b29b      	uxth	r3, r3
 801236a:	3303      	adds	r3, #3
 801236c:	109b      	asrs	r3, r3, #2
 801236e:	b29a      	uxth	r2, r3
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8012376:	e013      	b.n	80123a0 <HAL_SPI_Receive_DMA+0x188>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8012378:	68fb      	ldr	r3, [r7, #12]
 801237a:	68db      	ldr	r3, [r3, #12]
 801237c:	2b0f      	cmp	r3, #15
 801237e:	d80f      	bhi.n	80123a0 <HAL_SPI_Receive_DMA+0x188>
  {
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8012380:	68fb      	ldr	r3, [r7, #12]
 8012382:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012384:	699b      	ldr	r3, [r3, #24]
 8012386:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801238a:	d109      	bne.n	80123a0 <HAL_SPI_Receive_DMA+0x188>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 801238c:	68fb      	ldr	r3, [r7, #12]
 801238e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8012392:	b29b      	uxth	r3, r3
 8012394:	3301      	adds	r3, #1
 8012396:	105b      	asrs	r3, r3, #1
 8012398:	b29a      	uxth	r2, r3
 801239a:	68fb      	ldr	r3, [r7, #12]
 801239c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80123a0:	68fb      	ldr	r3, [r7, #12]
 80123a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80123a4:	4a3c      	ldr	r2, [pc, #240]	; (8012498 <HAL_SPI_Receive_DMA+0x280>)
 80123a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80123ac:	4a3b      	ldr	r2, [pc, #236]	; (801249c <HAL_SPI_Receive_DMA+0x284>)
 80123ae:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80123b0:	68fb      	ldr	r3, [r7, #12]
 80123b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80123b4:	4a3a      	ldr	r2, [pc, #232]	; (80124a0 <HAL_SPI_Receive_DMA+0x288>)
 80123b6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80123b8:	68fb      	ldr	r3, [r7, #12]
 80123ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80123bc:	2200      	movs	r2, #0
 80123be:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	3330      	adds	r3, #48	; 0x30
 80123ca:	4619      	mov	r1, r3
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80123d0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80123d2:	68fb      	ldr	r3, [r7, #12]
 80123d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80123d8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 80123da:	f7f6 fa11 	bl	8008800 <HAL_DMA_Start_IT>
 80123de:	4603      	mov	r3, r0
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d011      	beq.n	8012408 <HAL_SPI_Receive_DMA+0x1f0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80123ea:	f043 0210 	orr.w	r2, r3, #16
 80123ee:	68fb      	ldr	r3, [r7, #12]
 80123f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 80123f4:	68fb      	ldr	r3, [r7, #12]
 80123f6:	2201      	movs	r2, #1
 80123f8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 80123fc:	68fb      	ldr	r3, [r7, #12]
 80123fe:	2200      	movs	r2, #0
 8012400:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    return HAL_ERROR;
 8012404:	2301      	movs	r3, #1
 8012406:	e042      	b.n	801248e <HAL_SPI_Receive_DMA+0x276>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801240c:	69db      	ldr	r3, [r3, #28]
 801240e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012412:	d108      	bne.n	8012426 <HAL_SPI_Receive_DMA+0x20e>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	6859      	ldr	r1, [r3, #4]
 801241a:	68fb      	ldr	r3, [r7, #12]
 801241c:	681a      	ldr	r2, [r3, #0]
 801241e:	4b21      	ldr	r3, [pc, #132]	; (80124a4 <HAL_SPI_Receive_DMA+0x28c>)
 8012420:	400b      	ands	r3, r1
 8012422:	6053      	str	r3, [r2, #4]
 8012424:	e009      	b.n	801243a <HAL_SPI_Receive_DMA+0x222>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8012426:	68fb      	ldr	r3, [r7, #12]
 8012428:	681b      	ldr	r3, [r3, #0]
 801242a:	685a      	ldr	r2, [r3, #4]
 801242c:	4b1d      	ldr	r3, [pc, #116]	; (80124a4 <HAL_SPI_Receive_DMA+0x28c>)
 801242e:	4013      	ands	r3, r2
 8012430:	88f9      	ldrh	r1, [r7, #6]
 8012432:	68fa      	ldr	r2, [r7, #12]
 8012434:	6812      	ldr	r2, [r2, #0]
 8012436:	430b      	orrs	r3, r1
 8012438:	6053      	str	r3, [r2, #4]
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 801243a:	68fb      	ldr	r3, [r7, #12]
 801243c:	681b      	ldr	r3, [r3, #0]
 801243e:	689a      	ldr	r2, [r3, #8]
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8012448:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 801244a:	68fb      	ldr	r3, [r7, #12]
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	691a      	ldr	r2, [r3, #16]
 8012450:	68fb      	ldr	r3, [r7, #12]
 8012452:	681b      	ldr	r3, [r3, #0]
 8012454:	f442 7250 	orr.w	r2, r2, #832	; 0x340
 8012458:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801245a:	68fb      	ldr	r3, [r7, #12]
 801245c:	681b      	ldr	r3, [r3, #0]
 801245e:	681a      	ldr	r2, [r3, #0]
 8012460:	68fb      	ldr	r3, [r7, #12]
 8012462:	681b      	ldr	r3, [r3, #0]
 8012464:	f042 0201 	orr.w	r2, r2, #1
 8012468:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801246a:	68fb      	ldr	r3, [r7, #12]
 801246c:	685b      	ldr	r3, [r3, #4]
 801246e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8012472:	d107      	bne.n	8012484 <HAL_SPI_Receive_DMA+0x26c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	681a      	ldr	r2, [r3, #0]
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	681b      	ldr	r3, [r3, #0]
 801247e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8012482:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	2200      	movs	r2, #0
 8012488:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801248c:	2300      	movs	r3, #0
}
 801248e:	4618      	mov	r0, r3
 8012490:	3710      	adds	r7, #16
 8012492:	46bd      	mov	sp, r7
 8012494:	bd80      	pop	{r7, pc}
 8012496:	bf00      	nop
 8012498:	08012903 	.word	0x08012903
 801249c:	080128bd 	.word	0x080128bd
 80124a0:	0801291f 	.word	0x0801291f
 80124a4:	ffff0000 	.word	0xffff0000

080124a8 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80124a8:	b580      	push	{r7, lr}
 80124aa:	b08a      	sub	sp, #40	; 0x28
 80124ac:	af00      	add	r7, sp, #0
 80124ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	681b      	ldr	r3, [r3, #0]
 80124b4:	691b      	ldr	r3, [r3, #16]
 80124b6:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	695b      	ldr	r3, [r3, #20]
 80124be:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80124c0:	6a3a      	ldr	r2, [r7, #32]
 80124c2:	69fb      	ldr	r3, [r7, #28]
 80124c4:	4013      	ands	r3, r2
 80124c6:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	681b      	ldr	r3, [r3, #0]
 80124cc:	689b      	ldr	r3, [r3, #8]
 80124ce:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80124d0:	2300      	movs	r3, #0
 80124d2:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80124da:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	3330      	adds	r3, #48	; 0x30
 80124e2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80124e4:	69fb      	ldr	r3, [r7, #28]
 80124e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d010      	beq.n	8012510 <HAL_SPI_IRQHandler+0x68>
 80124ee:	6a3b      	ldr	r3, [r7, #32]
 80124f0:	f003 0308 	and.w	r3, r3, #8
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d00b      	beq.n	8012510 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	699a      	ldr	r2, [r3, #24]
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	681b      	ldr	r3, [r3, #0]
 8012502:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8012506:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8012508:	6878      	ldr	r0, [r7, #4]
 801250a:	f000 f9cd 	bl	80128a8 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 801250e:	e192      	b.n	8012836 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8012510:	69bb      	ldr	r3, [r7, #24]
 8012512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012516:	2b00      	cmp	r3, #0
 8012518:	d113      	bne.n	8012542 <HAL_SPI_IRQHandler+0x9a>
 801251a:	69bb      	ldr	r3, [r7, #24]
 801251c:	f003 0320 	and.w	r3, r3, #32
 8012520:	2b00      	cmp	r3, #0
 8012522:	d10e      	bne.n	8012542 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8012524:	69bb      	ldr	r3, [r7, #24]
 8012526:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 801252a:	2b00      	cmp	r3, #0
 801252c:	d009      	beq.n	8012542 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012532:	6878      	ldr	r0, [r7, #4]
 8012534:	4798      	blx	r3
    hspi->RxISR(hspi);
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801253a:	6878      	ldr	r0, [r7, #4]
 801253c:	4798      	blx	r3
    handled = 1UL;
 801253e:	2301      	movs	r3, #1
 8012540:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8012542:	69bb      	ldr	r3, [r7, #24]
 8012544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012548:	2b00      	cmp	r3, #0
 801254a:	d10f      	bne.n	801256c <HAL_SPI_IRQHandler+0xc4>
 801254c:	69bb      	ldr	r3, [r7, #24]
 801254e:	f003 0301 	and.w	r3, r3, #1
 8012552:	2b00      	cmp	r3, #0
 8012554:	d00a      	beq.n	801256c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8012556:	69bb      	ldr	r3, [r7, #24]
 8012558:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 801255c:	2b00      	cmp	r3, #0
 801255e:	d105      	bne.n	801256c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012564:	6878      	ldr	r0, [r7, #4]
 8012566:	4798      	blx	r3
    handled = 1UL;
 8012568:	2301      	movs	r3, #1
 801256a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 801256c:	69bb      	ldr	r3, [r7, #24]
 801256e:	f003 0320 	and.w	r3, r3, #32
 8012572:	2b00      	cmp	r3, #0
 8012574:	d10f      	bne.n	8012596 <HAL_SPI_IRQHandler+0xee>
 8012576:	69bb      	ldr	r3, [r7, #24]
 8012578:	f003 0302 	and.w	r3, r3, #2
 801257c:	2b00      	cmp	r3, #0
 801257e:	d00a      	beq.n	8012596 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8012580:	69bb      	ldr	r3, [r7, #24]
 8012582:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8012586:	2b00      	cmp	r3, #0
 8012588:	d105      	bne.n	8012596 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801258e:	6878      	ldr	r0, [r7, #4]
 8012590:	4798      	blx	r3
    handled = 1UL;
 8012592:	2301      	movs	r3, #1
 8012594:	627b      	str	r3, [r7, #36]	; 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8012596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012598:	2b00      	cmp	r3, #0
 801259a:	f040 8147 	bne.w	801282c <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 801259e:	69bb      	ldr	r3, [r7, #24]
 80125a0:	f003 0308 	and.w	r3, r3, #8
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	f000 808b 	beq.w	80126c0 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	699a      	ldr	r2, [r3, #24]
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	f042 0208 	orr.w	r2, r2, #8
 80125b8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	699a      	ldr	r2, [r3, #24]
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	681b      	ldr	r3, [r3, #0]
 80125c4:	f042 0210 	orr.w	r2, r2, #16
 80125c8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	699a      	ldr	r2, [r3, #24]
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80125d8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	691a      	ldr	r2, [r3, #16]
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	681b      	ldr	r3, [r3, #0]
 80125e4:	f022 0208 	bic.w	r2, r2, #8
 80125e8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	689b      	ldr	r3, [r3, #8]
 80125f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d13d      	bne.n	8012674 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80125f8:	e036      	b.n	8012668 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80125fa:	687b      	ldr	r3, [r7, #4]
 80125fc:	68db      	ldr	r3, [r3, #12]
 80125fe:	2b0f      	cmp	r3, #15
 8012600:	d90b      	bls.n	801261a <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	681a      	ldr	r2, [r3, #0]
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801260a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 801260c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012612:	1d1a      	adds	r2, r3, #4
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	665a      	str	r2, [r3, #100]	; 0x64
 8012618:	e01d      	b.n	8012656 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	68db      	ldr	r3, [r3, #12]
 801261e:	2b07      	cmp	r3, #7
 8012620:	d90b      	bls.n	801263a <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012626:	68fa      	ldr	r2, [r7, #12]
 8012628:	8812      	ldrh	r2, [r2, #0]
 801262a:	b292      	uxth	r2, r2
 801262c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012632:	1c9a      	adds	r2, r3, #2
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	665a      	str	r2, [r3, #100]	; 0x64
 8012638:	e00d      	b.n	8012656 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012646:	7812      	ldrb	r2, [r2, #0]
 8012648:	b2d2      	uxtb	r2, r2
 801264a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012650:	1c5a      	adds	r2, r3, #1
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	665a      	str	r2, [r3, #100]	; 0x64
        }

        hspi->RxXferCount--;
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801265c:	b29b      	uxth	r3, r3
 801265e:	3b01      	subs	r3, #1
 8012660:	b29a      	uxth	r2, r3
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      while (hspi->RxXferCount != 0UL)
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801266e:	b29b      	uxth	r3, r3
 8012670:	2b00      	cmp	r3, #0
 8012672:	d1c2      	bne.n	80125fa <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8012674:	6878      	ldr	r0, [r7, #4]
 8012676:	f000 f98f 	bl	8012998 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	2201      	movs	r2, #1
 801267e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012688:	2b00      	cmp	r3, #0
 801268a:	d003      	beq.n	8012694 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 801268c:	6878      	ldr	r0, [r7, #4]
 801268e:	f000 f901 	bl	8012894 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8012692:	e0d0      	b.n	8012836 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8012694:	7cfb      	ldrb	r3, [r7, #19]
 8012696:	2b05      	cmp	r3, #5
 8012698:	d103      	bne.n	80126a2 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 801269a:	6878      	ldr	r0, [r7, #4]
 801269c:	f000 f8e6 	bl	801286c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 80126a0:	e0c6      	b.n	8012830 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80126a2:	7cfb      	ldrb	r3, [r7, #19]
 80126a4:	2b04      	cmp	r3, #4
 80126a6:	d103      	bne.n	80126b0 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 80126a8:	6878      	ldr	r0, [r7, #4]
 80126aa:	f000 f8d5 	bl	8012858 <HAL_SPI_RxCpltCallback>
    return;
 80126ae:	e0bf      	b.n	8012830 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80126b0:	7cfb      	ldrb	r3, [r7, #19]
 80126b2:	2b03      	cmp	r3, #3
 80126b4:	f040 80bc 	bne.w	8012830 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 80126b8:	6878      	ldr	r0, [r7, #4]
 80126ba:	f000 f8c3 	bl	8012844 <HAL_SPI_TxCpltCallback>
    return;
 80126be:	e0b7      	b.n	8012830 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80126c0:	69bb      	ldr	r3, [r7, #24]
 80126c2:	f403 7358 	and.w	r3, r3, #864	; 0x360
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	f000 80b5 	beq.w	8012836 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80126cc:	69bb      	ldr	r3, [r7, #24]
 80126ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80126d2:	2b00      	cmp	r3, #0
 80126d4:	d00f      	beq.n	80126f6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80126dc:	f043 0204 	orr.w	r2, r3, #4
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	699a      	ldr	r2, [r3, #24]
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	681b      	ldr	r3, [r3, #0]
 80126f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80126f4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80126f6:	69bb      	ldr	r3, [r7, #24]
 80126f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80126fc:	2b00      	cmp	r3, #0
 80126fe:	d00f      	beq.n	8012720 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012706:	f043 0201 	orr.w	r2, r3, #1
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	681b      	ldr	r3, [r3, #0]
 8012714:	699a      	ldr	r2, [r3, #24]
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801271e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8012720:	69bb      	ldr	r3, [r7, #24]
 8012722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012726:	2b00      	cmp	r3, #0
 8012728:	d00f      	beq.n	801274a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012730:	f043 0208 	orr.w	r2, r3, #8
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	699a      	ldr	r2, [r3, #24]
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	681b      	ldr	r3, [r3, #0]
 8012744:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8012748:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 801274a:	69bb      	ldr	r3, [r7, #24]
 801274c:	f003 0320 	and.w	r3, r3, #32
 8012750:	2b00      	cmp	r3, #0
 8012752:	d00f      	beq.n	8012774 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801275a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 801275e:	687b      	ldr	r3, [r7, #4]
 8012760:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	699a      	ldr	r2, [r3, #24]
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	681b      	ldr	r3, [r3, #0]
 801276e:	f042 0220 	orr.w	r2, r2, #32
 8012772:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801277a:	2b00      	cmp	r3, #0
 801277c:	d05a      	beq.n	8012834 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	681b      	ldr	r3, [r3, #0]
 8012782:	681a      	ldr	r2, [r3, #0]
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	f022 0201 	bic.w	r2, r2, #1
 801278c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 801278e:	687b      	ldr	r3, [r7, #4]
 8012790:	681b      	ldr	r3, [r3, #0]
 8012792:	6919      	ldr	r1, [r3, #16]
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	681a      	ldr	r2, [r3, #0]
 8012798:	4b28      	ldr	r3, [pc, #160]	; (801283c <HAL_SPI_IRQHandler+0x394>)
 801279a:	400b      	ands	r3, r1
 801279c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 801279e:	697b      	ldr	r3, [r7, #20]
 80127a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80127a4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80127a8:	d138      	bne.n	801281c <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	681b      	ldr	r3, [r3, #0]
 80127ae:	689a      	ldr	r2, [r3, #8]
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80127b8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d013      	beq.n	80127ea <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80127c6:	4a1e      	ldr	r2, [pc, #120]	; (8012840 <HAL_SPI_IRQHandler+0x398>)
 80127c8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80127ce:	4618      	mov	r0, r3
 80127d0:	f7f6 fd9e 	bl	8009310 <HAL_DMA_Abort_IT>
 80127d4:	4603      	mov	r3, r0
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d007      	beq.n	80127ea <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80127e0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d020      	beq.n	8012834 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80127f6:	4a12      	ldr	r2, [pc, #72]	; (8012840 <HAL_SPI_IRQHandler+0x398>)
 80127f8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80127fe:	4618      	mov	r0, r3
 8012800:	f7f6 fd86 	bl	8009310 <HAL_DMA_Abort_IT>
 8012804:	4603      	mov	r3, r0
 8012806:	2b00      	cmp	r3, #0
 8012808:	d014      	beq.n	8012834 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012810:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801281a:	e00b      	b.n	8012834 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	2201      	movs	r2, #1
 8012820:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 8012824:	6878      	ldr	r0, [r7, #4]
 8012826:	f000 f835 	bl	8012894 <HAL_SPI_ErrorCallback>
    return;
 801282a:	e003      	b.n	8012834 <HAL_SPI_IRQHandler+0x38c>
    return;
 801282c:	bf00      	nop
 801282e:	e002      	b.n	8012836 <HAL_SPI_IRQHandler+0x38e>
    return;
 8012830:	bf00      	nop
 8012832:	e000      	b.n	8012836 <HAL_SPI_IRQHandler+0x38e>
    return;
 8012834:	bf00      	nop
  }
}
 8012836:	3728      	adds	r7, #40	; 0x28
 8012838:	46bd      	mov	sp, r7
 801283a:	bd80      	pop	{r7, pc}
 801283c:	fffffc94 	.word	0xfffffc94
 8012840:	08012965 	.word	0x08012965

08012844 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8012844:	b480      	push	{r7}
 8012846:	b083      	sub	sp, #12
 8012848:	af00      	add	r7, sp, #0
 801284a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 801284c:	bf00      	nop
 801284e:	370c      	adds	r7, #12
 8012850:	46bd      	mov	sp, r7
 8012852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012856:	4770      	bx	lr

08012858 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8012858:	b480      	push	{r7}
 801285a:	b083      	sub	sp, #12
 801285c:	af00      	add	r7, sp, #0
 801285e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8012860:	bf00      	nop
 8012862:	370c      	adds	r7, #12
 8012864:	46bd      	mov	sp, r7
 8012866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801286a:	4770      	bx	lr

0801286c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801286c:	b480      	push	{r7}
 801286e:	b083      	sub	sp, #12
 8012870:	af00      	add	r7, sp, #0
 8012872:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8012874:	bf00      	nop
 8012876:	370c      	adds	r7, #12
 8012878:	46bd      	mov	sp, r7
 801287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801287e:	4770      	bx	lr

08012880 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8012880:	b480      	push	{r7}
 8012882:	b083      	sub	sp, #12
 8012884:	af00      	add	r7, sp, #0
 8012886:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8012888:	bf00      	nop
 801288a:	370c      	adds	r7, #12
 801288c:	46bd      	mov	sp, r7
 801288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012892:	4770      	bx	lr

08012894 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8012894:	b480      	push	{r7}
 8012896:	b083      	sub	sp, #12
 8012898:	af00      	add	r7, sp, #0
 801289a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 801289c:	bf00      	nop
 801289e:	370c      	adds	r7, #12
 80128a0:	46bd      	mov	sp, r7
 80128a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128a6:	4770      	bx	lr

080128a8 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80128a8:	b480      	push	{r7}
 80128aa:	b083      	sub	sp, #12
 80128ac:	af00      	add	r7, sp, #0
 80128ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80128b0:	bf00      	nop
 80128b2:	370c      	adds	r7, #12
 80128b4:	46bd      	mov	sp, r7
 80128b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ba:	4770      	bx	lr

080128bc <SPI_DMAReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80128bc:	b580      	push	{r7, lr}
 80128be:	b084      	sub	sp, #16
 80128c0:	af00      	add	r7, sp, #0
 80128c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80128c8:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 80128ca:	68fb      	ldr	r3, [r7, #12]
 80128cc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80128d0:	b2db      	uxtb	r3, r3
 80128d2:	2b07      	cmp	r3, #7
 80128d4:	d011      	beq.n	80128fa <SPI_DMAReceiveCplt+0x3e>
  {
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 80128d6:	68fb      	ldr	r3, [r7, #12]
 80128d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80128da:	69db      	ldr	r3, [r3, #28]
 80128dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80128e0:	d103      	bne.n	80128ea <SPI_DMAReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 80128e2:	68f8      	ldr	r0, [r7, #12]
 80128e4:	f7ff ffb8 	bl	8012858 <HAL_SPI_RxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 80128e8:	e007      	b.n	80128fa <SPI_DMAReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 80128ea:	68fb      	ldr	r3, [r7, #12]
 80128ec:	681b      	ldr	r3, [r3, #0]
 80128ee:	691a      	ldr	r2, [r3, #16]
 80128f0:	68fb      	ldr	r3, [r7, #12]
 80128f2:	681b      	ldr	r3, [r3, #0]
 80128f4:	f042 0208 	orr.w	r2, r2, #8
 80128f8:	611a      	str	r2, [r3, #16]
}
 80128fa:	bf00      	nop
 80128fc:	3710      	adds	r7, #16
 80128fe:	46bd      	mov	sp, r7
 8012900:	bd80      	pop	{r7, pc}

08012902 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 8012902:	b580      	push	{r7, lr}
 8012904:	b084      	sub	sp, #16
 8012906:	af00      	add	r7, sp, #0
 8012908:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801290e:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8012910:	68f8      	ldr	r0, [r7, #12]
 8012912:	f7ff ffb5 	bl	8012880 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8012916:	bf00      	nop
 8012918:	3710      	adds	r7, #16
 801291a:	46bd      	mov	sp, r7
 801291c:	bd80      	pop	{r7, pc}

0801291e <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 801291e:	b580      	push	{r7, lr}
 8012920:	b084      	sub	sp, #16
 8012922:	af00      	add	r7, sp, #0
 8012924:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801292a:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 801292c:	6878      	ldr	r0, [r7, #4]
 801292e:	f7f7 fe6d 	bl	800a60c <HAL_DMA_GetError>
 8012932:	4603      	mov	r3, r0
 8012934:	2b02      	cmp	r3, #2
 8012936:	d011      	beq.n	801295c <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8012938:	68f8      	ldr	r0, [r7, #12]
 801293a:	f000 f82d 	bl	8012998 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801293e:	68fb      	ldr	r3, [r7, #12]
 8012940:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012944:	f043 0210 	orr.w	r2, r3, #16
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	2201      	movs	r2, #1
 8012952:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8012956:	68f8      	ldr	r0, [r7, #12]
 8012958:	f7ff ff9c 	bl	8012894 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 801295c:	bf00      	nop
 801295e:	3710      	adds	r7, #16
 8012960:	46bd      	mov	sp, r7
 8012962:	bd80      	pop	{r7, pc}

08012964 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8012964:	b580      	push	{r7, lr}
 8012966:	b084      	sub	sp, #16
 8012968:	af00      	add	r7, sp, #0
 801296a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012970:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	2200      	movs	r2, #0
 8012976:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 801297a:	68fb      	ldr	r3, [r7, #12]
 801297c:	2200      	movs	r2, #0
 801297e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	2201      	movs	r2, #1
 8012986:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801298a:	68f8      	ldr	r0, [r7, #12]
 801298c:	f7ff ff82 	bl	8012894 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8012990:	bf00      	nop
 8012992:	3710      	adds	r7, #16
 8012994:	46bd      	mov	sp, r7
 8012996:	bd80      	pop	{r7, pc}

08012998 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8012998:	b480      	push	{r7}
 801299a:	b085      	sub	sp, #20
 801299c:	af00      	add	r7, sp, #0
 801299e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	681b      	ldr	r3, [r3, #0]
 80129a4:	695b      	ldr	r3, [r3, #20]
 80129a6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	699a      	ldr	r2, [r3, #24]
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	681b      	ldr	r3, [r3, #0]
 80129b2:	f042 0208 	orr.w	r2, r2, #8
 80129b6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	681b      	ldr	r3, [r3, #0]
 80129bc:	699a      	ldr	r2, [r3, #24]
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	681b      	ldr	r3, [r3, #0]
 80129c2:	f042 0210 	orr.w	r2, r2, #16
 80129c6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	681b      	ldr	r3, [r3, #0]
 80129cc:	681a      	ldr	r2, [r3, #0]
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	681b      	ldr	r3, [r3, #0]
 80129d2:	f022 0201 	bic.w	r2, r2, #1
 80129d6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	681b      	ldr	r3, [r3, #0]
 80129dc:	6919      	ldr	r1, [r3, #16]
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	681a      	ldr	r2, [r3, #0]
 80129e2:	4b3c      	ldr	r3, [pc, #240]	; (8012ad4 <SPI_CloseTransfer+0x13c>)
 80129e4:	400b      	ands	r3, r1
 80129e6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	689a      	ldr	r2, [r3, #8]
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80129f6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80129fe:	b2db      	uxtb	r3, r3
 8012a00:	2b04      	cmp	r3, #4
 8012a02:	d014      	beq.n	8012a2e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8012a04:	68fb      	ldr	r3, [r7, #12]
 8012a06:	f003 0320 	and.w	r3, r3, #32
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d00f      	beq.n	8012a2e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012a14:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	681b      	ldr	r3, [r3, #0]
 8012a22:	699a      	ldr	r2, [r3, #24]
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	f042 0220 	orr.w	r2, r2, #32
 8012a2c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8012a34:	b2db      	uxtb	r3, r3
 8012a36:	2b03      	cmp	r3, #3
 8012a38:	d014      	beq.n	8012a64 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8012a3a:	68fb      	ldr	r3, [r7, #12]
 8012a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	d00f      	beq.n	8012a64 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012a4a:	f043 0204 	orr.w	r2, r3, #4
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	681b      	ldr	r3, [r3, #0]
 8012a58:	699a      	ldr	r2, [r3, #24]
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	681b      	ldr	r3, [r3, #0]
 8012a5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012a62:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8012a64:	68fb      	ldr	r3, [r7, #12]
 8012a66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d00f      	beq.n	8012a8e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012a74:	f043 0201 	orr.w	r2, r3, #1
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	699a      	ldr	r2, [r3, #24]
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	681b      	ldr	r3, [r3, #0]
 8012a88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8012a8c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d00f      	beq.n	8012ab8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012a9e:	f043 0208 	orr.w	r2, r3, #8
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	681b      	ldr	r3, [r3, #0]
 8012aac:	699a      	ldr	r2, [r3, #24]
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8012ab6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	2200      	movs	r2, #0
 8012abc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	2200      	movs	r2, #0
 8012ac4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8012ac8:	bf00      	nop
 8012aca:	3714      	adds	r7, #20
 8012acc:	46bd      	mov	sp, r7
 8012ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ad2:	4770      	bx	lr
 8012ad4:	fffffc90 	.word	0xfffffc90

08012ad8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8012ad8:	b480      	push	{r7}
 8012ada:	b085      	sub	sp, #20
 8012adc:	af00      	add	r7, sp, #0
 8012ade:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012ae4:	095b      	lsrs	r3, r3, #5
 8012ae6:	3301      	adds	r3, #1
 8012ae8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	68db      	ldr	r3, [r3, #12]
 8012aee:	3301      	adds	r3, #1
 8012af0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8012af2:	68bb      	ldr	r3, [r7, #8]
 8012af4:	3307      	adds	r3, #7
 8012af6:	08db      	lsrs	r3, r3, #3
 8012af8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8012afa:	68bb      	ldr	r3, [r7, #8]
 8012afc:	68fa      	ldr	r2, [r7, #12]
 8012afe:	fb02 f303 	mul.w	r3, r2, r3
}
 8012b02:	4618      	mov	r0, r3
 8012b04:	3714      	adds	r7, #20
 8012b06:	46bd      	mov	sp, r7
 8012b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b0c:	4770      	bx	lr

08012b0e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012b0e:	b580      	push	{r7, lr}
 8012b10:	b082      	sub	sp, #8
 8012b12:	af00      	add	r7, sp, #0
 8012b14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d101      	bne.n	8012b20 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012b1c:	2301      	movs	r3, #1
 8012b1e:	e049      	b.n	8012bb4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012b26:	b2db      	uxtb	r3, r3
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d106      	bne.n	8012b3a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	2200      	movs	r2, #0
 8012b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012b34:	6878      	ldr	r0, [r7, #4]
 8012b36:	f7f2 f9b7 	bl	8004ea8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	2202      	movs	r2, #2
 8012b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	681a      	ldr	r2, [r3, #0]
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	3304      	adds	r3, #4
 8012b4a:	4619      	mov	r1, r3
 8012b4c:	4610      	mov	r0, r2
 8012b4e:	f000 fe7d 	bl	801384c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	2201      	movs	r2, #1
 8012b56:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	2201      	movs	r2, #1
 8012b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	2201      	movs	r2, #1
 8012b66:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	2201      	movs	r2, #1
 8012b6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	2201      	movs	r2, #1
 8012b76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	2201      	movs	r2, #1
 8012b7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	2201      	movs	r2, #1
 8012b86:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	2201      	movs	r2, #1
 8012b8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	2201      	movs	r2, #1
 8012b96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012b9a:	687b      	ldr	r3, [r7, #4]
 8012b9c:	2201      	movs	r2, #1
 8012b9e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	2201      	movs	r2, #1
 8012ba6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	2201      	movs	r2, #1
 8012bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012bb2:	2300      	movs	r3, #0
}
 8012bb4:	4618      	mov	r0, r3
 8012bb6:	3708      	adds	r7, #8
 8012bb8:	46bd      	mov	sp, r7
 8012bba:	bd80      	pop	{r7, pc}

08012bbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8012bbc:	b480      	push	{r7}
 8012bbe:	b085      	sub	sp, #20
 8012bc0:	af00      	add	r7, sp, #0
 8012bc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012bca:	b2db      	uxtb	r3, r3
 8012bcc:	2b01      	cmp	r3, #1
 8012bce:	d001      	beq.n	8012bd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8012bd0:	2301      	movs	r3, #1
 8012bd2:	e054      	b.n	8012c7e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	2202      	movs	r2, #2
 8012bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	681b      	ldr	r3, [r3, #0]
 8012be0:	68da      	ldr	r2, [r3, #12]
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	681b      	ldr	r3, [r3, #0]
 8012be6:	f042 0201 	orr.w	r2, r2, #1
 8012bea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	4a26      	ldr	r2, [pc, #152]	; (8012c8c <HAL_TIM_Base_Start_IT+0xd0>)
 8012bf2:	4293      	cmp	r3, r2
 8012bf4:	d022      	beq.n	8012c3c <HAL_TIM_Base_Start_IT+0x80>
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	681b      	ldr	r3, [r3, #0]
 8012bfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012bfe:	d01d      	beq.n	8012c3c <HAL_TIM_Base_Start_IT+0x80>
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	4a22      	ldr	r2, [pc, #136]	; (8012c90 <HAL_TIM_Base_Start_IT+0xd4>)
 8012c06:	4293      	cmp	r3, r2
 8012c08:	d018      	beq.n	8012c3c <HAL_TIM_Base_Start_IT+0x80>
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	4a21      	ldr	r2, [pc, #132]	; (8012c94 <HAL_TIM_Base_Start_IT+0xd8>)
 8012c10:	4293      	cmp	r3, r2
 8012c12:	d013      	beq.n	8012c3c <HAL_TIM_Base_Start_IT+0x80>
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	681b      	ldr	r3, [r3, #0]
 8012c18:	4a1f      	ldr	r2, [pc, #124]	; (8012c98 <HAL_TIM_Base_Start_IT+0xdc>)
 8012c1a:	4293      	cmp	r3, r2
 8012c1c:	d00e      	beq.n	8012c3c <HAL_TIM_Base_Start_IT+0x80>
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	681b      	ldr	r3, [r3, #0]
 8012c22:	4a1e      	ldr	r2, [pc, #120]	; (8012c9c <HAL_TIM_Base_Start_IT+0xe0>)
 8012c24:	4293      	cmp	r3, r2
 8012c26:	d009      	beq.n	8012c3c <HAL_TIM_Base_Start_IT+0x80>
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	681b      	ldr	r3, [r3, #0]
 8012c2c:	4a1c      	ldr	r2, [pc, #112]	; (8012ca0 <HAL_TIM_Base_Start_IT+0xe4>)
 8012c2e:	4293      	cmp	r3, r2
 8012c30:	d004      	beq.n	8012c3c <HAL_TIM_Base_Start_IT+0x80>
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	4a1b      	ldr	r2, [pc, #108]	; (8012ca4 <HAL_TIM_Base_Start_IT+0xe8>)
 8012c38:	4293      	cmp	r3, r2
 8012c3a:	d115      	bne.n	8012c68 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	681b      	ldr	r3, [r3, #0]
 8012c40:	689a      	ldr	r2, [r3, #8]
 8012c42:	4b19      	ldr	r3, [pc, #100]	; (8012ca8 <HAL_TIM_Base_Start_IT+0xec>)
 8012c44:	4013      	ands	r3, r2
 8012c46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	2b06      	cmp	r3, #6
 8012c4c:	d015      	beq.n	8012c7a <HAL_TIM_Base_Start_IT+0xbe>
 8012c4e:	68fb      	ldr	r3, [r7, #12]
 8012c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012c54:	d011      	beq.n	8012c7a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	681a      	ldr	r2, [r3, #0]
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	681b      	ldr	r3, [r3, #0]
 8012c60:	f042 0201 	orr.w	r2, r2, #1
 8012c64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012c66:	e008      	b.n	8012c7a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	681b      	ldr	r3, [r3, #0]
 8012c6c:	681a      	ldr	r2, [r3, #0]
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	f042 0201 	orr.w	r2, r2, #1
 8012c76:	601a      	str	r2, [r3, #0]
 8012c78:	e000      	b.n	8012c7c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012c7a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8012c7c:	2300      	movs	r3, #0
}
 8012c7e:	4618      	mov	r0, r3
 8012c80:	3714      	adds	r7, #20
 8012c82:	46bd      	mov	sp, r7
 8012c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c88:	4770      	bx	lr
 8012c8a:	bf00      	nop
 8012c8c:	40010000 	.word	0x40010000
 8012c90:	40000400 	.word	0x40000400
 8012c94:	40000800 	.word	0x40000800
 8012c98:	40000c00 	.word	0x40000c00
 8012c9c:	40010400 	.word	0x40010400
 8012ca0:	40001800 	.word	0x40001800
 8012ca4:	40014000 	.word	0x40014000
 8012ca8:	00010007 	.word	0x00010007

08012cac <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b084      	sub	sp, #16
 8012cb0:	af00      	add	r7, sp, #0
 8012cb2:	6078      	str	r0, [r7, #4]
 8012cb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012cb6:	2300      	movs	r3, #0
 8012cb8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8012cba:	683b      	ldr	r3, [r7, #0]
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d109      	bne.n	8012cd4 <HAL_TIM_OC_Start_IT+0x28>
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8012cc6:	b2db      	uxtb	r3, r3
 8012cc8:	2b01      	cmp	r3, #1
 8012cca:	bf14      	ite	ne
 8012ccc:	2301      	movne	r3, #1
 8012cce:	2300      	moveq	r3, #0
 8012cd0:	b2db      	uxtb	r3, r3
 8012cd2:	e03c      	b.n	8012d4e <HAL_TIM_OC_Start_IT+0xa2>
 8012cd4:	683b      	ldr	r3, [r7, #0]
 8012cd6:	2b04      	cmp	r3, #4
 8012cd8:	d109      	bne.n	8012cee <HAL_TIM_OC_Start_IT+0x42>
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8012ce0:	b2db      	uxtb	r3, r3
 8012ce2:	2b01      	cmp	r3, #1
 8012ce4:	bf14      	ite	ne
 8012ce6:	2301      	movne	r3, #1
 8012ce8:	2300      	moveq	r3, #0
 8012cea:	b2db      	uxtb	r3, r3
 8012cec:	e02f      	b.n	8012d4e <HAL_TIM_OC_Start_IT+0xa2>
 8012cee:	683b      	ldr	r3, [r7, #0]
 8012cf0:	2b08      	cmp	r3, #8
 8012cf2:	d109      	bne.n	8012d08 <HAL_TIM_OC_Start_IT+0x5c>
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8012cfa:	b2db      	uxtb	r3, r3
 8012cfc:	2b01      	cmp	r3, #1
 8012cfe:	bf14      	ite	ne
 8012d00:	2301      	movne	r3, #1
 8012d02:	2300      	moveq	r3, #0
 8012d04:	b2db      	uxtb	r3, r3
 8012d06:	e022      	b.n	8012d4e <HAL_TIM_OC_Start_IT+0xa2>
 8012d08:	683b      	ldr	r3, [r7, #0]
 8012d0a:	2b0c      	cmp	r3, #12
 8012d0c:	d109      	bne.n	8012d22 <HAL_TIM_OC_Start_IT+0x76>
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8012d14:	b2db      	uxtb	r3, r3
 8012d16:	2b01      	cmp	r3, #1
 8012d18:	bf14      	ite	ne
 8012d1a:	2301      	movne	r3, #1
 8012d1c:	2300      	moveq	r3, #0
 8012d1e:	b2db      	uxtb	r3, r3
 8012d20:	e015      	b.n	8012d4e <HAL_TIM_OC_Start_IT+0xa2>
 8012d22:	683b      	ldr	r3, [r7, #0]
 8012d24:	2b10      	cmp	r3, #16
 8012d26:	d109      	bne.n	8012d3c <HAL_TIM_OC_Start_IT+0x90>
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012d2e:	b2db      	uxtb	r3, r3
 8012d30:	2b01      	cmp	r3, #1
 8012d32:	bf14      	ite	ne
 8012d34:	2301      	movne	r3, #1
 8012d36:	2300      	moveq	r3, #0
 8012d38:	b2db      	uxtb	r3, r3
 8012d3a:	e008      	b.n	8012d4e <HAL_TIM_OC_Start_IT+0xa2>
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8012d42:	b2db      	uxtb	r3, r3
 8012d44:	2b01      	cmp	r3, #1
 8012d46:	bf14      	ite	ne
 8012d48:	2301      	movne	r3, #1
 8012d4a:	2300      	moveq	r3, #0
 8012d4c:	b2db      	uxtb	r3, r3
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d001      	beq.n	8012d56 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8012d52:	2301      	movs	r3, #1
 8012d54:	e0ec      	b.n	8012f30 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8012d56:	683b      	ldr	r3, [r7, #0]
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d104      	bne.n	8012d66 <HAL_TIM_OC_Start_IT+0xba>
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	2202      	movs	r2, #2
 8012d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8012d64:	e023      	b.n	8012dae <HAL_TIM_OC_Start_IT+0x102>
 8012d66:	683b      	ldr	r3, [r7, #0]
 8012d68:	2b04      	cmp	r3, #4
 8012d6a:	d104      	bne.n	8012d76 <HAL_TIM_OC_Start_IT+0xca>
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	2202      	movs	r2, #2
 8012d70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8012d74:	e01b      	b.n	8012dae <HAL_TIM_OC_Start_IT+0x102>
 8012d76:	683b      	ldr	r3, [r7, #0]
 8012d78:	2b08      	cmp	r3, #8
 8012d7a:	d104      	bne.n	8012d86 <HAL_TIM_OC_Start_IT+0xda>
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	2202      	movs	r2, #2
 8012d80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8012d84:	e013      	b.n	8012dae <HAL_TIM_OC_Start_IT+0x102>
 8012d86:	683b      	ldr	r3, [r7, #0]
 8012d88:	2b0c      	cmp	r3, #12
 8012d8a:	d104      	bne.n	8012d96 <HAL_TIM_OC_Start_IT+0xea>
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	2202      	movs	r2, #2
 8012d90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8012d94:	e00b      	b.n	8012dae <HAL_TIM_OC_Start_IT+0x102>
 8012d96:	683b      	ldr	r3, [r7, #0]
 8012d98:	2b10      	cmp	r3, #16
 8012d9a:	d104      	bne.n	8012da6 <HAL_TIM_OC_Start_IT+0xfa>
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	2202      	movs	r2, #2
 8012da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8012da4:	e003      	b.n	8012dae <HAL_TIM_OC_Start_IT+0x102>
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	2202      	movs	r2, #2
 8012daa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 8012dae:	683b      	ldr	r3, [r7, #0]
 8012db0:	2b0c      	cmp	r3, #12
 8012db2:	d841      	bhi.n	8012e38 <HAL_TIM_OC_Start_IT+0x18c>
 8012db4:	a201      	add	r2, pc, #4	; (adr r2, 8012dbc <HAL_TIM_OC_Start_IT+0x110>)
 8012db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012dba:	bf00      	nop
 8012dbc:	08012df1 	.word	0x08012df1
 8012dc0:	08012e39 	.word	0x08012e39
 8012dc4:	08012e39 	.word	0x08012e39
 8012dc8:	08012e39 	.word	0x08012e39
 8012dcc:	08012e03 	.word	0x08012e03
 8012dd0:	08012e39 	.word	0x08012e39
 8012dd4:	08012e39 	.word	0x08012e39
 8012dd8:	08012e39 	.word	0x08012e39
 8012ddc:	08012e15 	.word	0x08012e15
 8012de0:	08012e39 	.word	0x08012e39
 8012de4:	08012e39 	.word	0x08012e39
 8012de8:	08012e39 	.word	0x08012e39
 8012dec:	08012e27 	.word	0x08012e27
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	681b      	ldr	r3, [r3, #0]
 8012df4:	68da      	ldr	r2, [r3, #12]
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	681b      	ldr	r3, [r3, #0]
 8012dfa:	f042 0202 	orr.w	r2, r2, #2
 8012dfe:	60da      	str	r2, [r3, #12]
      break;
 8012e00:	e01d      	b.n	8012e3e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	681b      	ldr	r3, [r3, #0]
 8012e06:	68da      	ldr	r2, [r3, #12]
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	681b      	ldr	r3, [r3, #0]
 8012e0c:	f042 0204 	orr.w	r2, r2, #4
 8012e10:	60da      	str	r2, [r3, #12]
      break;
 8012e12:	e014      	b.n	8012e3e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	681b      	ldr	r3, [r3, #0]
 8012e18:	68da      	ldr	r2, [r3, #12]
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	681b      	ldr	r3, [r3, #0]
 8012e1e:	f042 0208 	orr.w	r2, r2, #8
 8012e22:	60da      	str	r2, [r3, #12]
      break;
 8012e24:	e00b      	b.n	8012e3e <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	681b      	ldr	r3, [r3, #0]
 8012e2a:	68da      	ldr	r2, [r3, #12]
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	f042 0210 	orr.w	r2, r2, #16
 8012e34:	60da      	str	r2, [r3, #12]
      break;
 8012e36:	e002      	b.n	8012e3e <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8012e38:	2301      	movs	r3, #1
 8012e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8012e3c:	bf00      	nop
  }

  if (status == HAL_OK)
 8012e3e:	7bfb      	ldrb	r3, [r7, #15]
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d174      	bne.n	8012f2e <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	681b      	ldr	r3, [r3, #0]
 8012e48:	2201      	movs	r2, #1
 8012e4a:	6839      	ldr	r1, [r7, #0]
 8012e4c:	4618      	mov	r0, r3
 8012e4e:	f001 f917 	bl	8014080 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	4a38      	ldr	r2, [pc, #224]	; (8012f38 <HAL_TIM_OC_Start_IT+0x28c>)
 8012e58:	4293      	cmp	r3, r2
 8012e5a:	d013      	beq.n	8012e84 <HAL_TIM_OC_Start_IT+0x1d8>
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	4a36      	ldr	r2, [pc, #216]	; (8012f3c <HAL_TIM_OC_Start_IT+0x290>)
 8012e62:	4293      	cmp	r3, r2
 8012e64:	d00e      	beq.n	8012e84 <HAL_TIM_OC_Start_IT+0x1d8>
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	681b      	ldr	r3, [r3, #0]
 8012e6a:	4a35      	ldr	r2, [pc, #212]	; (8012f40 <HAL_TIM_OC_Start_IT+0x294>)
 8012e6c:	4293      	cmp	r3, r2
 8012e6e:	d009      	beq.n	8012e84 <HAL_TIM_OC_Start_IT+0x1d8>
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	681b      	ldr	r3, [r3, #0]
 8012e74:	4a33      	ldr	r2, [pc, #204]	; (8012f44 <HAL_TIM_OC_Start_IT+0x298>)
 8012e76:	4293      	cmp	r3, r2
 8012e78:	d004      	beq.n	8012e84 <HAL_TIM_OC_Start_IT+0x1d8>
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	4a32      	ldr	r2, [pc, #200]	; (8012f48 <HAL_TIM_OC_Start_IT+0x29c>)
 8012e80:	4293      	cmp	r3, r2
 8012e82:	d101      	bne.n	8012e88 <HAL_TIM_OC_Start_IT+0x1dc>
 8012e84:	2301      	movs	r3, #1
 8012e86:	e000      	b.n	8012e8a <HAL_TIM_OC_Start_IT+0x1de>
 8012e88:	2300      	movs	r3, #0
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d007      	beq.n	8012e9e <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	681b      	ldr	r3, [r3, #0]
 8012e92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8012e9c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	4a25      	ldr	r2, [pc, #148]	; (8012f38 <HAL_TIM_OC_Start_IT+0x28c>)
 8012ea4:	4293      	cmp	r3, r2
 8012ea6:	d022      	beq.n	8012eee <HAL_TIM_OC_Start_IT+0x242>
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	681b      	ldr	r3, [r3, #0]
 8012eac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012eb0:	d01d      	beq.n	8012eee <HAL_TIM_OC_Start_IT+0x242>
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	4a25      	ldr	r2, [pc, #148]	; (8012f4c <HAL_TIM_OC_Start_IT+0x2a0>)
 8012eb8:	4293      	cmp	r3, r2
 8012eba:	d018      	beq.n	8012eee <HAL_TIM_OC_Start_IT+0x242>
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	4a23      	ldr	r2, [pc, #140]	; (8012f50 <HAL_TIM_OC_Start_IT+0x2a4>)
 8012ec2:	4293      	cmp	r3, r2
 8012ec4:	d013      	beq.n	8012eee <HAL_TIM_OC_Start_IT+0x242>
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	681b      	ldr	r3, [r3, #0]
 8012eca:	4a22      	ldr	r2, [pc, #136]	; (8012f54 <HAL_TIM_OC_Start_IT+0x2a8>)
 8012ecc:	4293      	cmp	r3, r2
 8012ece:	d00e      	beq.n	8012eee <HAL_TIM_OC_Start_IT+0x242>
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	681b      	ldr	r3, [r3, #0]
 8012ed4:	4a19      	ldr	r2, [pc, #100]	; (8012f3c <HAL_TIM_OC_Start_IT+0x290>)
 8012ed6:	4293      	cmp	r3, r2
 8012ed8:	d009      	beq.n	8012eee <HAL_TIM_OC_Start_IT+0x242>
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	4a1e      	ldr	r2, [pc, #120]	; (8012f58 <HAL_TIM_OC_Start_IT+0x2ac>)
 8012ee0:	4293      	cmp	r3, r2
 8012ee2:	d004      	beq.n	8012eee <HAL_TIM_OC_Start_IT+0x242>
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	681b      	ldr	r3, [r3, #0]
 8012ee8:	4a15      	ldr	r2, [pc, #84]	; (8012f40 <HAL_TIM_OC_Start_IT+0x294>)
 8012eea:	4293      	cmp	r3, r2
 8012eec:	d115      	bne.n	8012f1a <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	681b      	ldr	r3, [r3, #0]
 8012ef2:	689a      	ldr	r2, [r3, #8]
 8012ef4:	4b19      	ldr	r3, [pc, #100]	; (8012f5c <HAL_TIM_OC_Start_IT+0x2b0>)
 8012ef6:	4013      	ands	r3, r2
 8012ef8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012efa:	68bb      	ldr	r3, [r7, #8]
 8012efc:	2b06      	cmp	r3, #6
 8012efe:	d015      	beq.n	8012f2c <HAL_TIM_OC_Start_IT+0x280>
 8012f00:	68bb      	ldr	r3, [r7, #8]
 8012f02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012f06:	d011      	beq.n	8012f2c <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	681a      	ldr	r2, [r3, #0]
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	f042 0201 	orr.w	r2, r2, #1
 8012f16:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012f18:	e008      	b.n	8012f2c <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	681b      	ldr	r3, [r3, #0]
 8012f1e:	681a      	ldr	r2, [r3, #0]
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	f042 0201 	orr.w	r2, r2, #1
 8012f28:	601a      	str	r2, [r3, #0]
 8012f2a:	e000      	b.n	8012f2e <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012f2c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8012f2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f30:	4618      	mov	r0, r3
 8012f32:	3710      	adds	r7, #16
 8012f34:	46bd      	mov	sp, r7
 8012f36:	bd80      	pop	{r7, pc}
 8012f38:	40010000 	.word	0x40010000
 8012f3c:	40010400 	.word	0x40010400
 8012f40:	40014000 	.word	0x40014000
 8012f44:	40014400 	.word	0x40014400
 8012f48:	40014800 	.word	0x40014800
 8012f4c:	40000400 	.word	0x40000400
 8012f50:	40000800 	.word	0x40000800
 8012f54:	40000c00 	.word	0x40000c00
 8012f58:	40001800 	.word	0x40001800
 8012f5c:	00010007 	.word	0x00010007

08012f60 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012f60:	b580      	push	{r7, lr}
 8012f62:	b084      	sub	sp, #16
 8012f64:	af00      	add	r7, sp, #0
 8012f66:	6078      	str	r0, [r7, #4]
 8012f68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012f6a:	2300      	movs	r3, #0
 8012f6c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8012f6e:	683b      	ldr	r3, [r7, #0]
 8012f70:	2b0c      	cmp	r3, #12
 8012f72:	d841      	bhi.n	8012ff8 <HAL_TIM_OC_Stop_IT+0x98>
 8012f74:	a201      	add	r2, pc, #4	; (adr r2, 8012f7c <HAL_TIM_OC_Stop_IT+0x1c>)
 8012f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f7a:	bf00      	nop
 8012f7c:	08012fb1 	.word	0x08012fb1
 8012f80:	08012ff9 	.word	0x08012ff9
 8012f84:	08012ff9 	.word	0x08012ff9
 8012f88:	08012ff9 	.word	0x08012ff9
 8012f8c:	08012fc3 	.word	0x08012fc3
 8012f90:	08012ff9 	.word	0x08012ff9
 8012f94:	08012ff9 	.word	0x08012ff9
 8012f98:	08012ff9 	.word	0x08012ff9
 8012f9c:	08012fd5 	.word	0x08012fd5
 8012fa0:	08012ff9 	.word	0x08012ff9
 8012fa4:	08012ff9 	.word	0x08012ff9
 8012fa8:	08012ff9 	.word	0x08012ff9
 8012fac:	08012fe7 	.word	0x08012fe7
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	681b      	ldr	r3, [r3, #0]
 8012fb4:	68da      	ldr	r2, [r3, #12]
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	f022 0202 	bic.w	r2, r2, #2
 8012fbe:	60da      	str	r2, [r3, #12]
      break;
 8012fc0:	e01d      	b.n	8012ffe <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	68da      	ldr	r2, [r3, #12]
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	f022 0204 	bic.w	r2, r2, #4
 8012fd0:	60da      	str	r2, [r3, #12]
      break;
 8012fd2:	e014      	b.n	8012ffe <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	681b      	ldr	r3, [r3, #0]
 8012fd8:	68da      	ldr	r2, [r3, #12]
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	f022 0208 	bic.w	r2, r2, #8
 8012fe2:	60da      	str	r2, [r3, #12]
      break;
 8012fe4:	e00b      	b.n	8012ffe <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	68da      	ldr	r2, [r3, #12]
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	681b      	ldr	r3, [r3, #0]
 8012ff0:	f022 0210 	bic.w	r2, r2, #16
 8012ff4:	60da      	str	r2, [r3, #12]
      break;
 8012ff6:	e002      	b.n	8012ffe <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8012ff8:	2301      	movs	r3, #1
 8012ffa:	73fb      	strb	r3, [r7, #15]
      break;
 8012ffc:	bf00      	nop
  }

  if (status == HAL_OK)
 8012ffe:	7bfb      	ldrb	r3, [r7, #15]
 8013000:	2b00      	cmp	r3, #0
 8013002:	f040 8081 	bne.w	8013108 <HAL_TIM_OC_Stop_IT+0x1a8>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	681b      	ldr	r3, [r3, #0]
 801300a:	2200      	movs	r2, #0
 801300c:	6839      	ldr	r1, [r7, #0]
 801300e:	4618      	mov	r0, r3
 8013010:	f001 f836 	bl	8014080 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	4a3e      	ldr	r2, [pc, #248]	; (8013114 <HAL_TIM_OC_Stop_IT+0x1b4>)
 801301a:	4293      	cmp	r3, r2
 801301c:	d013      	beq.n	8013046 <HAL_TIM_OC_Stop_IT+0xe6>
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	681b      	ldr	r3, [r3, #0]
 8013022:	4a3d      	ldr	r2, [pc, #244]	; (8013118 <HAL_TIM_OC_Stop_IT+0x1b8>)
 8013024:	4293      	cmp	r3, r2
 8013026:	d00e      	beq.n	8013046 <HAL_TIM_OC_Stop_IT+0xe6>
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	681b      	ldr	r3, [r3, #0]
 801302c:	4a3b      	ldr	r2, [pc, #236]	; (801311c <HAL_TIM_OC_Stop_IT+0x1bc>)
 801302e:	4293      	cmp	r3, r2
 8013030:	d009      	beq.n	8013046 <HAL_TIM_OC_Stop_IT+0xe6>
 8013032:	687b      	ldr	r3, [r7, #4]
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	4a3a      	ldr	r2, [pc, #232]	; (8013120 <HAL_TIM_OC_Stop_IT+0x1c0>)
 8013038:	4293      	cmp	r3, r2
 801303a:	d004      	beq.n	8013046 <HAL_TIM_OC_Stop_IT+0xe6>
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	681b      	ldr	r3, [r3, #0]
 8013040:	4a38      	ldr	r2, [pc, #224]	; (8013124 <HAL_TIM_OC_Stop_IT+0x1c4>)
 8013042:	4293      	cmp	r3, r2
 8013044:	d101      	bne.n	801304a <HAL_TIM_OC_Stop_IT+0xea>
 8013046:	2301      	movs	r3, #1
 8013048:	e000      	b.n	801304c <HAL_TIM_OC_Stop_IT+0xec>
 801304a:	2300      	movs	r3, #0
 801304c:	2b00      	cmp	r3, #0
 801304e:	d017      	beq.n	8013080 <HAL_TIM_OC_Stop_IT+0x120>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	681b      	ldr	r3, [r3, #0]
 8013054:	6a1a      	ldr	r2, [r3, #32]
 8013056:	f241 1311 	movw	r3, #4369	; 0x1111
 801305a:	4013      	ands	r3, r2
 801305c:	2b00      	cmp	r3, #0
 801305e:	d10f      	bne.n	8013080 <HAL_TIM_OC_Stop_IT+0x120>
 8013060:	687b      	ldr	r3, [r7, #4]
 8013062:	681b      	ldr	r3, [r3, #0]
 8013064:	6a1a      	ldr	r2, [r3, #32]
 8013066:	f240 4344 	movw	r3, #1092	; 0x444
 801306a:	4013      	ands	r3, r2
 801306c:	2b00      	cmp	r3, #0
 801306e:	d107      	bne.n	8013080 <HAL_TIM_OC_Stop_IT+0x120>
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	681b      	ldr	r3, [r3, #0]
 8013074:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	681b      	ldr	r3, [r3, #0]
 801307a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 801307e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	681b      	ldr	r3, [r3, #0]
 8013084:	6a1a      	ldr	r2, [r3, #32]
 8013086:	f241 1311 	movw	r3, #4369	; 0x1111
 801308a:	4013      	ands	r3, r2
 801308c:	2b00      	cmp	r3, #0
 801308e:	d10f      	bne.n	80130b0 <HAL_TIM_OC_Stop_IT+0x150>
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	6a1a      	ldr	r2, [r3, #32]
 8013096:	f240 4344 	movw	r3, #1092	; 0x444
 801309a:	4013      	ands	r3, r2
 801309c:	2b00      	cmp	r3, #0
 801309e:	d107      	bne.n	80130b0 <HAL_TIM_OC_Stop_IT+0x150>
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	681b      	ldr	r3, [r3, #0]
 80130a4:	681a      	ldr	r2, [r3, #0]
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	f022 0201 	bic.w	r2, r2, #1
 80130ae:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80130b0:	683b      	ldr	r3, [r7, #0]
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d104      	bne.n	80130c0 <HAL_TIM_OC_Stop_IT+0x160>
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	2201      	movs	r2, #1
 80130ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80130be:	e023      	b.n	8013108 <HAL_TIM_OC_Stop_IT+0x1a8>
 80130c0:	683b      	ldr	r3, [r7, #0]
 80130c2:	2b04      	cmp	r3, #4
 80130c4:	d104      	bne.n	80130d0 <HAL_TIM_OC_Stop_IT+0x170>
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	2201      	movs	r2, #1
 80130ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80130ce:	e01b      	b.n	8013108 <HAL_TIM_OC_Stop_IT+0x1a8>
 80130d0:	683b      	ldr	r3, [r7, #0]
 80130d2:	2b08      	cmp	r3, #8
 80130d4:	d104      	bne.n	80130e0 <HAL_TIM_OC_Stop_IT+0x180>
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	2201      	movs	r2, #1
 80130da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80130de:	e013      	b.n	8013108 <HAL_TIM_OC_Stop_IT+0x1a8>
 80130e0:	683b      	ldr	r3, [r7, #0]
 80130e2:	2b0c      	cmp	r3, #12
 80130e4:	d104      	bne.n	80130f0 <HAL_TIM_OC_Stop_IT+0x190>
 80130e6:	687b      	ldr	r3, [r7, #4]
 80130e8:	2201      	movs	r2, #1
 80130ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80130ee:	e00b      	b.n	8013108 <HAL_TIM_OC_Stop_IT+0x1a8>
 80130f0:	683b      	ldr	r3, [r7, #0]
 80130f2:	2b10      	cmp	r3, #16
 80130f4:	d104      	bne.n	8013100 <HAL_TIM_OC_Stop_IT+0x1a0>
 80130f6:	687b      	ldr	r3, [r7, #4]
 80130f8:	2201      	movs	r2, #1
 80130fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80130fe:	e003      	b.n	8013108 <HAL_TIM_OC_Stop_IT+0x1a8>
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	2201      	movs	r2, #1
 8013104:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8013108:	7bfb      	ldrb	r3, [r7, #15]
}
 801310a:	4618      	mov	r0, r3
 801310c:	3710      	adds	r7, #16
 801310e:	46bd      	mov	sp, r7
 8013110:	bd80      	pop	{r7, pc}
 8013112:	bf00      	nop
 8013114:	40010000 	.word	0x40010000
 8013118:	40010400 	.word	0x40010400
 801311c:	40014000 	.word	0x40014000
 8013120:	40014400 	.word	0x40014400
 8013124:	40014800 	.word	0x40014800

08013128 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8013128:	b580      	push	{r7, lr}
 801312a:	b082      	sub	sp, #8
 801312c:	af00      	add	r7, sp, #0
 801312e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	2b00      	cmp	r3, #0
 8013134:	d101      	bne.n	801313a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8013136:	2301      	movs	r3, #1
 8013138:	e049      	b.n	80131ce <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013140:	b2db      	uxtb	r3, r3
 8013142:	2b00      	cmp	r3, #0
 8013144:	d106      	bne.n	8013154 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	2200      	movs	r2, #0
 801314a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801314e:	6878      	ldr	r0, [r7, #4]
 8013150:	f000 f841 	bl	80131d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	2202      	movs	r2, #2
 8013158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	681a      	ldr	r2, [r3, #0]
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	3304      	adds	r3, #4
 8013164:	4619      	mov	r1, r3
 8013166:	4610      	mov	r0, r2
 8013168:	f000 fb70 	bl	801384c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	2201      	movs	r2, #1
 8013170:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	2201      	movs	r2, #1
 8013178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	2201      	movs	r2, #1
 8013180:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	2201      	movs	r2, #1
 8013188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	2201      	movs	r2, #1
 8013190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	2201      	movs	r2, #1
 8013198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	2201      	movs	r2, #1
 80131a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	2201      	movs	r2, #1
 80131a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	2201      	movs	r2, #1
 80131b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	2201      	movs	r2, #1
 80131b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	2201      	movs	r2, #1
 80131c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	2201      	movs	r2, #1
 80131c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80131cc:	2300      	movs	r3, #0
}
 80131ce:	4618      	mov	r0, r3
 80131d0:	3708      	adds	r7, #8
 80131d2:	46bd      	mov	sp, r7
 80131d4:	bd80      	pop	{r7, pc}

080131d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80131d6:	b480      	push	{r7}
 80131d8:	b083      	sub	sp, #12
 80131da:	af00      	add	r7, sp, #0
 80131dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80131de:	bf00      	nop
 80131e0:	370c      	adds	r7, #12
 80131e2:	46bd      	mov	sp, r7
 80131e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131e8:	4770      	bx	lr

080131ea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80131ea:	b580      	push	{r7, lr}
 80131ec:	b084      	sub	sp, #16
 80131ee:	af00      	add	r7, sp, #0
 80131f0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	68db      	ldr	r3, [r3, #12]
 80131f8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	681b      	ldr	r3, [r3, #0]
 80131fe:	691b      	ldr	r3, [r3, #16]
 8013200:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8013202:	68bb      	ldr	r3, [r7, #8]
 8013204:	f003 0302 	and.w	r3, r3, #2
 8013208:	2b00      	cmp	r3, #0
 801320a:	d020      	beq.n	801324e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 801320c:	68fb      	ldr	r3, [r7, #12]
 801320e:	f003 0302 	and.w	r3, r3, #2
 8013212:	2b00      	cmp	r3, #0
 8013214:	d01b      	beq.n	801324e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	681b      	ldr	r3, [r3, #0]
 801321a:	f06f 0202 	mvn.w	r2, #2
 801321e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	2201      	movs	r2, #1
 8013224:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	681b      	ldr	r3, [r3, #0]
 801322a:	699b      	ldr	r3, [r3, #24]
 801322c:	f003 0303 	and.w	r3, r3, #3
 8013230:	2b00      	cmp	r3, #0
 8013232:	d003      	beq.n	801323c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8013234:	6878      	ldr	r0, [r7, #4]
 8013236:	f000 faeb 	bl	8013810 <HAL_TIM_IC_CaptureCallback>
 801323a:	e005      	b.n	8013248 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801323c:	6878      	ldr	r0, [r7, #4]
 801323e:	f7ef fd5f 	bl	8002d00 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013242:	6878      	ldr	r0, [r7, #4]
 8013244:	f000 faee 	bl	8013824 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	2200      	movs	r2, #0
 801324c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801324e:	68bb      	ldr	r3, [r7, #8]
 8013250:	f003 0304 	and.w	r3, r3, #4
 8013254:	2b00      	cmp	r3, #0
 8013256:	d020      	beq.n	801329a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	f003 0304 	and.w	r3, r3, #4
 801325e:	2b00      	cmp	r3, #0
 8013260:	d01b      	beq.n	801329a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8013262:	687b      	ldr	r3, [r7, #4]
 8013264:	681b      	ldr	r3, [r3, #0]
 8013266:	f06f 0204 	mvn.w	r2, #4
 801326a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	2202      	movs	r2, #2
 8013270:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	699b      	ldr	r3, [r3, #24]
 8013278:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801327c:	2b00      	cmp	r3, #0
 801327e:	d003      	beq.n	8013288 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013280:	6878      	ldr	r0, [r7, #4]
 8013282:	f000 fac5 	bl	8013810 <HAL_TIM_IC_CaptureCallback>
 8013286:	e005      	b.n	8013294 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013288:	6878      	ldr	r0, [r7, #4]
 801328a:	f7ef fd39 	bl	8002d00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801328e:	6878      	ldr	r0, [r7, #4]
 8013290:	f000 fac8 	bl	8013824 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	2200      	movs	r2, #0
 8013298:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801329a:	68bb      	ldr	r3, [r7, #8]
 801329c:	f003 0308 	and.w	r3, r3, #8
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d020      	beq.n	80132e6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	f003 0308 	and.w	r3, r3, #8
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d01b      	beq.n	80132e6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80132ae:	687b      	ldr	r3, [r7, #4]
 80132b0:	681b      	ldr	r3, [r3, #0]
 80132b2:	f06f 0208 	mvn.w	r2, #8
 80132b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	2204      	movs	r2, #4
 80132bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	69db      	ldr	r3, [r3, #28]
 80132c4:	f003 0303 	and.w	r3, r3, #3
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d003      	beq.n	80132d4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80132cc:	6878      	ldr	r0, [r7, #4]
 80132ce:	f000 fa9f 	bl	8013810 <HAL_TIM_IC_CaptureCallback>
 80132d2:	e005      	b.n	80132e0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80132d4:	6878      	ldr	r0, [r7, #4]
 80132d6:	f7ef fd13 	bl	8002d00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80132da:	6878      	ldr	r0, [r7, #4]
 80132dc:	f000 faa2 	bl	8013824 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	2200      	movs	r2, #0
 80132e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80132e6:	68bb      	ldr	r3, [r7, #8]
 80132e8:	f003 0310 	and.w	r3, r3, #16
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	d020      	beq.n	8013332 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80132f0:	68fb      	ldr	r3, [r7, #12]
 80132f2:	f003 0310 	and.w	r3, r3, #16
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d01b      	beq.n	8013332 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	f06f 0210 	mvn.w	r2, #16
 8013302:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	2208      	movs	r2, #8
 8013308:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	69db      	ldr	r3, [r3, #28]
 8013310:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013314:	2b00      	cmp	r3, #0
 8013316:	d003      	beq.n	8013320 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013318:	6878      	ldr	r0, [r7, #4]
 801331a:	f000 fa79 	bl	8013810 <HAL_TIM_IC_CaptureCallback>
 801331e:	e005      	b.n	801332c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013320:	6878      	ldr	r0, [r7, #4]
 8013322:	f7ef fced 	bl	8002d00 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013326:	6878      	ldr	r0, [r7, #4]
 8013328:	f000 fa7c 	bl	8013824 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	2200      	movs	r2, #0
 8013330:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8013332:	68bb      	ldr	r3, [r7, #8]
 8013334:	f003 0301 	and.w	r3, r3, #1
 8013338:	2b00      	cmp	r3, #0
 801333a:	d00c      	beq.n	8013356 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801333c:	68fb      	ldr	r3, [r7, #12]
 801333e:	f003 0301 	and.w	r3, r3, #1
 8013342:	2b00      	cmp	r3, #0
 8013344:	d007      	beq.n	8013356 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	f06f 0201 	mvn.w	r2, #1
 801334e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8013350:	6878      	ldr	r0, [r7, #4]
 8013352:	f7f0 fba3 	bl	8003a9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8013356:	68bb      	ldr	r3, [r7, #8]
 8013358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801335c:	2b00      	cmp	r3, #0
 801335e:	d104      	bne.n	801336a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8013360:	68bb      	ldr	r3, [r7, #8]
 8013362:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8013366:	2b00      	cmp	r3, #0
 8013368:	d00c      	beq.n	8013384 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801336a:	68fb      	ldr	r3, [r7, #12]
 801336c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013370:	2b00      	cmp	r3, #0
 8013372:	d007      	beq.n	8013384 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 801337c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801337e:	6878      	ldr	r0, [r7, #4]
 8013380:	f000 ffba 	bl	80142f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8013384:	68bb      	ldr	r3, [r7, #8]
 8013386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801338a:	2b00      	cmp	r3, #0
 801338c:	d00c      	beq.n	80133a8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801338e:	68fb      	ldr	r3, [r7, #12]
 8013390:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013394:	2b00      	cmp	r3, #0
 8013396:	d007      	beq.n	80133a8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	681b      	ldr	r3, [r3, #0]
 801339c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80133a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80133a2:	6878      	ldr	r0, [r7, #4]
 80133a4:	f000 ffb2 	bl	801430c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80133a8:	68bb      	ldr	r3, [r7, #8]
 80133aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80133ae:	2b00      	cmp	r3, #0
 80133b0:	d00c      	beq.n	80133cc <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80133b2:	68fb      	ldr	r3, [r7, #12]
 80133b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d007      	beq.n	80133cc <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	681b      	ldr	r3, [r3, #0]
 80133c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80133c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80133c6:	6878      	ldr	r0, [r7, #4]
 80133c8:	f000 fa36 	bl	8013838 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80133cc:	68bb      	ldr	r3, [r7, #8]
 80133ce:	f003 0320 	and.w	r3, r3, #32
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d00c      	beq.n	80133f0 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80133d6:	68fb      	ldr	r3, [r7, #12]
 80133d8:	f003 0320 	and.w	r3, r3, #32
 80133dc:	2b00      	cmp	r3, #0
 80133de:	d007      	beq.n	80133f0 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	681b      	ldr	r3, [r3, #0]
 80133e4:	f06f 0220 	mvn.w	r2, #32
 80133e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80133ea:	6878      	ldr	r0, [r7, #4]
 80133ec:	f000 ff7a 	bl	80142e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80133f0:	bf00      	nop
 80133f2:	3710      	adds	r7, #16
 80133f4:	46bd      	mov	sp, r7
 80133f6:	bd80      	pop	{r7, pc}

080133f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80133f8:	b580      	push	{r7, lr}
 80133fa:	b086      	sub	sp, #24
 80133fc:	af00      	add	r7, sp, #0
 80133fe:	60f8      	str	r0, [r7, #12]
 8013400:	60b9      	str	r1, [r7, #8]
 8013402:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8013404:	2300      	movs	r3, #0
 8013406:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8013408:	68fb      	ldr	r3, [r7, #12]
 801340a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801340e:	2b01      	cmp	r3, #1
 8013410:	d101      	bne.n	8013416 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8013412:	2302      	movs	r3, #2
 8013414:	e0ff      	b.n	8013616 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8013416:	68fb      	ldr	r3, [r7, #12]
 8013418:	2201      	movs	r2, #1
 801341a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	2b14      	cmp	r3, #20
 8013422:	f200 80f0 	bhi.w	8013606 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8013426:	a201      	add	r2, pc, #4	; (adr r2, 801342c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8013428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801342c:	08013481 	.word	0x08013481
 8013430:	08013607 	.word	0x08013607
 8013434:	08013607 	.word	0x08013607
 8013438:	08013607 	.word	0x08013607
 801343c:	080134c1 	.word	0x080134c1
 8013440:	08013607 	.word	0x08013607
 8013444:	08013607 	.word	0x08013607
 8013448:	08013607 	.word	0x08013607
 801344c:	08013503 	.word	0x08013503
 8013450:	08013607 	.word	0x08013607
 8013454:	08013607 	.word	0x08013607
 8013458:	08013607 	.word	0x08013607
 801345c:	08013543 	.word	0x08013543
 8013460:	08013607 	.word	0x08013607
 8013464:	08013607 	.word	0x08013607
 8013468:	08013607 	.word	0x08013607
 801346c:	08013585 	.word	0x08013585
 8013470:	08013607 	.word	0x08013607
 8013474:	08013607 	.word	0x08013607
 8013478:	08013607 	.word	0x08013607
 801347c:	080135c5 	.word	0x080135c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013480:	68fb      	ldr	r3, [r7, #12]
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	68b9      	ldr	r1, [r7, #8]
 8013486:	4618      	mov	r0, r3
 8013488:	f000 fa86 	bl	8013998 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	699a      	ldr	r2, [r3, #24]
 8013492:	68fb      	ldr	r3, [r7, #12]
 8013494:	681b      	ldr	r3, [r3, #0]
 8013496:	f042 0208 	orr.w	r2, r2, #8
 801349a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	681b      	ldr	r3, [r3, #0]
 80134a0:	699a      	ldr	r2, [r3, #24]
 80134a2:	68fb      	ldr	r3, [r7, #12]
 80134a4:	681b      	ldr	r3, [r3, #0]
 80134a6:	f022 0204 	bic.w	r2, r2, #4
 80134aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80134ac:	68fb      	ldr	r3, [r7, #12]
 80134ae:	681b      	ldr	r3, [r3, #0]
 80134b0:	6999      	ldr	r1, [r3, #24]
 80134b2:	68bb      	ldr	r3, [r7, #8]
 80134b4:	691a      	ldr	r2, [r3, #16]
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	681b      	ldr	r3, [r3, #0]
 80134ba:	430a      	orrs	r2, r1
 80134bc:	619a      	str	r2, [r3, #24]
      break;
 80134be:	e0a5      	b.n	801360c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80134c0:	68fb      	ldr	r3, [r7, #12]
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	68b9      	ldr	r1, [r7, #8]
 80134c6:	4618      	mov	r0, r3
 80134c8:	f000 faf6 	bl	8013ab8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80134cc:	68fb      	ldr	r3, [r7, #12]
 80134ce:	681b      	ldr	r3, [r3, #0]
 80134d0:	699a      	ldr	r2, [r3, #24]
 80134d2:	68fb      	ldr	r3, [r7, #12]
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80134da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	681b      	ldr	r3, [r3, #0]
 80134e0:	699a      	ldr	r2, [r3, #24]
 80134e2:	68fb      	ldr	r3, [r7, #12]
 80134e4:	681b      	ldr	r3, [r3, #0]
 80134e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80134ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80134ec:	68fb      	ldr	r3, [r7, #12]
 80134ee:	681b      	ldr	r3, [r3, #0]
 80134f0:	6999      	ldr	r1, [r3, #24]
 80134f2:	68bb      	ldr	r3, [r7, #8]
 80134f4:	691b      	ldr	r3, [r3, #16]
 80134f6:	021a      	lsls	r2, r3, #8
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	681b      	ldr	r3, [r3, #0]
 80134fc:	430a      	orrs	r2, r1
 80134fe:	619a      	str	r2, [r3, #24]
      break;
 8013500:	e084      	b.n	801360c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8013502:	68fb      	ldr	r3, [r7, #12]
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	68b9      	ldr	r1, [r7, #8]
 8013508:	4618      	mov	r0, r3
 801350a:	f000 fb5f 	bl	8013bcc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801350e:	68fb      	ldr	r3, [r7, #12]
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	69da      	ldr	r2, [r3, #28]
 8013514:	68fb      	ldr	r3, [r7, #12]
 8013516:	681b      	ldr	r3, [r3, #0]
 8013518:	f042 0208 	orr.w	r2, r2, #8
 801351c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801351e:	68fb      	ldr	r3, [r7, #12]
 8013520:	681b      	ldr	r3, [r3, #0]
 8013522:	69da      	ldr	r2, [r3, #28]
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	681b      	ldr	r3, [r3, #0]
 8013528:	f022 0204 	bic.w	r2, r2, #4
 801352c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	69d9      	ldr	r1, [r3, #28]
 8013534:	68bb      	ldr	r3, [r7, #8]
 8013536:	691a      	ldr	r2, [r3, #16]
 8013538:	68fb      	ldr	r3, [r7, #12]
 801353a:	681b      	ldr	r3, [r3, #0]
 801353c:	430a      	orrs	r2, r1
 801353e:	61da      	str	r2, [r3, #28]
      break;
 8013540:	e064      	b.n	801360c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8013542:	68fb      	ldr	r3, [r7, #12]
 8013544:	681b      	ldr	r3, [r3, #0]
 8013546:	68b9      	ldr	r1, [r7, #8]
 8013548:	4618      	mov	r0, r3
 801354a:	f000 fbc7 	bl	8013cdc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801354e:	68fb      	ldr	r3, [r7, #12]
 8013550:	681b      	ldr	r3, [r3, #0]
 8013552:	69da      	ldr	r2, [r3, #28]
 8013554:	68fb      	ldr	r3, [r7, #12]
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801355c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801355e:	68fb      	ldr	r3, [r7, #12]
 8013560:	681b      	ldr	r3, [r3, #0]
 8013562:	69da      	ldr	r2, [r3, #28]
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	681b      	ldr	r3, [r3, #0]
 8013568:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801356c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 801356e:	68fb      	ldr	r3, [r7, #12]
 8013570:	681b      	ldr	r3, [r3, #0]
 8013572:	69d9      	ldr	r1, [r3, #28]
 8013574:	68bb      	ldr	r3, [r7, #8]
 8013576:	691b      	ldr	r3, [r3, #16]
 8013578:	021a      	lsls	r2, r3, #8
 801357a:	68fb      	ldr	r3, [r7, #12]
 801357c:	681b      	ldr	r3, [r3, #0]
 801357e:	430a      	orrs	r2, r1
 8013580:	61da      	str	r2, [r3, #28]
      break;
 8013582:	e043      	b.n	801360c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	681b      	ldr	r3, [r3, #0]
 8013588:	68b9      	ldr	r1, [r7, #8]
 801358a:	4618      	mov	r0, r3
 801358c:	f000 fc10 	bl	8013db0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	681b      	ldr	r3, [r3, #0]
 8013594:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	681b      	ldr	r3, [r3, #0]
 801359a:	f042 0208 	orr.w	r2, r2, #8
 801359e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80135a0:	68fb      	ldr	r3, [r7, #12]
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	f022 0204 	bic.w	r2, r2, #4
 80135ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	681b      	ldr	r3, [r3, #0]
 80135b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80135b6:	68bb      	ldr	r3, [r7, #8]
 80135b8:	691a      	ldr	r2, [r3, #16]
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	681b      	ldr	r3, [r3, #0]
 80135be:	430a      	orrs	r2, r1
 80135c0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80135c2:	e023      	b.n	801360c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80135c4:	68fb      	ldr	r3, [r7, #12]
 80135c6:	681b      	ldr	r3, [r3, #0]
 80135c8:	68b9      	ldr	r1, [r7, #8]
 80135ca:	4618      	mov	r0, r3
 80135cc:	f000 fc54 	bl	8013e78 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80135d0:	68fb      	ldr	r3, [r7, #12]
 80135d2:	681b      	ldr	r3, [r3, #0]
 80135d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	681b      	ldr	r3, [r3, #0]
 80135da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80135de:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80135e0:	68fb      	ldr	r3, [r7, #12]
 80135e2:	681b      	ldr	r3, [r3, #0]
 80135e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80135e6:	68fb      	ldr	r3, [r7, #12]
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80135ee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80135f0:	68fb      	ldr	r3, [r7, #12]
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80135f6:	68bb      	ldr	r3, [r7, #8]
 80135f8:	691b      	ldr	r3, [r3, #16]
 80135fa:	021a      	lsls	r2, r3, #8
 80135fc:	68fb      	ldr	r3, [r7, #12]
 80135fe:	681b      	ldr	r3, [r3, #0]
 8013600:	430a      	orrs	r2, r1
 8013602:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8013604:	e002      	b.n	801360c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8013606:	2301      	movs	r3, #1
 8013608:	75fb      	strb	r3, [r7, #23]
      break;
 801360a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 801360c:	68fb      	ldr	r3, [r7, #12]
 801360e:	2200      	movs	r2, #0
 8013610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8013614:	7dfb      	ldrb	r3, [r7, #23]
}
 8013616:	4618      	mov	r0, r3
 8013618:	3718      	adds	r7, #24
 801361a:	46bd      	mov	sp, r7
 801361c:	bd80      	pop	{r7, pc}
 801361e:	bf00      	nop

08013620 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8013620:	b580      	push	{r7, lr}
 8013622:	b084      	sub	sp, #16
 8013624:	af00      	add	r7, sp, #0
 8013626:	6078      	str	r0, [r7, #4]
 8013628:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801362a:	2300      	movs	r3, #0
 801362c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801362e:	687b      	ldr	r3, [r7, #4]
 8013630:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013634:	2b01      	cmp	r3, #1
 8013636:	d101      	bne.n	801363c <HAL_TIM_ConfigClockSource+0x1c>
 8013638:	2302      	movs	r3, #2
 801363a:	e0dc      	b.n	80137f6 <HAL_TIM_ConfigClockSource+0x1d6>
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	2201      	movs	r2, #1
 8013640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	2202      	movs	r2, #2
 8013648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	681b      	ldr	r3, [r3, #0]
 8013650:	689b      	ldr	r3, [r3, #8]
 8013652:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8013654:	68ba      	ldr	r2, [r7, #8]
 8013656:	4b6a      	ldr	r3, [pc, #424]	; (8013800 <HAL_TIM_ConfigClockSource+0x1e0>)
 8013658:	4013      	ands	r3, r2
 801365a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 801365c:	68bb      	ldr	r3, [r7, #8]
 801365e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8013662:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	681b      	ldr	r3, [r3, #0]
 8013668:	68ba      	ldr	r2, [r7, #8]
 801366a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 801366c:	683b      	ldr	r3, [r7, #0]
 801366e:	681b      	ldr	r3, [r3, #0]
 8013670:	4a64      	ldr	r2, [pc, #400]	; (8013804 <HAL_TIM_ConfigClockSource+0x1e4>)
 8013672:	4293      	cmp	r3, r2
 8013674:	f000 80a9 	beq.w	80137ca <HAL_TIM_ConfigClockSource+0x1aa>
 8013678:	4a62      	ldr	r2, [pc, #392]	; (8013804 <HAL_TIM_ConfigClockSource+0x1e4>)
 801367a:	4293      	cmp	r3, r2
 801367c:	f200 80ae 	bhi.w	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 8013680:	4a61      	ldr	r2, [pc, #388]	; (8013808 <HAL_TIM_ConfigClockSource+0x1e8>)
 8013682:	4293      	cmp	r3, r2
 8013684:	f000 80a1 	beq.w	80137ca <HAL_TIM_ConfigClockSource+0x1aa>
 8013688:	4a5f      	ldr	r2, [pc, #380]	; (8013808 <HAL_TIM_ConfigClockSource+0x1e8>)
 801368a:	4293      	cmp	r3, r2
 801368c:	f200 80a6 	bhi.w	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 8013690:	4a5e      	ldr	r2, [pc, #376]	; (801380c <HAL_TIM_ConfigClockSource+0x1ec>)
 8013692:	4293      	cmp	r3, r2
 8013694:	f000 8099 	beq.w	80137ca <HAL_TIM_ConfigClockSource+0x1aa>
 8013698:	4a5c      	ldr	r2, [pc, #368]	; (801380c <HAL_TIM_ConfigClockSource+0x1ec>)
 801369a:	4293      	cmp	r3, r2
 801369c:	f200 809e 	bhi.w	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 80136a0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80136a4:	f000 8091 	beq.w	80137ca <HAL_TIM_ConfigClockSource+0x1aa>
 80136a8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80136ac:	f200 8096 	bhi.w	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 80136b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80136b4:	f000 8089 	beq.w	80137ca <HAL_TIM_ConfigClockSource+0x1aa>
 80136b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80136bc:	f200 808e 	bhi.w	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 80136c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80136c4:	d03e      	beq.n	8013744 <HAL_TIM_ConfigClockSource+0x124>
 80136c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80136ca:	f200 8087 	bhi.w	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 80136ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80136d2:	f000 8086 	beq.w	80137e2 <HAL_TIM_ConfigClockSource+0x1c2>
 80136d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80136da:	d87f      	bhi.n	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 80136dc:	2b70      	cmp	r3, #112	; 0x70
 80136de:	d01a      	beq.n	8013716 <HAL_TIM_ConfigClockSource+0xf6>
 80136e0:	2b70      	cmp	r3, #112	; 0x70
 80136e2:	d87b      	bhi.n	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 80136e4:	2b60      	cmp	r3, #96	; 0x60
 80136e6:	d050      	beq.n	801378a <HAL_TIM_ConfigClockSource+0x16a>
 80136e8:	2b60      	cmp	r3, #96	; 0x60
 80136ea:	d877      	bhi.n	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 80136ec:	2b50      	cmp	r3, #80	; 0x50
 80136ee:	d03c      	beq.n	801376a <HAL_TIM_ConfigClockSource+0x14a>
 80136f0:	2b50      	cmp	r3, #80	; 0x50
 80136f2:	d873      	bhi.n	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 80136f4:	2b40      	cmp	r3, #64	; 0x40
 80136f6:	d058      	beq.n	80137aa <HAL_TIM_ConfigClockSource+0x18a>
 80136f8:	2b40      	cmp	r3, #64	; 0x40
 80136fa:	d86f      	bhi.n	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 80136fc:	2b30      	cmp	r3, #48	; 0x30
 80136fe:	d064      	beq.n	80137ca <HAL_TIM_ConfigClockSource+0x1aa>
 8013700:	2b30      	cmp	r3, #48	; 0x30
 8013702:	d86b      	bhi.n	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 8013704:	2b20      	cmp	r3, #32
 8013706:	d060      	beq.n	80137ca <HAL_TIM_ConfigClockSource+0x1aa>
 8013708:	2b20      	cmp	r3, #32
 801370a:	d867      	bhi.n	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
 801370c:	2b00      	cmp	r3, #0
 801370e:	d05c      	beq.n	80137ca <HAL_TIM_ConfigClockSource+0x1aa>
 8013710:	2b10      	cmp	r3, #16
 8013712:	d05a      	beq.n	80137ca <HAL_TIM_ConfigClockSource+0x1aa>
 8013714:	e062      	b.n	80137dc <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	6818      	ldr	r0, [r3, #0]
 801371a:	683b      	ldr	r3, [r7, #0]
 801371c:	6899      	ldr	r1, [r3, #8]
 801371e:	683b      	ldr	r3, [r7, #0]
 8013720:	685a      	ldr	r2, [r3, #4]
 8013722:	683b      	ldr	r3, [r7, #0]
 8013724:	68db      	ldr	r3, [r3, #12]
 8013726:	f000 fc8b 	bl	8014040 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	681b      	ldr	r3, [r3, #0]
 801372e:	689b      	ldr	r3, [r3, #8]
 8013730:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8013732:	68bb      	ldr	r3, [r7, #8]
 8013734:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8013738:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	681b      	ldr	r3, [r3, #0]
 801373e:	68ba      	ldr	r2, [r7, #8]
 8013740:	609a      	str	r2, [r3, #8]
      break;
 8013742:	e04f      	b.n	80137e4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	6818      	ldr	r0, [r3, #0]
 8013748:	683b      	ldr	r3, [r7, #0]
 801374a:	6899      	ldr	r1, [r3, #8]
 801374c:	683b      	ldr	r3, [r7, #0]
 801374e:	685a      	ldr	r2, [r3, #4]
 8013750:	683b      	ldr	r3, [r7, #0]
 8013752:	68db      	ldr	r3, [r3, #12]
 8013754:	f000 fc74 	bl	8014040 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	681b      	ldr	r3, [r3, #0]
 801375c:	689a      	ldr	r2, [r3, #8]
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	681b      	ldr	r3, [r3, #0]
 8013762:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8013766:	609a      	str	r2, [r3, #8]
      break;
 8013768:	e03c      	b.n	80137e4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	6818      	ldr	r0, [r3, #0]
 801376e:	683b      	ldr	r3, [r7, #0]
 8013770:	6859      	ldr	r1, [r3, #4]
 8013772:	683b      	ldr	r3, [r7, #0]
 8013774:	68db      	ldr	r3, [r3, #12]
 8013776:	461a      	mov	r2, r3
 8013778:	f000 fbe4 	bl	8013f44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	681b      	ldr	r3, [r3, #0]
 8013780:	2150      	movs	r1, #80	; 0x50
 8013782:	4618      	mov	r0, r3
 8013784:	f000 fc3e 	bl	8014004 <TIM_ITRx_SetConfig>
      break;
 8013788:	e02c      	b.n	80137e4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	6818      	ldr	r0, [r3, #0]
 801378e:	683b      	ldr	r3, [r7, #0]
 8013790:	6859      	ldr	r1, [r3, #4]
 8013792:	683b      	ldr	r3, [r7, #0]
 8013794:	68db      	ldr	r3, [r3, #12]
 8013796:	461a      	mov	r2, r3
 8013798:	f000 fc03 	bl	8013fa2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	2160      	movs	r1, #96	; 0x60
 80137a2:	4618      	mov	r0, r3
 80137a4:	f000 fc2e 	bl	8014004 <TIM_ITRx_SetConfig>
      break;
 80137a8:	e01c      	b.n	80137e4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	6818      	ldr	r0, [r3, #0]
 80137ae:	683b      	ldr	r3, [r7, #0]
 80137b0:	6859      	ldr	r1, [r3, #4]
 80137b2:	683b      	ldr	r3, [r7, #0]
 80137b4:	68db      	ldr	r3, [r3, #12]
 80137b6:	461a      	mov	r2, r3
 80137b8:	f000 fbc4 	bl	8013f44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	681b      	ldr	r3, [r3, #0]
 80137c0:	2140      	movs	r1, #64	; 0x40
 80137c2:	4618      	mov	r0, r3
 80137c4:	f000 fc1e 	bl	8014004 <TIM_ITRx_SetConfig>
      break;
 80137c8:	e00c      	b.n	80137e4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80137ca:	687b      	ldr	r3, [r7, #4]
 80137cc:	681a      	ldr	r2, [r3, #0]
 80137ce:	683b      	ldr	r3, [r7, #0]
 80137d0:	681b      	ldr	r3, [r3, #0]
 80137d2:	4619      	mov	r1, r3
 80137d4:	4610      	mov	r0, r2
 80137d6:	f000 fc15 	bl	8014004 <TIM_ITRx_SetConfig>
      break;
 80137da:	e003      	b.n	80137e4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80137dc:	2301      	movs	r3, #1
 80137de:	73fb      	strb	r3, [r7, #15]
      break;
 80137e0:	e000      	b.n	80137e4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80137e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	2201      	movs	r2, #1
 80137e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	2200      	movs	r2, #0
 80137f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80137f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80137f6:	4618      	mov	r0, r3
 80137f8:	3710      	adds	r7, #16
 80137fa:	46bd      	mov	sp, r7
 80137fc:	bd80      	pop	{r7, pc}
 80137fe:	bf00      	nop
 8013800:	ffceff88 	.word	0xffceff88
 8013804:	00100040 	.word	0x00100040
 8013808:	00100030 	.word	0x00100030
 801380c:	00100020 	.word	0x00100020

08013810 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8013810:	b480      	push	{r7}
 8013812:	b083      	sub	sp, #12
 8013814:	af00      	add	r7, sp, #0
 8013816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8013818:	bf00      	nop
 801381a:	370c      	adds	r7, #12
 801381c:	46bd      	mov	sp, r7
 801381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013822:	4770      	bx	lr

08013824 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8013824:	b480      	push	{r7}
 8013826:	b083      	sub	sp, #12
 8013828:	af00      	add	r7, sp, #0
 801382a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801382c:	bf00      	nop
 801382e:	370c      	adds	r7, #12
 8013830:	46bd      	mov	sp, r7
 8013832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013836:	4770      	bx	lr

08013838 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8013838:	b480      	push	{r7}
 801383a:	b083      	sub	sp, #12
 801383c:	af00      	add	r7, sp, #0
 801383e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8013840:	bf00      	nop
 8013842:	370c      	adds	r7, #12
 8013844:	46bd      	mov	sp, r7
 8013846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801384a:	4770      	bx	lr

0801384c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801384c:	b480      	push	{r7}
 801384e:	b085      	sub	sp, #20
 8013850:	af00      	add	r7, sp, #0
 8013852:	6078      	str	r0, [r7, #4]
 8013854:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	4a46      	ldr	r2, [pc, #280]	; (8013978 <TIM_Base_SetConfig+0x12c>)
 8013860:	4293      	cmp	r3, r2
 8013862:	d013      	beq.n	801388c <TIM_Base_SetConfig+0x40>
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801386a:	d00f      	beq.n	801388c <TIM_Base_SetConfig+0x40>
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	4a43      	ldr	r2, [pc, #268]	; (801397c <TIM_Base_SetConfig+0x130>)
 8013870:	4293      	cmp	r3, r2
 8013872:	d00b      	beq.n	801388c <TIM_Base_SetConfig+0x40>
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	4a42      	ldr	r2, [pc, #264]	; (8013980 <TIM_Base_SetConfig+0x134>)
 8013878:	4293      	cmp	r3, r2
 801387a:	d007      	beq.n	801388c <TIM_Base_SetConfig+0x40>
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	4a41      	ldr	r2, [pc, #260]	; (8013984 <TIM_Base_SetConfig+0x138>)
 8013880:	4293      	cmp	r3, r2
 8013882:	d003      	beq.n	801388c <TIM_Base_SetConfig+0x40>
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	4a40      	ldr	r2, [pc, #256]	; (8013988 <TIM_Base_SetConfig+0x13c>)
 8013888:	4293      	cmp	r3, r2
 801388a:	d108      	bne.n	801389e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801388c:	68fb      	ldr	r3, [r7, #12]
 801388e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013892:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013894:	683b      	ldr	r3, [r7, #0]
 8013896:	685b      	ldr	r3, [r3, #4]
 8013898:	68fa      	ldr	r2, [r7, #12]
 801389a:	4313      	orrs	r3, r2
 801389c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	4a35      	ldr	r2, [pc, #212]	; (8013978 <TIM_Base_SetConfig+0x12c>)
 80138a2:	4293      	cmp	r3, r2
 80138a4:	d01f      	beq.n	80138e6 <TIM_Base_SetConfig+0x9a>
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80138ac:	d01b      	beq.n	80138e6 <TIM_Base_SetConfig+0x9a>
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	4a32      	ldr	r2, [pc, #200]	; (801397c <TIM_Base_SetConfig+0x130>)
 80138b2:	4293      	cmp	r3, r2
 80138b4:	d017      	beq.n	80138e6 <TIM_Base_SetConfig+0x9a>
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	4a31      	ldr	r2, [pc, #196]	; (8013980 <TIM_Base_SetConfig+0x134>)
 80138ba:	4293      	cmp	r3, r2
 80138bc:	d013      	beq.n	80138e6 <TIM_Base_SetConfig+0x9a>
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	4a30      	ldr	r2, [pc, #192]	; (8013984 <TIM_Base_SetConfig+0x138>)
 80138c2:	4293      	cmp	r3, r2
 80138c4:	d00f      	beq.n	80138e6 <TIM_Base_SetConfig+0x9a>
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	4a2f      	ldr	r2, [pc, #188]	; (8013988 <TIM_Base_SetConfig+0x13c>)
 80138ca:	4293      	cmp	r3, r2
 80138cc:	d00b      	beq.n	80138e6 <TIM_Base_SetConfig+0x9a>
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	4a2e      	ldr	r2, [pc, #184]	; (801398c <TIM_Base_SetConfig+0x140>)
 80138d2:	4293      	cmp	r3, r2
 80138d4:	d007      	beq.n	80138e6 <TIM_Base_SetConfig+0x9a>
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	4a2d      	ldr	r2, [pc, #180]	; (8013990 <TIM_Base_SetConfig+0x144>)
 80138da:	4293      	cmp	r3, r2
 80138dc:	d003      	beq.n	80138e6 <TIM_Base_SetConfig+0x9a>
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	4a2c      	ldr	r2, [pc, #176]	; (8013994 <TIM_Base_SetConfig+0x148>)
 80138e2:	4293      	cmp	r3, r2
 80138e4:	d108      	bne.n	80138f8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80138e6:	68fb      	ldr	r3, [r7, #12]
 80138e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80138ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80138ee:	683b      	ldr	r3, [r7, #0]
 80138f0:	68db      	ldr	r3, [r3, #12]
 80138f2:	68fa      	ldr	r2, [r7, #12]
 80138f4:	4313      	orrs	r3, r2
 80138f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80138f8:	68fb      	ldr	r3, [r7, #12]
 80138fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80138fe:	683b      	ldr	r3, [r7, #0]
 8013900:	695b      	ldr	r3, [r3, #20]
 8013902:	4313      	orrs	r3, r2
 8013904:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	68fa      	ldr	r2, [r7, #12]
 801390a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801390c:	683b      	ldr	r3, [r7, #0]
 801390e:	689a      	ldr	r2, [r3, #8]
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8013914:	683b      	ldr	r3, [r7, #0]
 8013916:	681a      	ldr	r2, [r3, #0]
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	4a16      	ldr	r2, [pc, #88]	; (8013978 <TIM_Base_SetConfig+0x12c>)
 8013920:	4293      	cmp	r3, r2
 8013922:	d00f      	beq.n	8013944 <TIM_Base_SetConfig+0xf8>
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	4a18      	ldr	r2, [pc, #96]	; (8013988 <TIM_Base_SetConfig+0x13c>)
 8013928:	4293      	cmp	r3, r2
 801392a:	d00b      	beq.n	8013944 <TIM_Base_SetConfig+0xf8>
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	4a17      	ldr	r2, [pc, #92]	; (801398c <TIM_Base_SetConfig+0x140>)
 8013930:	4293      	cmp	r3, r2
 8013932:	d007      	beq.n	8013944 <TIM_Base_SetConfig+0xf8>
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	4a16      	ldr	r2, [pc, #88]	; (8013990 <TIM_Base_SetConfig+0x144>)
 8013938:	4293      	cmp	r3, r2
 801393a:	d003      	beq.n	8013944 <TIM_Base_SetConfig+0xf8>
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	4a15      	ldr	r2, [pc, #84]	; (8013994 <TIM_Base_SetConfig+0x148>)
 8013940:	4293      	cmp	r3, r2
 8013942:	d103      	bne.n	801394c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8013944:	683b      	ldr	r3, [r7, #0]
 8013946:	691a      	ldr	r2, [r3, #16]
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	2201      	movs	r2, #1
 8013950:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	691b      	ldr	r3, [r3, #16]
 8013956:	f003 0301 	and.w	r3, r3, #1
 801395a:	2b01      	cmp	r3, #1
 801395c:	d105      	bne.n	801396a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	691b      	ldr	r3, [r3, #16]
 8013962:	f023 0201 	bic.w	r2, r3, #1
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	611a      	str	r2, [r3, #16]
  }
}
 801396a:	bf00      	nop
 801396c:	3714      	adds	r7, #20
 801396e:	46bd      	mov	sp, r7
 8013970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013974:	4770      	bx	lr
 8013976:	bf00      	nop
 8013978:	40010000 	.word	0x40010000
 801397c:	40000400 	.word	0x40000400
 8013980:	40000800 	.word	0x40000800
 8013984:	40000c00 	.word	0x40000c00
 8013988:	40010400 	.word	0x40010400
 801398c:	40014000 	.word	0x40014000
 8013990:	40014400 	.word	0x40014400
 8013994:	40014800 	.word	0x40014800

08013998 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013998:	b480      	push	{r7}
 801399a:	b087      	sub	sp, #28
 801399c:	af00      	add	r7, sp, #0
 801399e:	6078      	str	r0, [r7, #4]
 80139a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	6a1b      	ldr	r3, [r3, #32]
 80139a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80139a8:	687b      	ldr	r3, [r7, #4]
 80139aa:	6a1b      	ldr	r3, [r3, #32]
 80139ac:	f023 0201 	bic.w	r2, r3, #1
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	685b      	ldr	r3, [r3, #4]
 80139b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	699b      	ldr	r3, [r3, #24]
 80139be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80139c0:	68fa      	ldr	r2, [r7, #12]
 80139c2:	4b37      	ldr	r3, [pc, #220]	; (8013aa0 <TIM_OC1_SetConfig+0x108>)
 80139c4:	4013      	ands	r3, r2
 80139c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80139c8:	68fb      	ldr	r3, [r7, #12]
 80139ca:	f023 0303 	bic.w	r3, r3, #3
 80139ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80139d0:	683b      	ldr	r3, [r7, #0]
 80139d2:	681b      	ldr	r3, [r3, #0]
 80139d4:	68fa      	ldr	r2, [r7, #12]
 80139d6:	4313      	orrs	r3, r2
 80139d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80139da:	697b      	ldr	r3, [r7, #20]
 80139dc:	f023 0302 	bic.w	r3, r3, #2
 80139e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80139e2:	683b      	ldr	r3, [r7, #0]
 80139e4:	689b      	ldr	r3, [r3, #8]
 80139e6:	697a      	ldr	r2, [r7, #20]
 80139e8:	4313      	orrs	r3, r2
 80139ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	4a2d      	ldr	r2, [pc, #180]	; (8013aa4 <TIM_OC1_SetConfig+0x10c>)
 80139f0:	4293      	cmp	r3, r2
 80139f2:	d00f      	beq.n	8013a14 <TIM_OC1_SetConfig+0x7c>
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	4a2c      	ldr	r2, [pc, #176]	; (8013aa8 <TIM_OC1_SetConfig+0x110>)
 80139f8:	4293      	cmp	r3, r2
 80139fa:	d00b      	beq.n	8013a14 <TIM_OC1_SetConfig+0x7c>
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	4a2b      	ldr	r2, [pc, #172]	; (8013aac <TIM_OC1_SetConfig+0x114>)
 8013a00:	4293      	cmp	r3, r2
 8013a02:	d007      	beq.n	8013a14 <TIM_OC1_SetConfig+0x7c>
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	4a2a      	ldr	r2, [pc, #168]	; (8013ab0 <TIM_OC1_SetConfig+0x118>)
 8013a08:	4293      	cmp	r3, r2
 8013a0a:	d003      	beq.n	8013a14 <TIM_OC1_SetConfig+0x7c>
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	4a29      	ldr	r2, [pc, #164]	; (8013ab4 <TIM_OC1_SetConfig+0x11c>)
 8013a10:	4293      	cmp	r3, r2
 8013a12:	d10c      	bne.n	8013a2e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8013a14:	697b      	ldr	r3, [r7, #20]
 8013a16:	f023 0308 	bic.w	r3, r3, #8
 8013a1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8013a1c:	683b      	ldr	r3, [r7, #0]
 8013a1e:	68db      	ldr	r3, [r3, #12]
 8013a20:	697a      	ldr	r2, [r7, #20]
 8013a22:	4313      	orrs	r3, r2
 8013a24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8013a26:	697b      	ldr	r3, [r7, #20]
 8013a28:	f023 0304 	bic.w	r3, r3, #4
 8013a2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	4a1c      	ldr	r2, [pc, #112]	; (8013aa4 <TIM_OC1_SetConfig+0x10c>)
 8013a32:	4293      	cmp	r3, r2
 8013a34:	d00f      	beq.n	8013a56 <TIM_OC1_SetConfig+0xbe>
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	4a1b      	ldr	r2, [pc, #108]	; (8013aa8 <TIM_OC1_SetConfig+0x110>)
 8013a3a:	4293      	cmp	r3, r2
 8013a3c:	d00b      	beq.n	8013a56 <TIM_OC1_SetConfig+0xbe>
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	4a1a      	ldr	r2, [pc, #104]	; (8013aac <TIM_OC1_SetConfig+0x114>)
 8013a42:	4293      	cmp	r3, r2
 8013a44:	d007      	beq.n	8013a56 <TIM_OC1_SetConfig+0xbe>
 8013a46:	687b      	ldr	r3, [r7, #4]
 8013a48:	4a19      	ldr	r2, [pc, #100]	; (8013ab0 <TIM_OC1_SetConfig+0x118>)
 8013a4a:	4293      	cmp	r3, r2
 8013a4c:	d003      	beq.n	8013a56 <TIM_OC1_SetConfig+0xbe>
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	4a18      	ldr	r2, [pc, #96]	; (8013ab4 <TIM_OC1_SetConfig+0x11c>)
 8013a52:	4293      	cmp	r3, r2
 8013a54:	d111      	bne.n	8013a7a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8013a56:	693b      	ldr	r3, [r7, #16]
 8013a58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013a5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8013a5e:	693b      	ldr	r3, [r7, #16]
 8013a60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013a64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8013a66:	683b      	ldr	r3, [r7, #0]
 8013a68:	695b      	ldr	r3, [r3, #20]
 8013a6a:	693a      	ldr	r2, [r7, #16]
 8013a6c:	4313      	orrs	r3, r2
 8013a6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8013a70:	683b      	ldr	r3, [r7, #0]
 8013a72:	699b      	ldr	r3, [r3, #24]
 8013a74:	693a      	ldr	r2, [r7, #16]
 8013a76:	4313      	orrs	r3, r2
 8013a78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	693a      	ldr	r2, [r7, #16]
 8013a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	68fa      	ldr	r2, [r7, #12]
 8013a84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8013a86:	683b      	ldr	r3, [r7, #0]
 8013a88:	685a      	ldr	r2, [r3, #4]
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	697a      	ldr	r2, [r7, #20]
 8013a92:	621a      	str	r2, [r3, #32]
}
 8013a94:	bf00      	nop
 8013a96:	371c      	adds	r7, #28
 8013a98:	46bd      	mov	sp, r7
 8013a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a9e:	4770      	bx	lr
 8013aa0:	fffeff8f 	.word	0xfffeff8f
 8013aa4:	40010000 	.word	0x40010000
 8013aa8:	40010400 	.word	0x40010400
 8013aac:	40014000 	.word	0x40014000
 8013ab0:	40014400 	.word	0x40014400
 8013ab4:	40014800 	.word	0x40014800

08013ab8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013ab8:	b480      	push	{r7}
 8013aba:	b087      	sub	sp, #28
 8013abc:	af00      	add	r7, sp, #0
 8013abe:	6078      	str	r0, [r7, #4]
 8013ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	6a1b      	ldr	r3, [r3, #32]
 8013ac6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013ac8:	687b      	ldr	r3, [r7, #4]
 8013aca:	6a1b      	ldr	r3, [r3, #32]
 8013acc:	f023 0210 	bic.w	r2, r3, #16
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	685b      	ldr	r3, [r3, #4]
 8013ad8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	699b      	ldr	r3, [r3, #24]
 8013ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8013ae0:	68fa      	ldr	r2, [r7, #12]
 8013ae2:	4b34      	ldr	r3, [pc, #208]	; (8013bb4 <TIM_OC2_SetConfig+0xfc>)
 8013ae4:	4013      	ands	r3, r2
 8013ae6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013aee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013af0:	683b      	ldr	r3, [r7, #0]
 8013af2:	681b      	ldr	r3, [r3, #0]
 8013af4:	021b      	lsls	r3, r3, #8
 8013af6:	68fa      	ldr	r2, [r7, #12]
 8013af8:	4313      	orrs	r3, r2
 8013afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8013afc:	697b      	ldr	r3, [r7, #20]
 8013afe:	f023 0320 	bic.w	r3, r3, #32
 8013b02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8013b04:	683b      	ldr	r3, [r7, #0]
 8013b06:	689b      	ldr	r3, [r3, #8]
 8013b08:	011b      	lsls	r3, r3, #4
 8013b0a:	697a      	ldr	r2, [r7, #20]
 8013b0c:	4313      	orrs	r3, r2
 8013b0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	4a29      	ldr	r2, [pc, #164]	; (8013bb8 <TIM_OC2_SetConfig+0x100>)
 8013b14:	4293      	cmp	r3, r2
 8013b16:	d003      	beq.n	8013b20 <TIM_OC2_SetConfig+0x68>
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	4a28      	ldr	r2, [pc, #160]	; (8013bbc <TIM_OC2_SetConfig+0x104>)
 8013b1c:	4293      	cmp	r3, r2
 8013b1e:	d10d      	bne.n	8013b3c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8013b20:	697b      	ldr	r3, [r7, #20]
 8013b22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013b26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8013b28:	683b      	ldr	r3, [r7, #0]
 8013b2a:	68db      	ldr	r3, [r3, #12]
 8013b2c:	011b      	lsls	r3, r3, #4
 8013b2e:	697a      	ldr	r2, [r7, #20]
 8013b30:	4313      	orrs	r3, r2
 8013b32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8013b34:	697b      	ldr	r3, [r7, #20]
 8013b36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013b3a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	4a1e      	ldr	r2, [pc, #120]	; (8013bb8 <TIM_OC2_SetConfig+0x100>)
 8013b40:	4293      	cmp	r3, r2
 8013b42:	d00f      	beq.n	8013b64 <TIM_OC2_SetConfig+0xac>
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	4a1d      	ldr	r2, [pc, #116]	; (8013bbc <TIM_OC2_SetConfig+0x104>)
 8013b48:	4293      	cmp	r3, r2
 8013b4a:	d00b      	beq.n	8013b64 <TIM_OC2_SetConfig+0xac>
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	4a1c      	ldr	r2, [pc, #112]	; (8013bc0 <TIM_OC2_SetConfig+0x108>)
 8013b50:	4293      	cmp	r3, r2
 8013b52:	d007      	beq.n	8013b64 <TIM_OC2_SetConfig+0xac>
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	4a1b      	ldr	r2, [pc, #108]	; (8013bc4 <TIM_OC2_SetConfig+0x10c>)
 8013b58:	4293      	cmp	r3, r2
 8013b5a:	d003      	beq.n	8013b64 <TIM_OC2_SetConfig+0xac>
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	4a1a      	ldr	r2, [pc, #104]	; (8013bc8 <TIM_OC2_SetConfig+0x110>)
 8013b60:	4293      	cmp	r3, r2
 8013b62:	d113      	bne.n	8013b8c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8013b64:	693b      	ldr	r3, [r7, #16]
 8013b66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013b6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8013b6c:	693b      	ldr	r3, [r7, #16]
 8013b6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013b72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8013b74:	683b      	ldr	r3, [r7, #0]
 8013b76:	695b      	ldr	r3, [r3, #20]
 8013b78:	009b      	lsls	r3, r3, #2
 8013b7a:	693a      	ldr	r2, [r7, #16]
 8013b7c:	4313      	orrs	r3, r2
 8013b7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8013b80:	683b      	ldr	r3, [r7, #0]
 8013b82:	699b      	ldr	r3, [r3, #24]
 8013b84:	009b      	lsls	r3, r3, #2
 8013b86:	693a      	ldr	r2, [r7, #16]
 8013b88:	4313      	orrs	r3, r2
 8013b8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	693a      	ldr	r2, [r7, #16]
 8013b90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	68fa      	ldr	r2, [r7, #12]
 8013b96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8013b98:	683b      	ldr	r3, [r7, #0]
 8013b9a:	685a      	ldr	r2, [r3, #4]
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	697a      	ldr	r2, [r7, #20]
 8013ba4:	621a      	str	r2, [r3, #32]
}
 8013ba6:	bf00      	nop
 8013ba8:	371c      	adds	r7, #28
 8013baa:	46bd      	mov	sp, r7
 8013bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bb0:	4770      	bx	lr
 8013bb2:	bf00      	nop
 8013bb4:	feff8fff 	.word	0xfeff8fff
 8013bb8:	40010000 	.word	0x40010000
 8013bbc:	40010400 	.word	0x40010400
 8013bc0:	40014000 	.word	0x40014000
 8013bc4:	40014400 	.word	0x40014400
 8013bc8:	40014800 	.word	0x40014800

08013bcc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013bcc:	b480      	push	{r7}
 8013bce:	b087      	sub	sp, #28
 8013bd0:	af00      	add	r7, sp, #0
 8013bd2:	6078      	str	r0, [r7, #4]
 8013bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	6a1b      	ldr	r3, [r3, #32]
 8013bda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	6a1b      	ldr	r3, [r3, #32]
 8013be0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	685b      	ldr	r3, [r3, #4]
 8013bec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	69db      	ldr	r3, [r3, #28]
 8013bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8013bf4:	68fa      	ldr	r2, [r7, #12]
 8013bf6:	4b33      	ldr	r3, [pc, #204]	; (8013cc4 <TIM_OC3_SetConfig+0xf8>)
 8013bf8:	4013      	ands	r3, r2
 8013bfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8013bfc:	68fb      	ldr	r3, [r7, #12]
 8013bfe:	f023 0303 	bic.w	r3, r3, #3
 8013c02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013c04:	683b      	ldr	r3, [r7, #0]
 8013c06:	681b      	ldr	r3, [r3, #0]
 8013c08:	68fa      	ldr	r2, [r7, #12]
 8013c0a:	4313      	orrs	r3, r2
 8013c0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8013c0e:	697b      	ldr	r3, [r7, #20]
 8013c10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013c14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8013c16:	683b      	ldr	r3, [r7, #0]
 8013c18:	689b      	ldr	r3, [r3, #8]
 8013c1a:	021b      	lsls	r3, r3, #8
 8013c1c:	697a      	ldr	r2, [r7, #20]
 8013c1e:	4313      	orrs	r3, r2
 8013c20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	4a28      	ldr	r2, [pc, #160]	; (8013cc8 <TIM_OC3_SetConfig+0xfc>)
 8013c26:	4293      	cmp	r3, r2
 8013c28:	d003      	beq.n	8013c32 <TIM_OC3_SetConfig+0x66>
 8013c2a:	687b      	ldr	r3, [r7, #4]
 8013c2c:	4a27      	ldr	r2, [pc, #156]	; (8013ccc <TIM_OC3_SetConfig+0x100>)
 8013c2e:	4293      	cmp	r3, r2
 8013c30:	d10d      	bne.n	8013c4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8013c32:	697b      	ldr	r3, [r7, #20]
 8013c34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013c38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8013c3a:	683b      	ldr	r3, [r7, #0]
 8013c3c:	68db      	ldr	r3, [r3, #12]
 8013c3e:	021b      	lsls	r3, r3, #8
 8013c40:	697a      	ldr	r2, [r7, #20]
 8013c42:	4313      	orrs	r3, r2
 8013c44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8013c46:	697b      	ldr	r3, [r7, #20]
 8013c48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013c4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013c4e:	687b      	ldr	r3, [r7, #4]
 8013c50:	4a1d      	ldr	r2, [pc, #116]	; (8013cc8 <TIM_OC3_SetConfig+0xfc>)
 8013c52:	4293      	cmp	r3, r2
 8013c54:	d00f      	beq.n	8013c76 <TIM_OC3_SetConfig+0xaa>
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	4a1c      	ldr	r2, [pc, #112]	; (8013ccc <TIM_OC3_SetConfig+0x100>)
 8013c5a:	4293      	cmp	r3, r2
 8013c5c:	d00b      	beq.n	8013c76 <TIM_OC3_SetConfig+0xaa>
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	4a1b      	ldr	r2, [pc, #108]	; (8013cd0 <TIM_OC3_SetConfig+0x104>)
 8013c62:	4293      	cmp	r3, r2
 8013c64:	d007      	beq.n	8013c76 <TIM_OC3_SetConfig+0xaa>
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	4a1a      	ldr	r2, [pc, #104]	; (8013cd4 <TIM_OC3_SetConfig+0x108>)
 8013c6a:	4293      	cmp	r3, r2
 8013c6c:	d003      	beq.n	8013c76 <TIM_OC3_SetConfig+0xaa>
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	4a19      	ldr	r2, [pc, #100]	; (8013cd8 <TIM_OC3_SetConfig+0x10c>)
 8013c72:	4293      	cmp	r3, r2
 8013c74:	d113      	bne.n	8013c9e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8013c76:	693b      	ldr	r3, [r7, #16]
 8013c78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013c7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8013c7e:	693b      	ldr	r3, [r7, #16]
 8013c80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013c84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8013c86:	683b      	ldr	r3, [r7, #0]
 8013c88:	695b      	ldr	r3, [r3, #20]
 8013c8a:	011b      	lsls	r3, r3, #4
 8013c8c:	693a      	ldr	r2, [r7, #16]
 8013c8e:	4313      	orrs	r3, r2
 8013c90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8013c92:	683b      	ldr	r3, [r7, #0]
 8013c94:	699b      	ldr	r3, [r3, #24]
 8013c96:	011b      	lsls	r3, r3, #4
 8013c98:	693a      	ldr	r2, [r7, #16]
 8013c9a:	4313      	orrs	r3, r2
 8013c9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	693a      	ldr	r2, [r7, #16]
 8013ca2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	68fa      	ldr	r2, [r7, #12]
 8013ca8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8013caa:	683b      	ldr	r3, [r7, #0]
 8013cac:	685a      	ldr	r2, [r3, #4]
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	697a      	ldr	r2, [r7, #20]
 8013cb6:	621a      	str	r2, [r3, #32]
}
 8013cb8:	bf00      	nop
 8013cba:	371c      	adds	r7, #28
 8013cbc:	46bd      	mov	sp, r7
 8013cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cc2:	4770      	bx	lr
 8013cc4:	fffeff8f 	.word	0xfffeff8f
 8013cc8:	40010000 	.word	0x40010000
 8013ccc:	40010400 	.word	0x40010400
 8013cd0:	40014000 	.word	0x40014000
 8013cd4:	40014400 	.word	0x40014400
 8013cd8:	40014800 	.word	0x40014800

08013cdc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8013cdc:	b480      	push	{r7}
 8013cde:	b087      	sub	sp, #28
 8013ce0:	af00      	add	r7, sp, #0
 8013ce2:	6078      	str	r0, [r7, #4]
 8013ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	6a1b      	ldr	r3, [r3, #32]
 8013cea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	6a1b      	ldr	r3, [r3, #32]
 8013cf0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	685b      	ldr	r3, [r3, #4]
 8013cfc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	69db      	ldr	r3, [r3, #28]
 8013d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8013d04:	68fa      	ldr	r2, [r7, #12]
 8013d06:	4b24      	ldr	r3, [pc, #144]	; (8013d98 <TIM_OC4_SetConfig+0xbc>)
 8013d08:	4013      	ands	r3, r2
 8013d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8013d0c:	68fb      	ldr	r3, [r7, #12]
 8013d0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013d12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013d14:	683b      	ldr	r3, [r7, #0]
 8013d16:	681b      	ldr	r3, [r3, #0]
 8013d18:	021b      	lsls	r3, r3, #8
 8013d1a:	68fa      	ldr	r2, [r7, #12]
 8013d1c:	4313      	orrs	r3, r2
 8013d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8013d20:	693b      	ldr	r3, [r7, #16]
 8013d22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013d26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8013d28:	683b      	ldr	r3, [r7, #0]
 8013d2a:	689b      	ldr	r3, [r3, #8]
 8013d2c:	031b      	lsls	r3, r3, #12
 8013d2e:	693a      	ldr	r2, [r7, #16]
 8013d30:	4313      	orrs	r3, r2
 8013d32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	4a19      	ldr	r2, [pc, #100]	; (8013d9c <TIM_OC4_SetConfig+0xc0>)
 8013d38:	4293      	cmp	r3, r2
 8013d3a:	d00f      	beq.n	8013d5c <TIM_OC4_SetConfig+0x80>
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	4a18      	ldr	r2, [pc, #96]	; (8013da0 <TIM_OC4_SetConfig+0xc4>)
 8013d40:	4293      	cmp	r3, r2
 8013d42:	d00b      	beq.n	8013d5c <TIM_OC4_SetConfig+0x80>
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	4a17      	ldr	r2, [pc, #92]	; (8013da4 <TIM_OC4_SetConfig+0xc8>)
 8013d48:	4293      	cmp	r3, r2
 8013d4a:	d007      	beq.n	8013d5c <TIM_OC4_SetConfig+0x80>
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	4a16      	ldr	r2, [pc, #88]	; (8013da8 <TIM_OC4_SetConfig+0xcc>)
 8013d50:	4293      	cmp	r3, r2
 8013d52:	d003      	beq.n	8013d5c <TIM_OC4_SetConfig+0x80>
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	4a15      	ldr	r2, [pc, #84]	; (8013dac <TIM_OC4_SetConfig+0xd0>)
 8013d58:	4293      	cmp	r3, r2
 8013d5a:	d109      	bne.n	8013d70 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8013d5c:	697b      	ldr	r3, [r7, #20]
 8013d5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013d62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8013d64:	683b      	ldr	r3, [r7, #0]
 8013d66:	695b      	ldr	r3, [r3, #20]
 8013d68:	019b      	lsls	r3, r3, #6
 8013d6a:	697a      	ldr	r2, [r7, #20]
 8013d6c:	4313      	orrs	r3, r2
 8013d6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	697a      	ldr	r2, [r7, #20]
 8013d74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	68fa      	ldr	r2, [r7, #12]
 8013d7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8013d7c:	683b      	ldr	r3, [r7, #0]
 8013d7e:	685a      	ldr	r2, [r3, #4]
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	693a      	ldr	r2, [r7, #16]
 8013d88:	621a      	str	r2, [r3, #32]
}
 8013d8a:	bf00      	nop
 8013d8c:	371c      	adds	r7, #28
 8013d8e:	46bd      	mov	sp, r7
 8013d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d94:	4770      	bx	lr
 8013d96:	bf00      	nop
 8013d98:	feff8fff 	.word	0xfeff8fff
 8013d9c:	40010000 	.word	0x40010000
 8013da0:	40010400 	.word	0x40010400
 8013da4:	40014000 	.word	0x40014000
 8013da8:	40014400 	.word	0x40014400
 8013dac:	40014800 	.word	0x40014800

08013db0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8013db0:	b480      	push	{r7}
 8013db2:	b087      	sub	sp, #28
 8013db4:	af00      	add	r7, sp, #0
 8013db6:	6078      	str	r0, [r7, #4]
 8013db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	6a1b      	ldr	r3, [r3, #32]
 8013dbe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	6a1b      	ldr	r3, [r3, #32]
 8013dc4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013dcc:	687b      	ldr	r3, [r7, #4]
 8013dce:	685b      	ldr	r3, [r3, #4]
 8013dd0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8013dd8:	68fa      	ldr	r2, [r7, #12]
 8013dda:	4b21      	ldr	r3, [pc, #132]	; (8013e60 <TIM_OC5_SetConfig+0xb0>)
 8013ddc:	4013      	ands	r3, r2
 8013dde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013de0:	683b      	ldr	r3, [r7, #0]
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	68fa      	ldr	r2, [r7, #12]
 8013de6:	4313      	orrs	r3, r2
 8013de8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8013dea:	693b      	ldr	r3, [r7, #16]
 8013dec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8013df0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8013df2:	683b      	ldr	r3, [r7, #0]
 8013df4:	689b      	ldr	r3, [r3, #8]
 8013df6:	041b      	lsls	r3, r3, #16
 8013df8:	693a      	ldr	r2, [r7, #16]
 8013dfa:	4313      	orrs	r3, r2
 8013dfc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	4a18      	ldr	r2, [pc, #96]	; (8013e64 <TIM_OC5_SetConfig+0xb4>)
 8013e02:	4293      	cmp	r3, r2
 8013e04:	d00f      	beq.n	8013e26 <TIM_OC5_SetConfig+0x76>
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	4a17      	ldr	r2, [pc, #92]	; (8013e68 <TIM_OC5_SetConfig+0xb8>)
 8013e0a:	4293      	cmp	r3, r2
 8013e0c:	d00b      	beq.n	8013e26 <TIM_OC5_SetConfig+0x76>
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	4a16      	ldr	r2, [pc, #88]	; (8013e6c <TIM_OC5_SetConfig+0xbc>)
 8013e12:	4293      	cmp	r3, r2
 8013e14:	d007      	beq.n	8013e26 <TIM_OC5_SetConfig+0x76>
 8013e16:	687b      	ldr	r3, [r7, #4]
 8013e18:	4a15      	ldr	r2, [pc, #84]	; (8013e70 <TIM_OC5_SetConfig+0xc0>)
 8013e1a:	4293      	cmp	r3, r2
 8013e1c:	d003      	beq.n	8013e26 <TIM_OC5_SetConfig+0x76>
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	4a14      	ldr	r2, [pc, #80]	; (8013e74 <TIM_OC5_SetConfig+0xc4>)
 8013e22:	4293      	cmp	r3, r2
 8013e24:	d109      	bne.n	8013e3a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8013e26:	697b      	ldr	r3, [r7, #20]
 8013e28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8013e2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8013e2e:	683b      	ldr	r3, [r7, #0]
 8013e30:	695b      	ldr	r3, [r3, #20]
 8013e32:	021b      	lsls	r3, r3, #8
 8013e34:	697a      	ldr	r2, [r7, #20]
 8013e36:	4313      	orrs	r3, r2
 8013e38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	697a      	ldr	r2, [r7, #20]
 8013e3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	68fa      	ldr	r2, [r7, #12]
 8013e44:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8013e46:	683b      	ldr	r3, [r7, #0]
 8013e48:	685a      	ldr	r2, [r3, #4]
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	693a      	ldr	r2, [r7, #16]
 8013e52:	621a      	str	r2, [r3, #32]
}
 8013e54:	bf00      	nop
 8013e56:	371c      	adds	r7, #28
 8013e58:	46bd      	mov	sp, r7
 8013e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e5e:	4770      	bx	lr
 8013e60:	fffeff8f 	.word	0xfffeff8f
 8013e64:	40010000 	.word	0x40010000
 8013e68:	40010400 	.word	0x40010400
 8013e6c:	40014000 	.word	0x40014000
 8013e70:	40014400 	.word	0x40014400
 8013e74:	40014800 	.word	0x40014800

08013e78 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8013e78:	b480      	push	{r7}
 8013e7a:	b087      	sub	sp, #28
 8013e7c:	af00      	add	r7, sp, #0
 8013e7e:	6078      	str	r0, [r7, #4]
 8013e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	6a1b      	ldr	r3, [r3, #32]
 8013e86:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	6a1b      	ldr	r3, [r3, #32]
 8013e8c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	685b      	ldr	r3, [r3, #4]
 8013e98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8013ea0:	68fa      	ldr	r2, [r7, #12]
 8013ea2:	4b22      	ldr	r3, [pc, #136]	; (8013f2c <TIM_OC6_SetConfig+0xb4>)
 8013ea4:	4013      	ands	r3, r2
 8013ea6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013ea8:	683b      	ldr	r3, [r7, #0]
 8013eaa:	681b      	ldr	r3, [r3, #0]
 8013eac:	021b      	lsls	r3, r3, #8
 8013eae:	68fa      	ldr	r2, [r7, #12]
 8013eb0:	4313      	orrs	r3, r2
 8013eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8013eb4:	693b      	ldr	r3, [r7, #16]
 8013eb6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013eba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8013ebc:	683b      	ldr	r3, [r7, #0]
 8013ebe:	689b      	ldr	r3, [r3, #8]
 8013ec0:	051b      	lsls	r3, r3, #20
 8013ec2:	693a      	ldr	r2, [r7, #16]
 8013ec4:	4313      	orrs	r3, r2
 8013ec6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	4a19      	ldr	r2, [pc, #100]	; (8013f30 <TIM_OC6_SetConfig+0xb8>)
 8013ecc:	4293      	cmp	r3, r2
 8013ece:	d00f      	beq.n	8013ef0 <TIM_OC6_SetConfig+0x78>
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	4a18      	ldr	r2, [pc, #96]	; (8013f34 <TIM_OC6_SetConfig+0xbc>)
 8013ed4:	4293      	cmp	r3, r2
 8013ed6:	d00b      	beq.n	8013ef0 <TIM_OC6_SetConfig+0x78>
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	4a17      	ldr	r2, [pc, #92]	; (8013f38 <TIM_OC6_SetConfig+0xc0>)
 8013edc:	4293      	cmp	r3, r2
 8013ede:	d007      	beq.n	8013ef0 <TIM_OC6_SetConfig+0x78>
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	4a16      	ldr	r2, [pc, #88]	; (8013f3c <TIM_OC6_SetConfig+0xc4>)
 8013ee4:	4293      	cmp	r3, r2
 8013ee6:	d003      	beq.n	8013ef0 <TIM_OC6_SetConfig+0x78>
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	4a15      	ldr	r2, [pc, #84]	; (8013f40 <TIM_OC6_SetConfig+0xc8>)
 8013eec:	4293      	cmp	r3, r2
 8013eee:	d109      	bne.n	8013f04 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8013ef0:	697b      	ldr	r3, [r7, #20]
 8013ef2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8013ef6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8013ef8:	683b      	ldr	r3, [r7, #0]
 8013efa:	695b      	ldr	r3, [r3, #20]
 8013efc:	029b      	lsls	r3, r3, #10
 8013efe:	697a      	ldr	r2, [r7, #20]
 8013f00:	4313      	orrs	r3, r2
 8013f02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	697a      	ldr	r2, [r7, #20]
 8013f08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	68fa      	ldr	r2, [r7, #12]
 8013f0e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8013f10:	683b      	ldr	r3, [r7, #0]
 8013f12:	685a      	ldr	r2, [r3, #4]
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	693a      	ldr	r2, [r7, #16]
 8013f1c:	621a      	str	r2, [r3, #32]
}
 8013f1e:	bf00      	nop
 8013f20:	371c      	adds	r7, #28
 8013f22:	46bd      	mov	sp, r7
 8013f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f28:	4770      	bx	lr
 8013f2a:	bf00      	nop
 8013f2c:	feff8fff 	.word	0xfeff8fff
 8013f30:	40010000 	.word	0x40010000
 8013f34:	40010400 	.word	0x40010400
 8013f38:	40014000 	.word	0x40014000
 8013f3c:	40014400 	.word	0x40014400
 8013f40:	40014800 	.word	0x40014800

08013f44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013f44:	b480      	push	{r7}
 8013f46:	b087      	sub	sp, #28
 8013f48:	af00      	add	r7, sp, #0
 8013f4a:	60f8      	str	r0, [r7, #12]
 8013f4c:	60b9      	str	r1, [r7, #8]
 8013f4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8013f50:	68fb      	ldr	r3, [r7, #12]
 8013f52:	6a1b      	ldr	r3, [r3, #32]
 8013f54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013f56:	68fb      	ldr	r3, [r7, #12]
 8013f58:	6a1b      	ldr	r3, [r3, #32]
 8013f5a:	f023 0201 	bic.w	r2, r3, #1
 8013f5e:	68fb      	ldr	r3, [r7, #12]
 8013f60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013f62:	68fb      	ldr	r3, [r7, #12]
 8013f64:	699b      	ldr	r3, [r3, #24]
 8013f66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8013f68:	693b      	ldr	r3, [r7, #16]
 8013f6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8013f6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	011b      	lsls	r3, r3, #4
 8013f74:	693a      	ldr	r2, [r7, #16]
 8013f76:	4313      	orrs	r3, r2
 8013f78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8013f7a:	697b      	ldr	r3, [r7, #20]
 8013f7c:	f023 030a 	bic.w	r3, r3, #10
 8013f80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8013f82:	697a      	ldr	r2, [r7, #20]
 8013f84:	68bb      	ldr	r3, [r7, #8]
 8013f86:	4313      	orrs	r3, r2
 8013f88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8013f8a:	68fb      	ldr	r3, [r7, #12]
 8013f8c:	693a      	ldr	r2, [r7, #16]
 8013f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013f90:	68fb      	ldr	r3, [r7, #12]
 8013f92:	697a      	ldr	r2, [r7, #20]
 8013f94:	621a      	str	r2, [r3, #32]
}
 8013f96:	bf00      	nop
 8013f98:	371c      	adds	r7, #28
 8013f9a:	46bd      	mov	sp, r7
 8013f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fa0:	4770      	bx	lr

08013fa2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013fa2:	b480      	push	{r7}
 8013fa4:	b087      	sub	sp, #28
 8013fa6:	af00      	add	r7, sp, #0
 8013fa8:	60f8      	str	r0, [r7, #12]
 8013faa:	60b9      	str	r1, [r7, #8]
 8013fac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8013fae:	68fb      	ldr	r3, [r7, #12]
 8013fb0:	6a1b      	ldr	r3, [r3, #32]
 8013fb2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013fb4:	68fb      	ldr	r3, [r7, #12]
 8013fb6:	6a1b      	ldr	r3, [r3, #32]
 8013fb8:	f023 0210 	bic.w	r2, r3, #16
 8013fbc:	68fb      	ldr	r3, [r7, #12]
 8013fbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013fc0:	68fb      	ldr	r3, [r7, #12]
 8013fc2:	699b      	ldr	r3, [r3, #24]
 8013fc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8013fc6:	693b      	ldr	r3, [r7, #16]
 8013fc8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8013fcc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8013fce:	687b      	ldr	r3, [r7, #4]
 8013fd0:	031b      	lsls	r3, r3, #12
 8013fd2:	693a      	ldr	r2, [r7, #16]
 8013fd4:	4313      	orrs	r3, r2
 8013fd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013fd8:	697b      	ldr	r3, [r7, #20]
 8013fda:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8013fde:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8013fe0:	68bb      	ldr	r3, [r7, #8]
 8013fe2:	011b      	lsls	r3, r3, #4
 8013fe4:	697a      	ldr	r2, [r7, #20]
 8013fe6:	4313      	orrs	r3, r2
 8013fe8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8013fea:	68fb      	ldr	r3, [r7, #12]
 8013fec:	693a      	ldr	r2, [r7, #16]
 8013fee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013ff0:	68fb      	ldr	r3, [r7, #12]
 8013ff2:	697a      	ldr	r2, [r7, #20]
 8013ff4:	621a      	str	r2, [r3, #32]
}
 8013ff6:	bf00      	nop
 8013ff8:	371c      	adds	r7, #28
 8013ffa:	46bd      	mov	sp, r7
 8013ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014000:	4770      	bx	lr
	...

08014004 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8014004:	b480      	push	{r7}
 8014006:	b085      	sub	sp, #20
 8014008:	af00      	add	r7, sp, #0
 801400a:	6078      	str	r0, [r7, #4]
 801400c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	689b      	ldr	r3, [r3, #8]
 8014012:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8014014:	68fa      	ldr	r2, [r7, #12]
 8014016:	4b09      	ldr	r3, [pc, #36]	; (801403c <TIM_ITRx_SetConfig+0x38>)
 8014018:	4013      	ands	r3, r2
 801401a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801401c:	683a      	ldr	r2, [r7, #0]
 801401e:	68fb      	ldr	r3, [r7, #12]
 8014020:	4313      	orrs	r3, r2
 8014022:	f043 0307 	orr.w	r3, r3, #7
 8014026:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	68fa      	ldr	r2, [r7, #12]
 801402c:	609a      	str	r2, [r3, #8]
}
 801402e:	bf00      	nop
 8014030:	3714      	adds	r7, #20
 8014032:	46bd      	mov	sp, r7
 8014034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014038:	4770      	bx	lr
 801403a:	bf00      	nop
 801403c:	ffcfff8f 	.word	0xffcfff8f

08014040 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8014040:	b480      	push	{r7}
 8014042:	b087      	sub	sp, #28
 8014044:	af00      	add	r7, sp, #0
 8014046:	60f8      	str	r0, [r7, #12]
 8014048:	60b9      	str	r1, [r7, #8]
 801404a:	607a      	str	r2, [r7, #4]
 801404c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	689b      	ldr	r3, [r3, #8]
 8014052:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8014054:	697b      	ldr	r3, [r7, #20]
 8014056:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801405a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801405c:	683b      	ldr	r3, [r7, #0]
 801405e:	021a      	lsls	r2, r3, #8
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	431a      	orrs	r2, r3
 8014064:	68bb      	ldr	r3, [r7, #8]
 8014066:	4313      	orrs	r3, r2
 8014068:	697a      	ldr	r2, [r7, #20]
 801406a:	4313      	orrs	r3, r2
 801406c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 801406e:	68fb      	ldr	r3, [r7, #12]
 8014070:	697a      	ldr	r2, [r7, #20]
 8014072:	609a      	str	r2, [r3, #8]
}
 8014074:	bf00      	nop
 8014076:	371c      	adds	r7, #28
 8014078:	46bd      	mov	sp, r7
 801407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801407e:	4770      	bx	lr

08014080 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8014080:	b480      	push	{r7}
 8014082:	b087      	sub	sp, #28
 8014084:	af00      	add	r7, sp, #0
 8014086:	60f8      	str	r0, [r7, #12]
 8014088:	60b9      	str	r1, [r7, #8]
 801408a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801408c:	68bb      	ldr	r3, [r7, #8]
 801408e:	f003 031f 	and.w	r3, r3, #31
 8014092:	2201      	movs	r2, #1
 8014094:	fa02 f303 	lsl.w	r3, r2, r3
 8014098:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801409a:	68fb      	ldr	r3, [r7, #12]
 801409c:	6a1a      	ldr	r2, [r3, #32]
 801409e:	697b      	ldr	r3, [r7, #20]
 80140a0:	43db      	mvns	r3, r3
 80140a2:	401a      	ands	r2, r3
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	6a1a      	ldr	r2, [r3, #32]
 80140ac:	68bb      	ldr	r3, [r7, #8]
 80140ae:	f003 031f 	and.w	r3, r3, #31
 80140b2:	6879      	ldr	r1, [r7, #4]
 80140b4:	fa01 f303 	lsl.w	r3, r1, r3
 80140b8:	431a      	orrs	r2, r3
 80140ba:	68fb      	ldr	r3, [r7, #12]
 80140bc:	621a      	str	r2, [r3, #32]
}
 80140be:	bf00      	nop
 80140c0:	371c      	adds	r7, #28
 80140c2:	46bd      	mov	sp, r7
 80140c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140c8:	4770      	bx	lr
	...

080140cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80140cc:	b480      	push	{r7}
 80140ce:	b085      	sub	sp, #20
 80140d0:	af00      	add	r7, sp, #0
 80140d2:	6078      	str	r0, [r7, #4]
 80140d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80140dc:	2b01      	cmp	r3, #1
 80140de:	d101      	bne.n	80140e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80140e0:	2302      	movs	r3, #2
 80140e2:	e06d      	b.n	80141c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	2201      	movs	r2, #1
 80140e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	2202      	movs	r2, #2
 80140f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	681b      	ldr	r3, [r3, #0]
 80140f8:	685b      	ldr	r3, [r3, #4]
 80140fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	681b      	ldr	r3, [r3, #0]
 8014100:	689b      	ldr	r3, [r3, #8]
 8014102:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8014104:	687b      	ldr	r3, [r7, #4]
 8014106:	681b      	ldr	r3, [r3, #0]
 8014108:	4a30      	ldr	r2, [pc, #192]	; (80141cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 801410a:	4293      	cmp	r3, r2
 801410c:	d004      	beq.n	8014118 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	681b      	ldr	r3, [r3, #0]
 8014112:	4a2f      	ldr	r2, [pc, #188]	; (80141d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8014114:	4293      	cmp	r3, r2
 8014116:	d108      	bne.n	801412a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8014118:	68fb      	ldr	r3, [r7, #12]
 801411a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 801411e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8014120:	683b      	ldr	r3, [r7, #0]
 8014122:	685b      	ldr	r3, [r3, #4]
 8014124:	68fa      	ldr	r2, [r7, #12]
 8014126:	4313      	orrs	r3, r2
 8014128:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801412a:	68fb      	ldr	r3, [r7, #12]
 801412c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014130:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8014132:	683b      	ldr	r3, [r7, #0]
 8014134:	681b      	ldr	r3, [r3, #0]
 8014136:	68fa      	ldr	r2, [r7, #12]
 8014138:	4313      	orrs	r3, r2
 801413a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	681b      	ldr	r3, [r3, #0]
 8014140:	68fa      	ldr	r2, [r7, #12]
 8014142:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	681b      	ldr	r3, [r3, #0]
 8014148:	4a20      	ldr	r2, [pc, #128]	; (80141cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 801414a:	4293      	cmp	r3, r2
 801414c:	d022      	beq.n	8014194 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	681b      	ldr	r3, [r3, #0]
 8014152:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014156:	d01d      	beq.n	8014194 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	681b      	ldr	r3, [r3, #0]
 801415c:	4a1d      	ldr	r2, [pc, #116]	; (80141d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 801415e:	4293      	cmp	r3, r2
 8014160:	d018      	beq.n	8014194 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	681b      	ldr	r3, [r3, #0]
 8014166:	4a1c      	ldr	r2, [pc, #112]	; (80141d8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8014168:	4293      	cmp	r3, r2
 801416a:	d013      	beq.n	8014194 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	681b      	ldr	r3, [r3, #0]
 8014170:	4a1a      	ldr	r2, [pc, #104]	; (80141dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8014172:	4293      	cmp	r3, r2
 8014174:	d00e      	beq.n	8014194 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	681b      	ldr	r3, [r3, #0]
 801417a:	4a15      	ldr	r2, [pc, #84]	; (80141d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 801417c:	4293      	cmp	r3, r2
 801417e:	d009      	beq.n	8014194 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	681b      	ldr	r3, [r3, #0]
 8014184:	4a16      	ldr	r2, [pc, #88]	; (80141e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8014186:	4293      	cmp	r3, r2
 8014188:	d004      	beq.n	8014194 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	681b      	ldr	r3, [r3, #0]
 801418e:	4a15      	ldr	r2, [pc, #84]	; (80141e4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8014190:	4293      	cmp	r3, r2
 8014192:	d10c      	bne.n	80141ae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8014194:	68bb      	ldr	r3, [r7, #8]
 8014196:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801419a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801419c:	683b      	ldr	r3, [r7, #0]
 801419e:	689b      	ldr	r3, [r3, #8]
 80141a0:	68ba      	ldr	r2, [r7, #8]
 80141a2:	4313      	orrs	r3, r2
 80141a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	681b      	ldr	r3, [r3, #0]
 80141aa:	68ba      	ldr	r2, [r7, #8]
 80141ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	2201      	movs	r2, #1
 80141b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	2200      	movs	r2, #0
 80141ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80141be:	2300      	movs	r3, #0
}
 80141c0:	4618      	mov	r0, r3
 80141c2:	3714      	adds	r7, #20
 80141c4:	46bd      	mov	sp, r7
 80141c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ca:	4770      	bx	lr
 80141cc:	40010000 	.word	0x40010000
 80141d0:	40010400 	.word	0x40010400
 80141d4:	40000400 	.word	0x40000400
 80141d8:	40000800 	.word	0x40000800
 80141dc:	40000c00 	.word	0x40000c00
 80141e0:	40001800 	.word	0x40001800
 80141e4:	40014000 	.word	0x40014000

080141e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80141e8:	b480      	push	{r7}
 80141ea:	b085      	sub	sp, #20
 80141ec:	af00      	add	r7, sp, #0
 80141ee:	6078      	str	r0, [r7, #4]
 80141f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80141f2:	2300      	movs	r3, #0
 80141f4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 80141f6:	687b      	ldr	r3, [r7, #4]
 80141f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80141fc:	2b01      	cmp	r3, #1
 80141fe:	d101      	bne.n	8014204 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8014200:	2302      	movs	r3, #2
 8014202:	e065      	b.n	80142d0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	2201      	movs	r2, #1
 8014208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 801420c:	68fb      	ldr	r3, [r7, #12]
 801420e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8014212:	683b      	ldr	r3, [r7, #0]
 8014214:	68db      	ldr	r3, [r3, #12]
 8014216:	4313      	orrs	r3, r2
 8014218:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801421a:	68fb      	ldr	r3, [r7, #12]
 801421c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8014220:	683b      	ldr	r3, [r7, #0]
 8014222:	689b      	ldr	r3, [r3, #8]
 8014224:	4313      	orrs	r3, r2
 8014226:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8014228:	68fb      	ldr	r3, [r7, #12]
 801422a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 801422e:	683b      	ldr	r3, [r7, #0]
 8014230:	685b      	ldr	r3, [r3, #4]
 8014232:	4313      	orrs	r3, r2
 8014234:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8014236:	68fb      	ldr	r3, [r7, #12]
 8014238:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 801423c:	683b      	ldr	r3, [r7, #0]
 801423e:	681b      	ldr	r3, [r3, #0]
 8014240:	4313      	orrs	r3, r2
 8014242:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801424a:	683b      	ldr	r3, [r7, #0]
 801424c:	691b      	ldr	r3, [r3, #16]
 801424e:	4313      	orrs	r3, r2
 8014250:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8014252:	68fb      	ldr	r3, [r7, #12]
 8014254:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8014258:	683b      	ldr	r3, [r7, #0]
 801425a:	695b      	ldr	r3, [r3, #20]
 801425c:	4313      	orrs	r3, r2
 801425e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8014260:	68fb      	ldr	r3, [r7, #12]
 8014262:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8014266:	683b      	ldr	r3, [r7, #0]
 8014268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801426a:	4313      	orrs	r3, r2
 801426c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 801426e:	68fb      	ldr	r3, [r7, #12]
 8014270:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8014274:	683b      	ldr	r3, [r7, #0]
 8014276:	699b      	ldr	r3, [r3, #24]
 8014278:	041b      	lsls	r3, r3, #16
 801427a:	4313      	orrs	r3, r2
 801427c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 801427e:	687b      	ldr	r3, [r7, #4]
 8014280:	681b      	ldr	r3, [r3, #0]
 8014282:	4a16      	ldr	r2, [pc, #88]	; (80142dc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8014284:	4293      	cmp	r3, r2
 8014286:	d004      	beq.n	8014292 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	681b      	ldr	r3, [r3, #0]
 801428c:	4a14      	ldr	r2, [pc, #80]	; (80142e0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 801428e:	4293      	cmp	r3, r2
 8014290:	d115      	bne.n	80142be <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8014292:	68fb      	ldr	r3, [r7, #12]
 8014294:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8014298:	683b      	ldr	r3, [r7, #0]
 801429a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801429c:	051b      	lsls	r3, r3, #20
 801429e:	4313      	orrs	r3, r2
 80142a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80142a2:	68fb      	ldr	r3, [r7, #12]
 80142a4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80142a8:	683b      	ldr	r3, [r7, #0]
 80142aa:	69db      	ldr	r3, [r3, #28]
 80142ac:	4313      	orrs	r3, r2
 80142ae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80142b0:	68fb      	ldr	r3, [r7, #12]
 80142b2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80142b6:	683b      	ldr	r3, [r7, #0]
 80142b8:	6a1b      	ldr	r3, [r3, #32]
 80142ba:	4313      	orrs	r3, r2
 80142bc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	681b      	ldr	r3, [r3, #0]
 80142c2:	68fa      	ldr	r2, [r7, #12]
 80142c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80142c6:	687b      	ldr	r3, [r7, #4]
 80142c8:	2200      	movs	r2, #0
 80142ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80142ce:	2300      	movs	r3, #0
}
 80142d0:	4618      	mov	r0, r3
 80142d2:	3714      	adds	r7, #20
 80142d4:	46bd      	mov	sp, r7
 80142d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142da:	4770      	bx	lr
 80142dc:	40010000 	.word	0x40010000
 80142e0:	40010400 	.word	0x40010400

080142e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80142e4:	b480      	push	{r7}
 80142e6:	b083      	sub	sp, #12
 80142e8:	af00      	add	r7, sp, #0
 80142ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80142ec:	bf00      	nop
 80142ee:	370c      	adds	r7, #12
 80142f0:	46bd      	mov	sp, r7
 80142f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142f6:	4770      	bx	lr

080142f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80142f8:	b480      	push	{r7}
 80142fa:	b083      	sub	sp, #12
 80142fc:	af00      	add	r7, sp, #0
 80142fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8014300:	bf00      	nop
 8014302:	370c      	adds	r7, #12
 8014304:	46bd      	mov	sp, r7
 8014306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801430a:	4770      	bx	lr

0801430c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801430c:	b480      	push	{r7}
 801430e:	b083      	sub	sp, #12
 8014310:	af00      	add	r7, sp, #0
 8014312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8014314:	bf00      	nop
 8014316:	370c      	adds	r7, #12
 8014318:	46bd      	mov	sp, r7
 801431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801431e:	4770      	bx	lr

08014320 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8014320:	b580      	push	{r7, lr}
 8014322:	b082      	sub	sp, #8
 8014324:	af00      	add	r7, sp, #0
 8014326:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	2b00      	cmp	r3, #0
 801432c:	d101      	bne.n	8014332 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801432e:	2301      	movs	r3, #1
 8014330:	e042      	b.n	80143b8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014338:	2b00      	cmp	r3, #0
 801433a:	d106      	bne.n	801434a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	2200      	movs	r2, #0
 8014340:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8014344:	6878      	ldr	r0, [r7, #4]
 8014346:	f7f1 f925 	bl	8005594 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	2224      	movs	r2, #36	; 0x24
 801434e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	681b      	ldr	r3, [r3, #0]
 8014356:	681a      	ldr	r2, [r3, #0]
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	681b      	ldr	r3, [r3, #0]
 801435c:	f022 0201 	bic.w	r2, r2, #1
 8014360:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014366:	2b00      	cmp	r3, #0
 8014368:	d002      	beq.n	8014370 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801436a:	6878      	ldr	r0, [r7, #4]
 801436c:	f001 fbc2 	bl	8015af4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8014370:	6878      	ldr	r0, [r7, #4]
 8014372:	f000 fe57 	bl	8015024 <UART_SetConfig>
 8014376:	4603      	mov	r3, r0
 8014378:	2b01      	cmp	r3, #1
 801437a:	d101      	bne.n	8014380 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 801437c:	2301      	movs	r3, #1
 801437e:	e01b      	b.n	80143b8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8014380:	687b      	ldr	r3, [r7, #4]
 8014382:	681b      	ldr	r3, [r3, #0]
 8014384:	685a      	ldr	r2, [r3, #4]
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	681b      	ldr	r3, [r3, #0]
 801438a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801438e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	681b      	ldr	r3, [r3, #0]
 8014394:	689a      	ldr	r2, [r3, #8]
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	681b      	ldr	r3, [r3, #0]
 801439a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801439e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	681b      	ldr	r3, [r3, #0]
 80143a4:	681a      	ldr	r2, [r3, #0]
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	681b      	ldr	r3, [r3, #0]
 80143aa:	f042 0201 	orr.w	r2, r2, #1
 80143ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80143b0:	6878      	ldr	r0, [r7, #4]
 80143b2:	f001 fc41 	bl	8015c38 <UART_CheckIdleState>
 80143b6:	4603      	mov	r3, r0
}
 80143b8:	4618      	mov	r0, r3
 80143ba:	3708      	adds	r7, #8
 80143bc:	46bd      	mov	sp, r7
 80143be:	bd80      	pop	{r7, pc}

080143c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80143c0:	b580      	push	{r7, lr}
 80143c2:	b08a      	sub	sp, #40	; 0x28
 80143c4:	af02      	add	r7, sp, #8
 80143c6:	60f8      	str	r0, [r7, #12]
 80143c8:	60b9      	str	r1, [r7, #8]
 80143ca:	603b      	str	r3, [r7, #0]
 80143cc:	4613      	mov	r3, r2
 80143ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80143d0:	68fb      	ldr	r3, [r7, #12]
 80143d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80143d6:	2b20      	cmp	r3, #32
 80143d8:	d17b      	bne.n	80144d2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80143da:	68bb      	ldr	r3, [r7, #8]
 80143dc:	2b00      	cmp	r3, #0
 80143de:	d002      	beq.n	80143e6 <HAL_UART_Transmit+0x26>
 80143e0:	88fb      	ldrh	r3, [r7, #6]
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	d101      	bne.n	80143ea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80143e6:	2301      	movs	r3, #1
 80143e8:	e074      	b.n	80144d4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80143ea:	68fb      	ldr	r3, [r7, #12]
 80143ec:	2200      	movs	r2, #0
 80143ee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80143f2:	68fb      	ldr	r3, [r7, #12]
 80143f4:	2221      	movs	r2, #33	; 0x21
 80143f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80143fa:	f7f1 fd7d 	bl	8005ef8 <HAL_GetTick>
 80143fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8014400:	68fb      	ldr	r3, [r7, #12]
 8014402:	88fa      	ldrh	r2, [r7, #6]
 8014404:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8014408:	68fb      	ldr	r3, [r7, #12]
 801440a:	88fa      	ldrh	r2, [r7, #6]
 801440c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014410:	68fb      	ldr	r3, [r7, #12]
 8014412:	689b      	ldr	r3, [r3, #8]
 8014414:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014418:	d108      	bne.n	801442c <HAL_UART_Transmit+0x6c>
 801441a:	68fb      	ldr	r3, [r7, #12]
 801441c:	691b      	ldr	r3, [r3, #16]
 801441e:	2b00      	cmp	r3, #0
 8014420:	d104      	bne.n	801442c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8014422:	2300      	movs	r3, #0
 8014424:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8014426:	68bb      	ldr	r3, [r7, #8]
 8014428:	61bb      	str	r3, [r7, #24]
 801442a:	e003      	b.n	8014434 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 801442c:	68bb      	ldr	r3, [r7, #8]
 801442e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8014430:	2300      	movs	r3, #0
 8014432:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8014434:	e030      	b.n	8014498 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8014436:	683b      	ldr	r3, [r7, #0]
 8014438:	9300      	str	r3, [sp, #0]
 801443a:	697b      	ldr	r3, [r7, #20]
 801443c:	2200      	movs	r2, #0
 801443e:	2180      	movs	r1, #128	; 0x80
 8014440:	68f8      	ldr	r0, [r7, #12]
 8014442:	f001 fca3 	bl	8015d8c <UART_WaitOnFlagUntilTimeout>
 8014446:	4603      	mov	r3, r0
 8014448:	2b00      	cmp	r3, #0
 801444a:	d005      	beq.n	8014458 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 801444c:	68fb      	ldr	r3, [r7, #12]
 801444e:	2220      	movs	r2, #32
 8014450:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8014454:	2303      	movs	r3, #3
 8014456:	e03d      	b.n	80144d4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8014458:	69fb      	ldr	r3, [r7, #28]
 801445a:	2b00      	cmp	r3, #0
 801445c:	d10b      	bne.n	8014476 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 801445e:	69bb      	ldr	r3, [r7, #24]
 8014460:	881b      	ldrh	r3, [r3, #0]
 8014462:	461a      	mov	r2, r3
 8014464:	68fb      	ldr	r3, [r7, #12]
 8014466:	681b      	ldr	r3, [r3, #0]
 8014468:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801446c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 801446e:	69bb      	ldr	r3, [r7, #24]
 8014470:	3302      	adds	r3, #2
 8014472:	61bb      	str	r3, [r7, #24]
 8014474:	e007      	b.n	8014486 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8014476:	69fb      	ldr	r3, [r7, #28]
 8014478:	781a      	ldrb	r2, [r3, #0]
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	681b      	ldr	r3, [r3, #0]
 801447e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8014480:	69fb      	ldr	r3, [r7, #28]
 8014482:	3301      	adds	r3, #1
 8014484:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8014486:	68fb      	ldr	r3, [r7, #12]
 8014488:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801448c:	b29b      	uxth	r3, r3
 801448e:	3b01      	subs	r3, #1
 8014490:	b29a      	uxth	r2, r3
 8014492:	68fb      	ldr	r3, [r7, #12]
 8014494:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8014498:	68fb      	ldr	r3, [r7, #12]
 801449a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801449e:	b29b      	uxth	r3, r3
 80144a0:	2b00      	cmp	r3, #0
 80144a2:	d1c8      	bne.n	8014436 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80144a4:	683b      	ldr	r3, [r7, #0]
 80144a6:	9300      	str	r3, [sp, #0]
 80144a8:	697b      	ldr	r3, [r7, #20]
 80144aa:	2200      	movs	r2, #0
 80144ac:	2140      	movs	r1, #64	; 0x40
 80144ae:	68f8      	ldr	r0, [r7, #12]
 80144b0:	f001 fc6c 	bl	8015d8c <UART_WaitOnFlagUntilTimeout>
 80144b4:	4603      	mov	r3, r0
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d005      	beq.n	80144c6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80144ba:	68fb      	ldr	r3, [r7, #12]
 80144bc:	2220      	movs	r2, #32
 80144be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80144c2:	2303      	movs	r3, #3
 80144c4:	e006      	b.n	80144d4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80144c6:	68fb      	ldr	r3, [r7, #12]
 80144c8:	2220      	movs	r2, #32
 80144ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80144ce:	2300      	movs	r3, #0
 80144d0:	e000      	b.n	80144d4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80144d2:	2302      	movs	r3, #2
  }
}
 80144d4:	4618      	mov	r0, r3
 80144d6:	3720      	adds	r7, #32
 80144d8:	46bd      	mov	sp, r7
 80144da:	bd80      	pop	{r7, pc}

080144dc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80144dc:	b580      	push	{r7, lr}
 80144de:	b08a      	sub	sp, #40	; 0x28
 80144e0:	af02      	add	r7, sp, #8
 80144e2:	60f8      	str	r0, [r7, #12]
 80144e4:	60b9      	str	r1, [r7, #8]
 80144e6:	603b      	str	r3, [r7, #0]
 80144e8:	4613      	mov	r3, r2
 80144ea:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80144ec:	68fb      	ldr	r3, [r7, #12]
 80144ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80144f2:	2b20      	cmp	r3, #32
 80144f4:	f040 80b5 	bne.w	8014662 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80144f8:	68bb      	ldr	r3, [r7, #8]
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d002      	beq.n	8014504 <HAL_UART_Receive+0x28>
 80144fe:	88fb      	ldrh	r3, [r7, #6]
 8014500:	2b00      	cmp	r3, #0
 8014502:	d101      	bne.n	8014508 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8014504:	2301      	movs	r3, #1
 8014506:	e0ad      	b.n	8014664 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014508:	68fb      	ldr	r3, [r7, #12]
 801450a:	2200      	movs	r2, #0
 801450c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014510:	68fb      	ldr	r3, [r7, #12]
 8014512:	2222      	movs	r2, #34	; 0x22
 8014514:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014518:	68fb      	ldr	r3, [r7, #12]
 801451a:	2200      	movs	r2, #0
 801451c:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 801451e:	f7f1 fceb 	bl	8005ef8 <HAL_GetTick>
 8014522:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8014524:	68fb      	ldr	r3, [r7, #12]
 8014526:	88fa      	ldrh	r2, [r7, #6]
 8014528:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 801452c:	68fb      	ldr	r3, [r7, #12]
 801452e:	88fa      	ldrh	r2, [r7, #6]
 8014530:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8014534:	68fb      	ldr	r3, [r7, #12]
 8014536:	689b      	ldr	r3, [r3, #8]
 8014538:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801453c:	d10e      	bne.n	801455c <HAL_UART_Receive+0x80>
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	691b      	ldr	r3, [r3, #16]
 8014542:	2b00      	cmp	r3, #0
 8014544:	d105      	bne.n	8014552 <HAL_UART_Receive+0x76>
 8014546:	68fb      	ldr	r3, [r7, #12]
 8014548:	f240 12ff 	movw	r2, #511	; 0x1ff
 801454c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8014550:	e02d      	b.n	80145ae <HAL_UART_Receive+0xd2>
 8014552:	68fb      	ldr	r3, [r7, #12]
 8014554:	22ff      	movs	r2, #255	; 0xff
 8014556:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801455a:	e028      	b.n	80145ae <HAL_UART_Receive+0xd2>
 801455c:	68fb      	ldr	r3, [r7, #12]
 801455e:	689b      	ldr	r3, [r3, #8]
 8014560:	2b00      	cmp	r3, #0
 8014562:	d10d      	bne.n	8014580 <HAL_UART_Receive+0xa4>
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	691b      	ldr	r3, [r3, #16]
 8014568:	2b00      	cmp	r3, #0
 801456a:	d104      	bne.n	8014576 <HAL_UART_Receive+0x9a>
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	22ff      	movs	r2, #255	; 0xff
 8014570:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8014574:	e01b      	b.n	80145ae <HAL_UART_Receive+0xd2>
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	227f      	movs	r2, #127	; 0x7f
 801457a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801457e:	e016      	b.n	80145ae <HAL_UART_Receive+0xd2>
 8014580:	68fb      	ldr	r3, [r7, #12]
 8014582:	689b      	ldr	r3, [r3, #8]
 8014584:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8014588:	d10d      	bne.n	80145a6 <HAL_UART_Receive+0xca>
 801458a:	68fb      	ldr	r3, [r7, #12]
 801458c:	691b      	ldr	r3, [r3, #16]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d104      	bne.n	801459c <HAL_UART_Receive+0xc0>
 8014592:	68fb      	ldr	r3, [r7, #12]
 8014594:	227f      	movs	r2, #127	; 0x7f
 8014596:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801459a:	e008      	b.n	80145ae <HAL_UART_Receive+0xd2>
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	223f      	movs	r2, #63	; 0x3f
 80145a0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80145a4:	e003      	b.n	80145ae <HAL_UART_Receive+0xd2>
 80145a6:	68fb      	ldr	r3, [r7, #12]
 80145a8:	2200      	movs	r2, #0
 80145aa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 80145ae:	68fb      	ldr	r3, [r7, #12]
 80145b0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80145b4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80145b6:	68fb      	ldr	r3, [r7, #12]
 80145b8:	689b      	ldr	r3, [r3, #8]
 80145ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80145be:	d108      	bne.n	80145d2 <HAL_UART_Receive+0xf6>
 80145c0:	68fb      	ldr	r3, [r7, #12]
 80145c2:	691b      	ldr	r3, [r3, #16]
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	d104      	bne.n	80145d2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80145c8:	2300      	movs	r3, #0
 80145ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80145cc:	68bb      	ldr	r3, [r7, #8]
 80145ce:	61bb      	str	r3, [r7, #24]
 80145d0:	e003      	b.n	80145da <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80145d2:	68bb      	ldr	r3, [r7, #8]
 80145d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80145d6:	2300      	movs	r3, #0
 80145d8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80145da:	e036      	b.n	801464a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80145dc:	683b      	ldr	r3, [r7, #0]
 80145de:	9300      	str	r3, [sp, #0]
 80145e0:	697b      	ldr	r3, [r7, #20]
 80145e2:	2200      	movs	r2, #0
 80145e4:	2120      	movs	r1, #32
 80145e6:	68f8      	ldr	r0, [r7, #12]
 80145e8:	f001 fbd0 	bl	8015d8c <UART_WaitOnFlagUntilTimeout>
 80145ec:	4603      	mov	r3, r0
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d005      	beq.n	80145fe <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80145f2:	68fb      	ldr	r3, [r7, #12]
 80145f4:	2220      	movs	r2, #32
 80145f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 80145fa:	2303      	movs	r3, #3
 80145fc:	e032      	b.n	8014664 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80145fe:	69fb      	ldr	r3, [r7, #28]
 8014600:	2b00      	cmp	r3, #0
 8014602:	d10c      	bne.n	801461e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8014604:	68fb      	ldr	r3, [r7, #12]
 8014606:	681b      	ldr	r3, [r3, #0]
 8014608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801460a:	b29a      	uxth	r2, r3
 801460c:	8a7b      	ldrh	r3, [r7, #18]
 801460e:	4013      	ands	r3, r2
 8014610:	b29a      	uxth	r2, r3
 8014612:	69bb      	ldr	r3, [r7, #24]
 8014614:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8014616:	69bb      	ldr	r3, [r7, #24]
 8014618:	3302      	adds	r3, #2
 801461a:	61bb      	str	r3, [r7, #24]
 801461c:	e00c      	b.n	8014638 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 801461e:	68fb      	ldr	r3, [r7, #12]
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014624:	b2da      	uxtb	r2, r3
 8014626:	8a7b      	ldrh	r3, [r7, #18]
 8014628:	b2db      	uxtb	r3, r3
 801462a:	4013      	ands	r3, r2
 801462c:	b2da      	uxtb	r2, r3
 801462e:	69fb      	ldr	r3, [r7, #28]
 8014630:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8014632:	69fb      	ldr	r3, [r7, #28]
 8014634:	3301      	adds	r3, #1
 8014636:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8014638:	68fb      	ldr	r3, [r7, #12]
 801463a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801463e:	b29b      	uxth	r3, r3
 8014640:	3b01      	subs	r3, #1
 8014642:	b29a      	uxth	r2, r3
 8014644:	68fb      	ldr	r3, [r7, #12]
 8014646:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 801464a:	68fb      	ldr	r3, [r7, #12]
 801464c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014650:	b29b      	uxth	r3, r3
 8014652:	2b00      	cmp	r3, #0
 8014654:	d1c2      	bne.n	80145dc <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8014656:	68fb      	ldr	r3, [r7, #12]
 8014658:	2220      	movs	r2, #32
 801465a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 801465e:	2300      	movs	r3, #0
 8014660:	e000      	b.n	8014664 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8014662:	2302      	movs	r3, #2
  }
}
 8014664:	4618      	mov	r0, r3
 8014666:	3720      	adds	r7, #32
 8014668:	46bd      	mov	sp, r7
 801466a:	bd80      	pop	{r7, pc}

0801466c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801466c:	b580      	push	{r7, lr}
 801466e:	b08a      	sub	sp, #40	; 0x28
 8014670:	af00      	add	r7, sp, #0
 8014672:	60f8      	str	r0, [r7, #12]
 8014674:	60b9      	str	r1, [r7, #8]
 8014676:	4613      	mov	r3, r2
 8014678:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801467a:	68fb      	ldr	r3, [r7, #12]
 801467c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8014680:	2b20      	cmp	r3, #32
 8014682:	d137      	bne.n	80146f4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8014684:	68bb      	ldr	r3, [r7, #8]
 8014686:	2b00      	cmp	r3, #0
 8014688:	d002      	beq.n	8014690 <HAL_UART_Receive_IT+0x24>
 801468a:	88fb      	ldrh	r3, [r7, #6]
 801468c:	2b00      	cmp	r3, #0
 801468e:	d101      	bne.n	8014694 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8014690:	2301      	movs	r3, #1
 8014692:	e030      	b.n	80146f6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014694:	68fb      	ldr	r3, [r7, #12]
 8014696:	2200      	movs	r2, #0
 8014698:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801469a:	68fb      	ldr	r3, [r7, #12]
 801469c:	681b      	ldr	r3, [r3, #0]
 801469e:	4a18      	ldr	r2, [pc, #96]	; (8014700 <HAL_UART_Receive_IT+0x94>)
 80146a0:	4293      	cmp	r3, r2
 80146a2:	d01f      	beq.n	80146e4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80146a4:	68fb      	ldr	r3, [r7, #12]
 80146a6:	681b      	ldr	r3, [r3, #0]
 80146a8:	685b      	ldr	r3, [r3, #4]
 80146aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80146ae:	2b00      	cmp	r3, #0
 80146b0:	d018      	beq.n	80146e4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80146b2:	68fb      	ldr	r3, [r7, #12]
 80146b4:	681b      	ldr	r3, [r3, #0]
 80146b6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80146b8:	697b      	ldr	r3, [r7, #20]
 80146ba:	e853 3f00 	ldrex	r3, [r3]
 80146be:	613b      	str	r3, [r7, #16]
   return(result);
 80146c0:	693b      	ldr	r3, [r7, #16]
 80146c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80146c6:	627b      	str	r3, [r7, #36]	; 0x24
 80146c8:	68fb      	ldr	r3, [r7, #12]
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	461a      	mov	r2, r3
 80146ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80146d0:	623b      	str	r3, [r7, #32]
 80146d2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80146d4:	69f9      	ldr	r1, [r7, #28]
 80146d6:	6a3a      	ldr	r2, [r7, #32]
 80146d8:	e841 2300 	strex	r3, r2, [r1]
 80146dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80146de:	69bb      	ldr	r3, [r7, #24]
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	d1e6      	bne.n	80146b2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80146e4:	88fb      	ldrh	r3, [r7, #6]
 80146e6:	461a      	mov	r2, r3
 80146e8:	68b9      	ldr	r1, [r7, #8]
 80146ea:	68f8      	ldr	r0, [r7, #12]
 80146ec:	f001 fbbc 	bl	8015e68 <UART_Start_Receive_IT>
 80146f0:	4603      	mov	r3, r0
 80146f2:	e000      	b.n	80146f6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80146f4:	2302      	movs	r3, #2
  }
}
 80146f6:	4618      	mov	r0, r3
 80146f8:	3728      	adds	r7, #40	; 0x28
 80146fa:	46bd      	mov	sp, r7
 80146fc:	bd80      	pop	{r7, pc}
 80146fe:	bf00      	nop
 8014700:	58000c00 	.word	0x58000c00

08014704 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8014704:	b580      	push	{r7, lr}
 8014706:	b09a      	sub	sp, #104	; 0x68
 8014708:	af00      	add	r7, sp, #0
 801470a:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	681b      	ldr	r3, [r3, #0]
 8014710:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014712:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014714:	e853 3f00 	ldrex	r3, [r3]
 8014718:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801471a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801471c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8014720:	667b      	str	r3, [r7, #100]	; 0x64
 8014722:	687b      	ldr	r3, [r7, #4]
 8014724:	681b      	ldr	r3, [r3, #0]
 8014726:	461a      	mov	r2, r3
 8014728:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801472a:	657b      	str	r3, [r7, #84]	; 0x54
 801472c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801472e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014730:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8014732:	e841 2300 	strex	r3, r2, [r1]
 8014736:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8014738:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801473a:	2b00      	cmp	r3, #0
 801473c:	d1e6      	bne.n	801470c <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 801473e:	687b      	ldr	r3, [r7, #4]
 8014740:	681b      	ldr	r3, [r3, #0]
 8014742:	3308      	adds	r3, #8
 8014744:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014748:	e853 3f00 	ldrex	r3, [r3]
 801474c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801474e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014750:	4b46      	ldr	r3, [pc, #280]	; (801486c <HAL_UART_AbortReceive+0x168>)
 8014752:	4013      	ands	r3, r2
 8014754:	663b      	str	r3, [r7, #96]	; 0x60
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	681b      	ldr	r3, [r3, #0]
 801475a:	3308      	adds	r3, #8
 801475c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801475e:	643a      	str	r2, [r7, #64]	; 0x40
 8014760:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014762:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8014764:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8014766:	e841 2300 	strex	r3, r2, [r1]
 801476a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801476c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801476e:	2b00      	cmp	r3, #0
 8014770:	d1e5      	bne.n	801473e <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014772:	687b      	ldr	r3, [r7, #4]
 8014774:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014776:	2b01      	cmp	r3, #1
 8014778:	d118      	bne.n	80147ac <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801477a:	687b      	ldr	r3, [r7, #4]
 801477c:	681b      	ldr	r3, [r3, #0]
 801477e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014780:	6a3b      	ldr	r3, [r7, #32]
 8014782:	e853 3f00 	ldrex	r3, [r3]
 8014786:	61fb      	str	r3, [r7, #28]
   return(result);
 8014788:	69fb      	ldr	r3, [r7, #28]
 801478a:	f023 0310 	bic.w	r3, r3, #16
 801478e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	681b      	ldr	r3, [r3, #0]
 8014794:	461a      	mov	r2, r3
 8014796:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014798:	62fb      	str	r3, [r7, #44]	; 0x2c
 801479a:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801479c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801479e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80147a0:	e841 2300 	strex	r3, r2, [r1]
 80147a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80147a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147a8:	2b00      	cmp	r3, #0
 80147aa:	d1e6      	bne.n	801477a <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80147ac:	687b      	ldr	r3, [r7, #4]
 80147ae:	681b      	ldr	r3, [r3, #0]
 80147b0:	689b      	ldr	r3, [r3, #8]
 80147b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80147b6:	2b40      	cmp	r3, #64	; 0x40
 80147b8:	d13b      	bne.n	8014832 <HAL_UART_AbortReceive+0x12e>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	681b      	ldr	r3, [r3, #0]
 80147be:	3308      	adds	r3, #8
 80147c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80147c2:	68fb      	ldr	r3, [r7, #12]
 80147c4:	e853 3f00 	ldrex	r3, [r3]
 80147c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80147ca:	68bb      	ldr	r3, [r7, #8]
 80147cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80147d0:	65bb      	str	r3, [r7, #88]	; 0x58
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	681b      	ldr	r3, [r3, #0]
 80147d6:	3308      	adds	r3, #8
 80147d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80147da:	61ba      	str	r2, [r7, #24]
 80147dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80147de:	6979      	ldr	r1, [r7, #20]
 80147e0:	69ba      	ldr	r2, [r7, #24]
 80147e2:	e841 2300 	strex	r3, r2, [r1]
 80147e6:	613b      	str	r3, [r7, #16]
   return(result);
 80147e8:	693b      	ldr	r3, [r7, #16]
 80147ea:	2b00      	cmp	r3, #0
 80147ec:	d1e5      	bne.n	80147ba <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80147f4:	2b00      	cmp	r3, #0
 80147f6:	d01c      	beq.n	8014832 <HAL_UART_AbortReceive+0x12e>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80147fe:	2200      	movs	r2, #0
 8014800:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014808:	4618      	mov	r0, r3
 801480a:	f7f4 fa63 	bl	8008cd4 <HAL_DMA_Abort>
 801480e:	4603      	mov	r3, r0
 8014810:	2b00      	cmp	r3, #0
 8014812:	d00e      	beq.n	8014832 <HAL_UART_AbortReceive+0x12e>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801481a:	4618      	mov	r0, r3
 801481c:	f7f5 fef6 	bl	800a60c <HAL_DMA_GetError>
 8014820:	4603      	mov	r3, r0
 8014822:	2b20      	cmp	r3, #32
 8014824:	d105      	bne.n	8014832 <HAL_UART_AbortReceive+0x12e>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	2210      	movs	r2, #16
 801482a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 801482e:	2303      	movs	r3, #3
 8014830:	e017      	b.n	8014862 <HAL_UART_AbortReceive+0x15e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8014832:	687b      	ldr	r3, [r7, #4]
 8014834:	2200      	movs	r2, #0
 8014836:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	681b      	ldr	r3, [r3, #0]
 801483e:	220f      	movs	r2, #15
 8014840:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8014842:	687b      	ldr	r3, [r7, #4]
 8014844:	681b      	ldr	r3, [r3, #0]
 8014846:	699a      	ldr	r2, [r3, #24]
 8014848:	687b      	ldr	r3, [r7, #4]
 801484a:	681b      	ldr	r3, [r3, #0]
 801484c:	f042 0208 	orr.w	r2, r2, #8
 8014850:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	2220      	movs	r2, #32
 8014856:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801485a:	687b      	ldr	r3, [r7, #4]
 801485c:	2200      	movs	r2, #0
 801485e:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8014860:	2300      	movs	r3, #0
}
 8014862:	4618      	mov	r0, r3
 8014864:	3768      	adds	r7, #104	; 0x68
 8014866:	46bd      	mov	sp, r7
 8014868:	bd80      	pop	{r7, pc}
 801486a:	bf00      	nop
 801486c:	effffffe 	.word	0xeffffffe

08014870 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8014870:	b580      	push	{r7, lr}
 8014872:	b0ba      	sub	sp, #232	; 0xe8
 8014874:	af00      	add	r7, sp, #0
 8014876:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	681b      	ldr	r3, [r3, #0]
 801487c:	69db      	ldr	r3, [r3, #28]
 801487e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	681b      	ldr	r3, [r3, #0]
 8014886:	681b      	ldr	r3, [r3, #0]
 8014888:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	681b      	ldr	r3, [r3, #0]
 8014890:	689b      	ldr	r3, [r3, #8]
 8014892:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8014896:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 801489a:	f640 030f 	movw	r3, #2063	; 0x80f
 801489e:	4013      	ands	r3, r2
 80148a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80148a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d11b      	bne.n	80148e4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80148ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80148b0:	f003 0320 	and.w	r3, r3, #32
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d015      	beq.n	80148e4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80148b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80148bc:	f003 0320 	and.w	r3, r3, #32
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	d105      	bne.n	80148d0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80148c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80148c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	d009      	beq.n	80148e4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80148d4:	2b00      	cmp	r3, #0
 80148d6:	f000 8377 	beq.w	8014fc8 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80148de:	6878      	ldr	r0, [r7, #4]
 80148e0:	4798      	blx	r3
      }
      return;
 80148e2:	e371      	b.n	8014fc8 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80148e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80148e8:	2b00      	cmp	r3, #0
 80148ea:	f000 8123 	beq.w	8014b34 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80148ee:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80148f2:	4b8d      	ldr	r3, [pc, #564]	; (8014b28 <HAL_UART_IRQHandler+0x2b8>)
 80148f4:	4013      	ands	r3, r2
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	d106      	bne.n	8014908 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80148fa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80148fe:	4b8b      	ldr	r3, [pc, #556]	; (8014b2c <HAL_UART_IRQHandler+0x2bc>)
 8014900:	4013      	ands	r3, r2
 8014902:	2b00      	cmp	r3, #0
 8014904:	f000 8116 	beq.w	8014b34 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8014908:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801490c:	f003 0301 	and.w	r3, r3, #1
 8014910:	2b00      	cmp	r3, #0
 8014912:	d011      	beq.n	8014938 <HAL_UART_IRQHandler+0xc8>
 8014914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014918:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801491c:	2b00      	cmp	r3, #0
 801491e:	d00b      	beq.n	8014938 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8014920:	687b      	ldr	r3, [r7, #4]
 8014922:	681b      	ldr	r3, [r3, #0]
 8014924:	2201      	movs	r2, #1
 8014926:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8014928:	687b      	ldr	r3, [r7, #4]
 801492a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801492e:	f043 0201 	orr.w	r2, r3, #1
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801493c:	f003 0302 	and.w	r3, r3, #2
 8014940:	2b00      	cmp	r3, #0
 8014942:	d011      	beq.n	8014968 <HAL_UART_IRQHandler+0xf8>
 8014944:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014948:	f003 0301 	and.w	r3, r3, #1
 801494c:	2b00      	cmp	r3, #0
 801494e:	d00b      	beq.n	8014968 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	681b      	ldr	r3, [r3, #0]
 8014954:	2202      	movs	r2, #2
 8014956:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801495e:	f043 0204 	orr.w	r2, r3, #4
 8014962:	687b      	ldr	r3, [r7, #4]
 8014964:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014968:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801496c:	f003 0304 	and.w	r3, r3, #4
 8014970:	2b00      	cmp	r3, #0
 8014972:	d011      	beq.n	8014998 <HAL_UART_IRQHandler+0x128>
 8014974:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014978:	f003 0301 	and.w	r3, r3, #1
 801497c:	2b00      	cmp	r3, #0
 801497e:	d00b      	beq.n	8014998 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	681b      	ldr	r3, [r3, #0]
 8014984:	2204      	movs	r2, #4
 8014986:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801498e:	f043 0202 	orr.w	r2, r3, #2
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8014998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801499c:	f003 0308 	and.w	r3, r3, #8
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d017      	beq.n	80149d4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80149a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80149a8:	f003 0320 	and.w	r3, r3, #32
 80149ac:	2b00      	cmp	r3, #0
 80149ae:	d105      	bne.n	80149bc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80149b0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80149b4:	4b5c      	ldr	r3, [pc, #368]	; (8014b28 <HAL_UART_IRQHandler+0x2b8>)
 80149b6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d00b      	beq.n	80149d4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	681b      	ldr	r3, [r3, #0]
 80149c0:	2208      	movs	r2, #8
 80149c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80149c4:	687b      	ldr	r3, [r7, #4]
 80149c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80149ca:	f043 0208 	orr.w	r2, r3, #8
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80149d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80149d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80149dc:	2b00      	cmp	r3, #0
 80149de:	d012      	beq.n	8014a06 <HAL_UART_IRQHandler+0x196>
 80149e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80149e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	d00c      	beq.n	8014a06 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	681b      	ldr	r3, [r3, #0]
 80149f0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80149f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80149fc:	f043 0220 	orr.w	r2, r3, #32
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	f000 82dd 	beq.w	8014fcc <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8014a12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014a16:	f003 0320 	and.w	r3, r3, #32
 8014a1a:	2b00      	cmp	r3, #0
 8014a1c:	d013      	beq.n	8014a46 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8014a1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014a22:	f003 0320 	and.w	r3, r3, #32
 8014a26:	2b00      	cmp	r3, #0
 8014a28:	d105      	bne.n	8014a36 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8014a2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d007      	beq.n	8014a46 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	d003      	beq.n	8014a46 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8014a3e:	687b      	ldr	r3, [r7, #4]
 8014a40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014a42:	6878      	ldr	r0, [r7, #4]
 8014a44:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014a4c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8014a50:	687b      	ldr	r3, [r7, #4]
 8014a52:	681b      	ldr	r3, [r3, #0]
 8014a54:	689b      	ldr	r3, [r3, #8]
 8014a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014a5a:	2b40      	cmp	r3, #64	; 0x40
 8014a5c:	d005      	beq.n	8014a6a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8014a5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8014a62:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8014a66:	2b00      	cmp	r3, #0
 8014a68:	d054      	beq.n	8014b14 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8014a6a:	6878      	ldr	r0, [r7, #4]
 8014a6c:	f001 fb1e 	bl	80160ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	681b      	ldr	r3, [r3, #0]
 8014a74:	689b      	ldr	r3, [r3, #8]
 8014a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014a7a:	2b40      	cmp	r3, #64	; 0x40
 8014a7c:	d146      	bne.n	8014b0c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	681b      	ldr	r3, [r3, #0]
 8014a82:	3308      	adds	r3, #8
 8014a84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014a88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8014a8c:	e853 3f00 	ldrex	r3, [r3]
 8014a90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8014a94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8014a98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014a9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	3308      	adds	r3, #8
 8014aa6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8014aaa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8014aae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ab2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8014ab6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8014aba:	e841 2300 	strex	r3, r2, [r1]
 8014abe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8014ac2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d1d9      	bne.n	8014a7e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8014aca:	687b      	ldr	r3, [r7, #4]
 8014acc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014ad0:	2b00      	cmp	r3, #0
 8014ad2:	d017      	beq.n	8014b04 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014ada:	4a15      	ldr	r2, [pc, #84]	; (8014b30 <HAL_UART_IRQHandler+0x2c0>)
 8014adc:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014ae4:	4618      	mov	r0, r3
 8014ae6:	f7f4 fc13 	bl	8009310 <HAL_DMA_Abort_IT>
 8014aea:	4603      	mov	r3, r0
 8014aec:	2b00      	cmp	r3, #0
 8014aee:	d019      	beq.n	8014b24 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014af6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014af8:	687a      	ldr	r2, [r7, #4]
 8014afa:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8014afe:	4610      	mov	r0, r2
 8014b00:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014b02:	e00f      	b.n	8014b24 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8014b04:	6878      	ldr	r0, [r7, #4]
 8014b06:	f000 fa77 	bl	8014ff8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014b0a:	e00b      	b.n	8014b24 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8014b0c:	6878      	ldr	r0, [r7, #4]
 8014b0e:	f000 fa73 	bl	8014ff8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014b12:	e007      	b.n	8014b24 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8014b14:	6878      	ldr	r0, [r7, #4]
 8014b16:	f000 fa6f 	bl	8014ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	2200      	movs	r2, #0
 8014b1e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8014b22:	e253      	b.n	8014fcc <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014b24:	bf00      	nop
    return;
 8014b26:	e251      	b.n	8014fcc <HAL_UART_IRQHandler+0x75c>
 8014b28:	10000001 	.word	0x10000001
 8014b2c:	04000120 	.word	0x04000120
 8014b30:	08016179 	.word	0x08016179

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014b38:	2b01      	cmp	r3, #1
 8014b3a:	f040 81e7 	bne.w	8014f0c <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8014b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014b42:	f003 0310 	and.w	r3, r3, #16
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	f000 81e0 	beq.w	8014f0c <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8014b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014b50:	f003 0310 	and.w	r3, r3, #16
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	f000 81d9 	beq.w	8014f0c <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	681b      	ldr	r3, [r3, #0]
 8014b5e:	2210      	movs	r2, #16
 8014b60:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014b62:	687b      	ldr	r3, [r7, #4]
 8014b64:	681b      	ldr	r3, [r3, #0]
 8014b66:	689b      	ldr	r3, [r3, #8]
 8014b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014b6c:	2b40      	cmp	r3, #64	; 0x40
 8014b6e:	f040 8151 	bne.w	8014e14 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014b78:	681b      	ldr	r3, [r3, #0]
 8014b7a:	4a96      	ldr	r2, [pc, #600]	; (8014dd4 <HAL_UART_IRQHandler+0x564>)
 8014b7c:	4293      	cmp	r3, r2
 8014b7e:	d068      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014b86:	681b      	ldr	r3, [r3, #0]
 8014b88:	4a93      	ldr	r2, [pc, #588]	; (8014dd8 <HAL_UART_IRQHandler+0x568>)
 8014b8a:	4293      	cmp	r3, r2
 8014b8c:	d061      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014b94:	681b      	ldr	r3, [r3, #0]
 8014b96:	4a91      	ldr	r2, [pc, #580]	; (8014ddc <HAL_UART_IRQHandler+0x56c>)
 8014b98:	4293      	cmp	r3, r2
 8014b9a:	d05a      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014ba2:	681b      	ldr	r3, [r3, #0]
 8014ba4:	4a8e      	ldr	r2, [pc, #568]	; (8014de0 <HAL_UART_IRQHandler+0x570>)
 8014ba6:	4293      	cmp	r3, r2
 8014ba8:	d053      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014baa:	687b      	ldr	r3, [r7, #4]
 8014bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014bb0:	681b      	ldr	r3, [r3, #0]
 8014bb2:	4a8c      	ldr	r2, [pc, #560]	; (8014de4 <HAL_UART_IRQHandler+0x574>)
 8014bb4:	4293      	cmp	r3, r2
 8014bb6:	d04c      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	4a89      	ldr	r2, [pc, #548]	; (8014de8 <HAL_UART_IRQHandler+0x578>)
 8014bc2:	4293      	cmp	r3, r2
 8014bc4:	d045      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014bcc:	681b      	ldr	r3, [r3, #0]
 8014bce:	4a87      	ldr	r2, [pc, #540]	; (8014dec <HAL_UART_IRQHandler+0x57c>)
 8014bd0:	4293      	cmp	r3, r2
 8014bd2:	d03e      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014bd4:	687b      	ldr	r3, [r7, #4]
 8014bd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014bda:	681b      	ldr	r3, [r3, #0]
 8014bdc:	4a84      	ldr	r2, [pc, #528]	; (8014df0 <HAL_UART_IRQHandler+0x580>)
 8014bde:	4293      	cmp	r3, r2
 8014be0:	d037      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	4a82      	ldr	r2, [pc, #520]	; (8014df4 <HAL_UART_IRQHandler+0x584>)
 8014bec:	4293      	cmp	r3, r2
 8014bee:	d030      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014bf0:	687b      	ldr	r3, [r7, #4]
 8014bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014bf6:	681b      	ldr	r3, [r3, #0]
 8014bf8:	4a7f      	ldr	r2, [pc, #508]	; (8014df8 <HAL_UART_IRQHandler+0x588>)
 8014bfa:	4293      	cmp	r3, r2
 8014bfc:	d029      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014c04:	681b      	ldr	r3, [r3, #0]
 8014c06:	4a7d      	ldr	r2, [pc, #500]	; (8014dfc <HAL_UART_IRQHandler+0x58c>)
 8014c08:	4293      	cmp	r3, r2
 8014c0a:	d022      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014c0c:	687b      	ldr	r3, [r7, #4]
 8014c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014c12:	681b      	ldr	r3, [r3, #0]
 8014c14:	4a7a      	ldr	r2, [pc, #488]	; (8014e00 <HAL_UART_IRQHandler+0x590>)
 8014c16:	4293      	cmp	r3, r2
 8014c18:	d01b      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014c1a:	687b      	ldr	r3, [r7, #4]
 8014c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014c20:	681b      	ldr	r3, [r3, #0]
 8014c22:	4a78      	ldr	r2, [pc, #480]	; (8014e04 <HAL_UART_IRQHandler+0x594>)
 8014c24:	4293      	cmp	r3, r2
 8014c26:	d014      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014c28:	687b      	ldr	r3, [r7, #4]
 8014c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014c2e:	681b      	ldr	r3, [r3, #0]
 8014c30:	4a75      	ldr	r2, [pc, #468]	; (8014e08 <HAL_UART_IRQHandler+0x598>)
 8014c32:	4293      	cmp	r3, r2
 8014c34:	d00d      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014c3c:	681b      	ldr	r3, [r3, #0]
 8014c3e:	4a73      	ldr	r2, [pc, #460]	; (8014e0c <HAL_UART_IRQHandler+0x59c>)
 8014c40:	4293      	cmp	r3, r2
 8014c42:	d006      	beq.n	8014c52 <HAL_UART_IRQHandler+0x3e2>
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014c4a:	681b      	ldr	r3, [r3, #0]
 8014c4c:	4a70      	ldr	r2, [pc, #448]	; (8014e10 <HAL_UART_IRQHandler+0x5a0>)
 8014c4e:	4293      	cmp	r3, r2
 8014c50:	d106      	bne.n	8014c60 <HAL_UART_IRQHandler+0x3f0>
 8014c52:	687b      	ldr	r3, [r7, #4]
 8014c54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014c58:	681b      	ldr	r3, [r3, #0]
 8014c5a:	685b      	ldr	r3, [r3, #4]
 8014c5c:	b29b      	uxth	r3, r3
 8014c5e:	e005      	b.n	8014c6c <HAL_UART_IRQHandler+0x3fc>
 8014c60:	687b      	ldr	r3, [r7, #4]
 8014c62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014c66:	681b      	ldr	r3, [r3, #0]
 8014c68:	685b      	ldr	r3, [r3, #4]
 8014c6a:	b29b      	uxth	r3, r3
 8014c6c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8014c70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	f000 81ab 	beq.w	8014fd0 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8014c80:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8014c84:	429a      	cmp	r2, r3
 8014c86:	f080 81a3 	bcs.w	8014fd0 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8014c8a:	687b      	ldr	r3, [r7, #4]
 8014c8c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8014c90:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014c9a:	69db      	ldr	r3, [r3, #28]
 8014c9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8014ca0:	f000 8087 	beq.w	8014db2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	681b      	ldr	r3, [r3, #0]
 8014ca8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014cac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8014cb0:	e853 3f00 	ldrex	r3, [r3]
 8014cb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8014cb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8014cbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014cc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8014cc4:	687b      	ldr	r3, [r7, #4]
 8014cc6:	681b      	ldr	r3, [r3, #0]
 8014cc8:	461a      	mov	r2, r3
 8014cca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8014cce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8014cd2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014cd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8014cda:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8014cde:	e841 2300 	strex	r3, r2, [r1]
 8014ce2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8014ce6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8014cea:	2b00      	cmp	r3, #0
 8014cec:	d1da      	bne.n	8014ca4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	681b      	ldr	r3, [r3, #0]
 8014cf2:	3308      	adds	r3, #8
 8014cf4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014cf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8014cf8:	e853 3f00 	ldrex	r3, [r3]
 8014cfc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8014cfe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014d00:	f023 0301 	bic.w	r3, r3, #1
 8014d04:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	681b      	ldr	r3, [r3, #0]
 8014d0c:	3308      	adds	r3, #8
 8014d0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8014d12:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8014d16:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d18:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8014d1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8014d1e:	e841 2300 	strex	r3, r2, [r1]
 8014d22:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8014d24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	d1e1      	bne.n	8014cee <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	681b      	ldr	r3, [r3, #0]
 8014d2e:	3308      	adds	r3, #8
 8014d30:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d32:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8014d34:	e853 3f00 	ldrex	r3, [r3]
 8014d38:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8014d3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014d3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014d40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	681b      	ldr	r3, [r3, #0]
 8014d48:	3308      	adds	r3, #8
 8014d4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8014d4e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8014d50:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d52:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8014d54:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8014d56:	e841 2300 	strex	r3, r2, [r1]
 8014d5a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8014d5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	d1e3      	bne.n	8014d2a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	2220      	movs	r2, #32
 8014d66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	2200      	movs	r2, #0
 8014d6e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	681b      	ldr	r3, [r3, #0]
 8014d74:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014d78:	e853 3f00 	ldrex	r3, [r3]
 8014d7c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8014d7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014d80:	f023 0310 	bic.w	r3, r3, #16
 8014d84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8014d88:	687b      	ldr	r3, [r7, #4]
 8014d8a:	681b      	ldr	r3, [r3, #0]
 8014d8c:	461a      	mov	r2, r3
 8014d8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8014d92:	65bb      	str	r3, [r7, #88]	; 0x58
 8014d94:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d96:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8014d98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8014d9a:	e841 2300 	strex	r3, r2, [r1]
 8014d9e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8014da0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014da2:	2b00      	cmp	r3, #0
 8014da4:	d1e4      	bne.n	8014d70 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014dac:	4618      	mov	r0, r3
 8014dae:	f7f3 ff91 	bl	8008cd4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8014db2:	687b      	ldr	r3, [r7, #4]
 8014db4:	2202      	movs	r2, #2
 8014db6:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014dc4:	b29b      	uxth	r3, r3
 8014dc6:	1ad3      	subs	r3, r2, r3
 8014dc8:	b29b      	uxth	r3, r3
 8014dca:	4619      	mov	r1, r3
 8014dcc:	6878      	ldr	r0, [r7, #4]
 8014dce:	f000 f91d 	bl	801500c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8014dd2:	e0fd      	b.n	8014fd0 <HAL_UART_IRQHandler+0x760>
 8014dd4:	40020010 	.word	0x40020010
 8014dd8:	40020028 	.word	0x40020028
 8014ddc:	40020040 	.word	0x40020040
 8014de0:	40020058 	.word	0x40020058
 8014de4:	40020070 	.word	0x40020070
 8014de8:	40020088 	.word	0x40020088
 8014dec:	400200a0 	.word	0x400200a0
 8014df0:	400200b8 	.word	0x400200b8
 8014df4:	40020410 	.word	0x40020410
 8014df8:	40020428 	.word	0x40020428
 8014dfc:	40020440 	.word	0x40020440
 8014e00:	40020458 	.word	0x40020458
 8014e04:	40020470 	.word	0x40020470
 8014e08:	40020488 	.word	0x40020488
 8014e0c:	400204a0 	.word	0x400204a0
 8014e10:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014e20:	b29b      	uxth	r3, r3
 8014e22:	1ad3      	subs	r3, r2, r3
 8014e24:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8014e2e:	b29b      	uxth	r3, r3
 8014e30:	2b00      	cmp	r3, #0
 8014e32:	f000 80cf 	beq.w	8014fd4 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 8014e36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	f000 80ca 	beq.w	8014fd4 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	681b      	ldr	r3, [r3, #0]
 8014e44:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014e48:	e853 3f00 	ldrex	r3, [r3]
 8014e4c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8014e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014e50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8014e54:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	681b      	ldr	r3, [r3, #0]
 8014e5c:	461a      	mov	r2, r3
 8014e5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8014e62:	647b      	str	r3, [r7, #68]	; 0x44
 8014e64:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e66:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014e68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014e6a:	e841 2300 	strex	r3, r2, [r1]
 8014e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8014e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d1e4      	bne.n	8014e40 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	3308      	adds	r3, #8
 8014e7c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014e80:	e853 3f00 	ldrex	r3, [r3]
 8014e84:	623b      	str	r3, [r7, #32]
   return(result);
 8014e86:	6a3a      	ldr	r2, [r7, #32]
 8014e88:	4b55      	ldr	r3, [pc, #340]	; (8014fe0 <HAL_UART_IRQHandler+0x770>)
 8014e8a:	4013      	ands	r3, r2
 8014e8c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8014e90:	687b      	ldr	r3, [r7, #4]
 8014e92:	681b      	ldr	r3, [r3, #0]
 8014e94:	3308      	adds	r3, #8
 8014e96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8014e9a:	633a      	str	r2, [r7, #48]	; 0x30
 8014e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014ea0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014ea2:	e841 2300 	strex	r3, r2, [r1]
 8014ea6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8014ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	d1e3      	bne.n	8014e76 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8014eae:	687b      	ldr	r3, [r7, #4]
 8014eb0:	2220      	movs	r2, #32
 8014eb2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	2200      	movs	r2, #0
 8014eba:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8014ebc:	687b      	ldr	r3, [r7, #4]
 8014ebe:	2200      	movs	r2, #0
 8014ec0:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	681b      	ldr	r3, [r3, #0]
 8014ec6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014ec8:	693b      	ldr	r3, [r7, #16]
 8014eca:	e853 3f00 	ldrex	r3, [r3]
 8014ece:	60fb      	str	r3, [r7, #12]
   return(result);
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	f023 0310 	bic.w	r3, r3, #16
 8014ed6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8014eda:	687b      	ldr	r3, [r7, #4]
 8014edc:	681b      	ldr	r3, [r3, #0]
 8014ede:	461a      	mov	r2, r3
 8014ee0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8014ee4:	61fb      	str	r3, [r7, #28]
 8014ee6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ee8:	69b9      	ldr	r1, [r7, #24]
 8014eea:	69fa      	ldr	r2, [r7, #28]
 8014eec:	e841 2300 	strex	r3, r2, [r1]
 8014ef0:	617b      	str	r3, [r7, #20]
   return(result);
 8014ef2:	697b      	ldr	r3, [r7, #20]
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	d1e4      	bne.n	8014ec2 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	2202      	movs	r2, #2
 8014efc:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8014efe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8014f02:	4619      	mov	r1, r3
 8014f04:	6878      	ldr	r0, [r7, #4]
 8014f06:	f000 f881 	bl	801500c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8014f0a:	e063      	b.n	8014fd4 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8014f0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014f10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8014f14:	2b00      	cmp	r3, #0
 8014f16:	d00e      	beq.n	8014f36 <HAL_UART_IRQHandler+0x6c6>
 8014f18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014f1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8014f20:	2b00      	cmp	r3, #0
 8014f22:	d008      	beq.n	8014f36 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	681b      	ldr	r3, [r3, #0]
 8014f28:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8014f2c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8014f2e:	6878      	ldr	r0, [r7, #4]
 8014f30:	f001 fe80 	bl	8016c34 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8014f34:	e051      	b.n	8014fda <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8014f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014f3e:	2b00      	cmp	r3, #0
 8014f40:	d014      	beq.n	8014f6c <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8014f42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	d105      	bne.n	8014f5a <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8014f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014f52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8014f56:	2b00      	cmp	r3, #0
 8014f58:	d008      	beq.n	8014f6c <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8014f5a:	687b      	ldr	r3, [r7, #4]
 8014f5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014f5e:	2b00      	cmp	r3, #0
 8014f60:	d03a      	beq.n	8014fd8 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014f66:	6878      	ldr	r0, [r7, #4]
 8014f68:	4798      	blx	r3
    }
    return;
 8014f6a:	e035      	b.n	8014fd8 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8014f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d009      	beq.n	8014f8c <HAL_UART_IRQHandler+0x71c>
 8014f78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014f80:	2b00      	cmp	r3, #0
 8014f82:	d003      	beq.n	8014f8c <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8014f84:	6878      	ldr	r0, [r7, #4]
 8014f86:	f001 f90d 	bl	80161a4 <UART_EndTransmit_IT>
    return;
 8014f8a:	e026      	b.n	8014fda <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8014f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014f90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8014f94:	2b00      	cmp	r3, #0
 8014f96:	d009      	beq.n	8014fac <HAL_UART_IRQHandler+0x73c>
 8014f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014f9c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d003      	beq.n	8014fac <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8014fa4:	6878      	ldr	r0, [r7, #4]
 8014fa6:	f001 fe59 	bl	8016c5c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8014faa:	e016      	b.n	8014fda <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8014fac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014fb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d010      	beq.n	8014fda <HAL_UART_IRQHandler+0x76a>
 8014fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014fbc:	2b00      	cmp	r3, #0
 8014fbe:	da0c      	bge.n	8014fda <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8014fc0:	6878      	ldr	r0, [r7, #4]
 8014fc2:	f001 fe41 	bl	8016c48 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8014fc6:	e008      	b.n	8014fda <HAL_UART_IRQHandler+0x76a>
      return;
 8014fc8:	bf00      	nop
 8014fca:	e006      	b.n	8014fda <HAL_UART_IRQHandler+0x76a>
    return;
 8014fcc:	bf00      	nop
 8014fce:	e004      	b.n	8014fda <HAL_UART_IRQHandler+0x76a>
      return;
 8014fd0:	bf00      	nop
 8014fd2:	e002      	b.n	8014fda <HAL_UART_IRQHandler+0x76a>
      return;
 8014fd4:	bf00      	nop
 8014fd6:	e000      	b.n	8014fda <HAL_UART_IRQHandler+0x76a>
    return;
 8014fd8:	bf00      	nop
  }
}
 8014fda:	37e8      	adds	r7, #232	; 0xe8
 8014fdc:	46bd      	mov	sp, r7
 8014fde:	bd80      	pop	{r7, pc}
 8014fe0:	effffffe 	.word	0xeffffffe

08014fe4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8014fe4:	b480      	push	{r7}
 8014fe6:	b083      	sub	sp, #12
 8014fe8:	af00      	add	r7, sp, #0
 8014fea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8014fec:	bf00      	nop
 8014fee:	370c      	adds	r7, #12
 8014ff0:	46bd      	mov	sp, r7
 8014ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ff6:	4770      	bx	lr

08014ff8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8014ff8:	b480      	push	{r7}
 8014ffa:	b083      	sub	sp, #12
 8014ffc:	af00      	add	r7, sp, #0
 8014ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8015000:	bf00      	nop
 8015002:	370c      	adds	r7, #12
 8015004:	46bd      	mov	sp, r7
 8015006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801500a:	4770      	bx	lr

0801500c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 801500c:	b480      	push	{r7}
 801500e:	b083      	sub	sp, #12
 8015010:	af00      	add	r7, sp, #0
 8015012:	6078      	str	r0, [r7, #4]
 8015014:	460b      	mov	r3, r1
 8015016:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8015018:	bf00      	nop
 801501a:	370c      	adds	r7, #12
 801501c:	46bd      	mov	sp, r7
 801501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015022:	4770      	bx	lr

08015024 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8015024:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8015028:	b092      	sub	sp, #72	; 0x48
 801502a:	af00      	add	r7, sp, #0
 801502c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801502e:	2300      	movs	r3, #0
 8015030:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8015034:	697b      	ldr	r3, [r7, #20]
 8015036:	689a      	ldr	r2, [r3, #8]
 8015038:	697b      	ldr	r3, [r7, #20]
 801503a:	691b      	ldr	r3, [r3, #16]
 801503c:	431a      	orrs	r2, r3
 801503e:	697b      	ldr	r3, [r7, #20]
 8015040:	695b      	ldr	r3, [r3, #20]
 8015042:	431a      	orrs	r2, r3
 8015044:	697b      	ldr	r3, [r7, #20]
 8015046:	69db      	ldr	r3, [r3, #28]
 8015048:	4313      	orrs	r3, r2
 801504a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801504c:	697b      	ldr	r3, [r7, #20]
 801504e:	681b      	ldr	r3, [r3, #0]
 8015050:	681a      	ldr	r2, [r3, #0]
 8015052:	4bbe      	ldr	r3, [pc, #760]	; (801534c <UART_SetConfig+0x328>)
 8015054:	4013      	ands	r3, r2
 8015056:	697a      	ldr	r2, [r7, #20]
 8015058:	6812      	ldr	r2, [r2, #0]
 801505a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801505c:	430b      	orrs	r3, r1
 801505e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8015060:	697b      	ldr	r3, [r7, #20]
 8015062:	681b      	ldr	r3, [r3, #0]
 8015064:	685b      	ldr	r3, [r3, #4]
 8015066:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 801506a:	697b      	ldr	r3, [r7, #20]
 801506c:	68da      	ldr	r2, [r3, #12]
 801506e:	697b      	ldr	r3, [r7, #20]
 8015070:	681b      	ldr	r3, [r3, #0]
 8015072:	430a      	orrs	r2, r1
 8015074:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8015076:	697b      	ldr	r3, [r7, #20]
 8015078:	699b      	ldr	r3, [r3, #24]
 801507a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801507c:	697b      	ldr	r3, [r7, #20]
 801507e:	681b      	ldr	r3, [r3, #0]
 8015080:	4ab3      	ldr	r2, [pc, #716]	; (8015350 <UART_SetConfig+0x32c>)
 8015082:	4293      	cmp	r3, r2
 8015084:	d004      	beq.n	8015090 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8015086:	697b      	ldr	r3, [r7, #20]
 8015088:	6a1b      	ldr	r3, [r3, #32]
 801508a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801508c:	4313      	orrs	r3, r2
 801508e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8015090:	697b      	ldr	r3, [r7, #20]
 8015092:	681b      	ldr	r3, [r3, #0]
 8015094:	689a      	ldr	r2, [r3, #8]
 8015096:	4baf      	ldr	r3, [pc, #700]	; (8015354 <UART_SetConfig+0x330>)
 8015098:	4013      	ands	r3, r2
 801509a:	697a      	ldr	r2, [r7, #20]
 801509c:	6812      	ldr	r2, [r2, #0]
 801509e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80150a0:	430b      	orrs	r3, r1
 80150a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80150a4:	697b      	ldr	r3, [r7, #20]
 80150a6:	681b      	ldr	r3, [r3, #0]
 80150a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80150aa:	f023 010f 	bic.w	r1, r3, #15
 80150ae:	697b      	ldr	r3, [r7, #20]
 80150b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80150b2:	697b      	ldr	r3, [r7, #20]
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	430a      	orrs	r2, r1
 80150b8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80150ba:	697b      	ldr	r3, [r7, #20]
 80150bc:	681b      	ldr	r3, [r3, #0]
 80150be:	4aa6      	ldr	r2, [pc, #664]	; (8015358 <UART_SetConfig+0x334>)
 80150c0:	4293      	cmp	r3, r2
 80150c2:	d177      	bne.n	80151b4 <UART_SetConfig+0x190>
 80150c4:	4ba5      	ldr	r3, [pc, #660]	; (801535c <UART_SetConfig+0x338>)
 80150c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80150c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80150cc:	2b28      	cmp	r3, #40	; 0x28
 80150ce:	d86d      	bhi.n	80151ac <UART_SetConfig+0x188>
 80150d0:	a201      	add	r2, pc, #4	; (adr r2, 80150d8 <UART_SetConfig+0xb4>)
 80150d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80150d6:	bf00      	nop
 80150d8:	0801517d 	.word	0x0801517d
 80150dc:	080151ad 	.word	0x080151ad
 80150e0:	080151ad 	.word	0x080151ad
 80150e4:	080151ad 	.word	0x080151ad
 80150e8:	080151ad 	.word	0x080151ad
 80150ec:	080151ad 	.word	0x080151ad
 80150f0:	080151ad 	.word	0x080151ad
 80150f4:	080151ad 	.word	0x080151ad
 80150f8:	08015185 	.word	0x08015185
 80150fc:	080151ad 	.word	0x080151ad
 8015100:	080151ad 	.word	0x080151ad
 8015104:	080151ad 	.word	0x080151ad
 8015108:	080151ad 	.word	0x080151ad
 801510c:	080151ad 	.word	0x080151ad
 8015110:	080151ad 	.word	0x080151ad
 8015114:	080151ad 	.word	0x080151ad
 8015118:	0801518d 	.word	0x0801518d
 801511c:	080151ad 	.word	0x080151ad
 8015120:	080151ad 	.word	0x080151ad
 8015124:	080151ad 	.word	0x080151ad
 8015128:	080151ad 	.word	0x080151ad
 801512c:	080151ad 	.word	0x080151ad
 8015130:	080151ad 	.word	0x080151ad
 8015134:	080151ad 	.word	0x080151ad
 8015138:	08015195 	.word	0x08015195
 801513c:	080151ad 	.word	0x080151ad
 8015140:	080151ad 	.word	0x080151ad
 8015144:	080151ad 	.word	0x080151ad
 8015148:	080151ad 	.word	0x080151ad
 801514c:	080151ad 	.word	0x080151ad
 8015150:	080151ad 	.word	0x080151ad
 8015154:	080151ad 	.word	0x080151ad
 8015158:	0801519d 	.word	0x0801519d
 801515c:	080151ad 	.word	0x080151ad
 8015160:	080151ad 	.word	0x080151ad
 8015164:	080151ad 	.word	0x080151ad
 8015168:	080151ad 	.word	0x080151ad
 801516c:	080151ad 	.word	0x080151ad
 8015170:	080151ad 	.word	0x080151ad
 8015174:	080151ad 	.word	0x080151ad
 8015178:	080151a5 	.word	0x080151a5
 801517c:	2301      	movs	r3, #1
 801517e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015182:	e222      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015184:	2304      	movs	r3, #4
 8015186:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801518a:	e21e      	b.n	80155ca <UART_SetConfig+0x5a6>
 801518c:	2308      	movs	r3, #8
 801518e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015192:	e21a      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015194:	2310      	movs	r3, #16
 8015196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801519a:	e216      	b.n	80155ca <UART_SetConfig+0x5a6>
 801519c:	2320      	movs	r3, #32
 801519e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151a2:	e212      	b.n	80155ca <UART_SetConfig+0x5a6>
 80151a4:	2340      	movs	r3, #64	; 0x40
 80151a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151aa:	e20e      	b.n	80155ca <UART_SetConfig+0x5a6>
 80151ac:	2380      	movs	r3, #128	; 0x80
 80151ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151b2:	e20a      	b.n	80155ca <UART_SetConfig+0x5a6>
 80151b4:	697b      	ldr	r3, [r7, #20]
 80151b6:	681b      	ldr	r3, [r3, #0]
 80151b8:	4a69      	ldr	r2, [pc, #420]	; (8015360 <UART_SetConfig+0x33c>)
 80151ba:	4293      	cmp	r3, r2
 80151bc:	d130      	bne.n	8015220 <UART_SetConfig+0x1fc>
 80151be:	4b67      	ldr	r3, [pc, #412]	; (801535c <UART_SetConfig+0x338>)
 80151c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80151c2:	f003 0307 	and.w	r3, r3, #7
 80151c6:	2b05      	cmp	r3, #5
 80151c8:	d826      	bhi.n	8015218 <UART_SetConfig+0x1f4>
 80151ca:	a201      	add	r2, pc, #4	; (adr r2, 80151d0 <UART_SetConfig+0x1ac>)
 80151cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80151d0:	080151e9 	.word	0x080151e9
 80151d4:	080151f1 	.word	0x080151f1
 80151d8:	080151f9 	.word	0x080151f9
 80151dc:	08015201 	.word	0x08015201
 80151e0:	08015209 	.word	0x08015209
 80151e4:	08015211 	.word	0x08015211
 80151e8:	2300      	movs	r3, #0
 80151ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151ee:	e1ec      	b.n	80155ca <UART_SetConfig+0x5a6>
 80151f0:	2304      	movs	r3, #4
 80151f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151f6:	e1e8      	b.n	80155ca <UART_SetConfig+0x5a6>
 80151f8:	2308      	movs	r3, #8
 80151fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80151fe:	e1e4      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015200:	2310      	movs	r3, #16
 8015202:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015206:	e1e0      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015208:	2320      	movs	r3, #32
 801520a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801520e:	e1dc      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015210:	2340      	movs	r3, #64	; 0x40
 8015212:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015216:	e1d8      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015218:	2380      	movs	r3, #128	; 0x80
 801521a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801521e:	e1d4      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015220:	697b      	ldr	r3, [r7, #20]
 8015222:	681b      	ldr	r3, [r3, #0]
 8015224:	4a4f      	ldr	r2, [pc, #316]	; (8015364 <UART_SetConfig+0x340>)
 8015226:	4293      	cmp	r3, r2
 8015228:	d130      	bne.n	801528c <UART_SetConfig+0x268>
 801522a:	4b4c      	ldr	r3, [pc, #304]	; (801535c <UART_SetConfig+0x338>)
 801522c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801522e:	f003 0307 	and.w	r3, r3, #7
 8015232:	2b05      	cmp	r3, #5
 8015234:	d826      	bhi.n	8015284 <UART_SetConfig+0x260>
 8015236:	a201      	add	r2, pc, #4	; (adr r2, 801523c <UART_SetConfig+0x218>)
 8015238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801523c:	08015255 	.word	0x08015255
 8015240:	0801525d 	.word	0x0801525d
 8015244:	08015265 	.word	0x08015265
 8015248:	0801526d 	.word	0x0801526d
 801524c:	08015275 	.word	0x08015275
 8015250:	0801527d 	.word	0x0801527d
 8015254:	2300      	movs	r3, #0
 8015256:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801525a:	e1b6      	b.n	80155ca <UART_SetConfig+0x5a6>
 801525c:	2304      	movs	r3, #4
 801525e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015262:	e1b2      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015264:	2308      	movs	r3, #8
 8015266:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801526a:	e1ae      	b.n	80155ca <UART_SetConfig+0x5a6>
 801526c:	2310      	movs	r3, #16
 801526e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015272:	e1aa      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015274:	2320      	movs	r3, #32
 8015276:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801527a:	e1a6      	b.n	80155ca <UART_SetConfig+0x5a6>
 801527c:	2340      	movs	r3, #64	; 0x40
 801527e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015282:	e1a2      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015284:	2380      	movs	r3, #128	; 0x80
 8015286:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801528a:	e19e      	b.n	80155ca <UART_SetConfig+0x5a6>
 801528c:	697b      	ldr	r3, [r7, #20]
 801528e:	681b      	ldr	r3, [r3, #0]
 8015290:	4a35      	ldr	r2, [pc, #212]	; (8015368 <UART_SetConfig+0x344>)
 8015292:	4293      	cmp	r3, r2
 8015294:	d130      	bne.n	80152f8 <UART_SetConfig+0x2d4>
 8015296:	4b31      	ldr	r3, [pc, #196]	; (801535c <UART_SetConfig+0x338>)
 8015298:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801529a:	f003 0307 	and.w	r3, r3, #7
 801529e:	2b05      	cmp	r3, #5
 80152a0:	d826      	bhi.n	80152f0 <UART_SetConfig+0x2cc>
 80152a2:	a201      	add	r2, pc, #4	; (adr r2, 80152a8 <UART_SetConfig+0x284>)
 80152a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80152a8:	080152c1 	.word	0x080152c1
 80152ac:	080152c9 	.word	0x080152c9
 80152b0:	080152d1 	.word	0x080152d1
 80152b4:	080152d9 	.word	0x080152d9
 80152b8:	080152e1 	.word	0x080152e1
 80152bc:	080152e9 	.word	0x080152e9
 80152c0:	2300      	movs	r3, #0
 80152c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80152c6:	e180      	b.n	80155ca <UART_SetConfig+0x5a6>
 80152c8:	2304      	movs	r3, #4
 80152ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80152ce:	e17c      	b.n	80155ca <UART_SetConfig+0x5a6>
 80152d0:	2308      	movs	r3, #8
 80152d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80152d6:	e178      	b.n	80155ca <UART_SetConfig+0x5a6>
 80152d8:	2310      	movs	r3, #16
 80152da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80152de:	e174      	b.n	80155ca <UART_SetConfig+0x5a6>
 80152e0:	2320      	movs	r3, #32
 80152e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80152e6:	e170      	b.n	80155ca <UART_SetConfig+0x5a6>
 80152e8:	2340      	movs	r3, #64	; 0x40
 80152ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80152ee:	e16c      	b.n	80155ca <UART_SetConfig+0x5a6>
 80152f0:	2380      	movs	r3, #128	; 0x80
 80152f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80152f6:	e168      	b.n	80155ca <UART_SetConfig+0x5a6>
 80152f8:	697b      	ldr	r3, [r7, #20]
 80152fa:	681b      	ldr	r3, [r3, #0]
 80152fc:	4a1b      	ldr	r2, [pc, #108]	; (801536c <UART_SetConfig+0x348>)
 80152fe:	4293      	cmp	r3, r2
 8015300:	d142      	bne.n	8015388 <UART_SetConfig+0x364>
 8015302:	4b16      	ldr	r3, [pc, #88]	; (801535c <UART_SetConfig+0x338>)
 8015304:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015306:	f003 0307 	and.w	r3, r3, #7
 801530a:	2b05      	cmp	r3, #5
 801530c:	d838      	bhi.n	8015380 <UART_SetConfig+0x35c>
 801530e:	a201      	add	r2, pc, #4	; (adr r2, 8015314 <UART_SetConfig+0x2f0>)
 8015310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015314:	0801532d 	.word	0x0801532d
 8015318:	08015335 	.word	0x08015335
 801531c:	0801533d 	.word	0x0801533d
 8015320:	08015345 	.word	0x08015345
 8015324:	08015371 	.word	0x08015371
 8015328:	08015379 	.word	0x08015379
 801532c:	2300      	movs	r3, #0
 801532e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015332:	e14a      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015334:	2304      	movs	r3, #4
 8015336:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801533a:	e146      	b.n	80155ca <UART_SetConfig+0x5a6>
 801533c:	2308      	movs	r3, #8
 801533e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015342:	e142      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015344:	2310      	movs	r3, #16
 8015346:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801534a:	e13e      	b.n	80155ca <UART_SetConfig+0x5a6>
 801534c:	cfff69f3 	.word	0xcfff69f3
 8015350:	58000c00 	.word	0x58000c00
 8015354:	11fff4ff 	.word	0x11fff4ff
 8015358:	40011000 	.word	0x40011000
 801535c:	58024400 	.word	0x58024400
 8015360:	40004400 	.word	0x40004400
 8015364:	40004800 	.word	0x40004800
 8015368:	40004c00 	.word	0x40004c00
 801536c:	40005000 	.word	0x40005000
 8015370:	2320      	movs	r3, #32
 8015372:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015376:	e128      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015378:	2340      	movs	r3, #64	; 0x40
 801537a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801537e:	e124      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015380:	2380      	movs	r3, #128	; 0x80
 8015382:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015386:	e120      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015388:	697b      	ldr	r3, [r7, #20]
 801538a:	681b      	ldr	r3, [r3, #0]
 801538c:	4acb      	ldr	r2, [pc, #812]	; (80156bc <UART_SetConfig+0x698>)
 801538e:	4293      	cmp	r3, r2
 8015390:	d176      	bne.n	8015480 <UART_SetConfig+0x45c>
 8015392:	4bcb      	ldr	r3, [pc, #812]	; (80156c0 <UART_SetConfig+0x69c>)
 8015394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015396:	f003 0338 	and.w	r3, r3, #56	; 0x38
 801539a:	2b28      	cmp	r3, #40	; 0x28
 801539c:	d86c      	bhi.n	8015478 <UART_SetConfig+0x454>
 801539e:	a201      	add	r2, pc, #4	; (adr r2, 80153a4 <UART_SetConfig+0x380>)
 80153a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153a4:	08015449 	.word	0x08015449
 80153a8:	08015479 	.word	0x08015479
 80153ac:	08015479 	.word	0x08015479
 80153b0:	08015479 	.word	0x08015479
 80153b4:	08015479 	.word	0x08015479
 80153b8:	08015479 	.word	0x08015479
 80153bc:	08015479 	.word	0x08015479
 80153c0:	08015479 	.word	0x08015479
 80153c4:	08015451 	.word	0x08015451
 80153c8:	08015479 	.word	0x08015479
 80153cc:	08015479 	.word	0x08015479
 80153d0:	08015479 	.word	0x08015479
 80153d4:	08015479 	.word	0x08015479
 80153d8:	08015479 	.word	0x08015479
 80153dc:	08015479 	.word	0x08015479
 80153e0:	08015479 	.word	0x08015479
 80153e4:	08015459 	.word	0x08015459
 80153e8:	08015479 	.word	0x08015479
 80153ec:	08015479 	.word	0x08015479
 80153f0:	08015479 	.word	0x08015479
 80153f4:	08015479 	.word	0x08015479
 80153f8:	08015479 	.word	0x08015479
 80153fc:	08015479 	.word	0x08015479
 8015400:	08015479 	.word	0x08015479
 8015404:	08015461 	.word	0x08015461
 8015408:	08015479 	.word	0x08015479
 801540c:	08015479 	.word	0x08015479
 8015410:	08015479 	.word	0x08015479
 8015414:	08015479 	.word	0x08015479
 8015418:	08015479 	.word	0x08015479
 801541c:	08015479 	.word	0x08015479
 8015420:	08015479 	.word	0x08015479
 8015424:	08015469 	.word	0x08015469
 8015428:	08015479 	.word	0x08015479
 801542c:	08015479 	.word	0x08015479
 8015430:	08015479 	.word	0x08015479
 8015434:	08015479 	.word	0x08015479
 8015438:	08015479 	.word	0x08015479
 801543c:	08015479 	.word	0x08015479
 8015440:	08015479 	.word	0x08015479
 8015444:	08015471 	.word	0x08015471
 8015448:	2301      	movs	r3, #1
 801544a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801544e:	e0bc      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015450:	2304      	movs	r3, #4
 8015452:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015456:	e0b8      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015458:	2308      	movs	r3, #8
 801545a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801545e:	e0b4      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015460:	2310      	movs	r3, #16
 8015462:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015466:	e0b0      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015468:	2320      	movs	r3, #32
 801546a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801546e:	e0ac      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015470:	2340      	movs	r3, #64	; 0x40
 8015472:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015476:	e0a8      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015478:	2380      	movs	r3, #128	; 0x80
 801547a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801547e:	e0a4      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015480:	697b      	ldr	r3, [r7, #20]
 8015482:	681b      	ldr	r3, [r3, #0]
 8015484:	4a8f      	ldr	r2, [pc, #572]	; (80156c4 <UART_SetConfig+0x6a0>)
 8015486:	4293      	cmp	r3, r2
 8015488:	d130      	bne.n	80154ec <UART_SetConfig+0x4c8>
 801548a:	4b8d      	ldr	r3, [pc, #564]	; (80156c0 <UART_SetConfig+0x69c>)
 801548c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801548e:	f003 0307 	and.w	r3, r3, #7
 8015492:	2b05      	cmp	r3, #5
 8015494:	d826      	bhi.n	80154e4 <UART_SetConfig+0x4c0>
 8015496:	a201      	add	r2, pc, #4	; (adr r2, 801549c <UART_SetConfig+0x478>)
 8015498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801549c:	080154b5 	.word	0x080154b5
 80154a0:	080154bd 	.word	0x080154bd
 80154a4:	080154c5 	.word	0x080154c5
 80154a8:	080154cd 	.word	0x080154cd
 80154ac:	080154d5 	.word	0x080154d5
 80154b0:	080154dd 	.word	0x080154dd
 80154b4:	2300      	movs	r3, #0
 80154b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154ba:	e086      	b.n	80155ca <UART_SetConfig+0x5a6>
 80154bc:	2304      	movs	r3, #4
 80154be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154c2:	e082      	b.n	80155ca <UART_SetConfig+0x5a6>
 80154c4:	2308      	movs	r3, #8
 80154c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154ca:	e07e      	b.n	80155ca <UART_SetConfig+0x5a6>
 80154cc:	2310      	movs	r3, #16
 80154ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154d2:	e07a      	b.n	80155ca <UART_SetConfig+0x5a6>
 80154d4:	2320      	movs	r3, #32
 80154d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154da:	e076      	b.n	80155ca <UART_SetConfig+0x5a6>
 80154dc:	2340      	movs	r3, #64	; 0x40
 80154de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154e2:	e072      	b.n	80155ca <UART_SetConfig+0x5a6>
 80154e4:	2380      	movs	r3, #128	; 0x80
 80154e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80154ea:	e06e      	b.n	80155ca <UART_SetConfig+0x5a6>
 80154ec:	697b      	ldr	r3, [r7, #20]
 80154ee:	681b      	ldr	r3, [r3, #0]
 80154f0:	4a75      	ldr	r2, [pc, #468]	; (80156c8 <UART_SetConfig+0x6a4>)
 80154f2:	4293      	cmp	r3, r2
 80154f4:	d130      	bne.n	8015558 <UART_SetConfig+0x534>
 80154f6:	4b72      	ldr	r3, [pc, #456]	; (80156c0 <UART_SetConfig+0x69c>)
 80154f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80154fa:	f003 0307 	and.w	r3, r3, #7
 80154fe:	2b05      	cmp	r3, #5
 8015500:	d826      	bhi.n	8015550 <UART_SetConfig+0x52c>
 8015502:	a201      	add	r2, pc, #4	; (adr r2, 8015508 <UART_SetConfig+0x4e4>)
 8015504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015508:	08015521 	.word	0x08015521
 801550c:	08015529 	.word	0x08015529
 8015510:	08015531 	.word	0x08015531
 8015514:	08015539 	.word	0x08015539
 8015518:	08015541 	.word	0x08015541
 801551c:	08015549 	.word	0x08015549
 8015520:	2300      	movs	r3, #0
 8015522:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015526:	e050      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015528:	2304      	movs	r3, #4
 801552a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801552e:	e04c      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015530:	2308      	movs	r3, #8
 8015532:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015536:	e048      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015538:	2310      	movs	r3, #16
 801553a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801553e:	e044      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015540:	2320      	movs	r3, #32
 8015542:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015546:	e040      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015548:	2340      	movs	r3, #64	; 0x40
 801554a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801554e:	e03c      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015550:	2380      	movs	r3, #128	; 0x80
 8015552:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015556:	e038      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015558:	697b      	ldr	r3, [r7, #20]
 801555a:	681b      	ldr	r3, [r3, #0]
 801555c:	4a5b      	ldr	r2, [pc, #364]	; (80156cc <UART_SetConfig+0x6a8>)
 801555e:	4293      	cmp	r3, r2
 8015560:	d130      	bne.n	80155c4 <UART_SetConfig+0x5a0>
 8015562:	4b57      	ldr	r3, [pc, #348]	; (80156c0 <UART_SetConfig+0x69c>)
 8015564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015566:	f003 0307 	and.w	r3, r3, #7
 801556a:	2b05      	cmp	r3, #5
 801556c:	d826      	bhi.n	80155bc <UART_SetConfig+0x598>
 801556e:	a201      	add	r2, pc, #4	; (adr r2, 8015574 <UART_SetConfig+0x550>)
 8015570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015574:	0801558d 	.word	0x0801558d
 8015578:	08015595 	.word	0x08015595
 801557c:	0801559d 	.word	0x0801559d
 8015580:	080155a5 	.word	0x080155a5
 8015584:	080155ad 	.word	0x080155ad
 8015588:	080155b5 	.word	0x080155b5
 801558c:	2302      	movs	r3, #2
 801558e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8015592:	e01a      	b.n	80155ca <UART_SetConfig+0x5a6>
 8015594:	2304      	movs	r3, #4
 8015596:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801559a:	e016      	b.n	80155ca <UART_SetConfig+0x5a6>
 801559c:	2308      	movs	r3, #8
 801559e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155a2:	e012      	b.n	80155ca <UART_SetConfig+0x5a6>
 80155a4:	2310      	movs	r3, #16
 80155a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155aa:	e00e      	b.n	80155ca <UART_SetConfig+0x5a6>
 80155ac:	2320      	movs	r3, #32
 80155ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155b2:	e00a      	b.n	80155ca <UART_SetConfig+0x5a6>
 80155b4:	2340      	movs	r3, #64	; 0x40
 80155b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155ba:	e006      	b.n	80155ca <UART_SetConfig+0x5a6>
 80155bc:	2380      	movs	r3, #128	; 0x80
 80155be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80155c2:	e002      	b.n	80155ca <UART_SetConfig+0x5a6>
 80155c4:	2380      	movs	r3, #128	; 0x80
 80155c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80155ca:	697b      	ldr	r3, [r7, #20]
 80155cc:	681b      	ldr	r3, [r3, #0]
 80155ce:	4a3f      	ldr	r2, [pc, #252]	; (80156cc <UART_SetConfig+0x6a8>)
 80155d0:	4293      	cmp	r3, r2
 80155d2:	f040 80f8 	bne.w	80157c6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80155d6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80155da:	2b20      	cmp	r3, #32
 80155dc:	dc46      	bgt.n	801566c <UART_SetConfig+0x648>
 80155de:	2b02      	cmp	r3, #2
 80155e0:	f2c0 8082 	blt.w	80156e8 <UART_SetConfig+0x6c4>
 80155e4:	3b02      	subs	r3, #2
 80155e6:	2b1e      	cmp	r3, #30
 80155e8:	d87e      	bhi.n	80156e8 <UART_SetConfig+0x6c4>
 80155ea:	a201      	add	r2, pc, #4	; (adr r2, 80155f0 <UART_SetConfig+0x5cc>)
 80155ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80155f0:	08015673 	.word	0x08015673
 80155f4:	080156e9 	.word	0x080156e9
 80155f8:	0801567b 	.word	0x0801567b
 80155fc:	080156e9 	.word	0x080156e9
 8015600:	080156e9 	.word	0x080156e9
 8015604:	080156e9 	.word	0x080156e9
 8015608:	0801568b 	.word	0x0801568b
 801560c:	080156e9 	.word	0x080156e9
 8015610:	080156e9 	.word	0x080156e9
 8015614:	080156e9 	.word	0x080156e9
 8015618:	080156e9 	.word	0x080156e9
 801561c:	080156e9 	.word	0x080156e9
 8015620:	080156e9 	.word	0x080156e9
 8015624:	080156e9 	.word	0x080156e9
 8015628:	0801569b 	.word	0x0801569b
 801562c:	080156e9 	.word	0x080156e9
 8015630:	080156e9 	.word	0x080156e9
 8015634:	080156e9 	.word	0x080156e9
 8015638:	080156e9 	.word	0x080156e9
 801563c:	080156e9 	.word	0x080156e9
 8015640:	080156e9 	.word	0x080156e9
 8015644:	080156e9 	.word	0x080156e9
 8015648:	080156e9 	.word	0x080156e9
 801564c:	080156e9 	.word	0x080156e9
 8015650:	080156e9 	.word	0x080156e9
 8015654:	080156e9 	.word	0x080156e9
 8015658:	080156e9 	.word	0x080156e9
 801565c:	080156e9 	.word	0x080156e9
 8015660:	080156e9 	.word	0x080156e9
 8015664:	080156e9 	.word	0x080156e9
 8015668:	080156db 	.word	0x080156db
 801566c:	2b40      	cmp	r3, #64	; 0x40
 801566e:	d037      	beq.n	80156e0 <UART_SetConfig+0x6bc>
 8015670:	e03a      	b.n	80156e8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8015672:	f7fb fc17 	bl	8010ea4 <HAL_RCCEx_GetD3PCLK1Freq>
 8015676:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015678:	e03c      	b.n	80156f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801567a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801567e:	4618      	mov	r0, r3
 8015680:	f7fb fc26 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8015684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015686:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015688:	e034      	b.n	80156f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801568a:	f107 0318 	add.w	r3, r7, #24
 801568e:	4618      	mov	r0, r3
 8015690:	f7fb fd72 	bl	8011178 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8015694:	69fb      	ldr	r3, [r7, #28]
 8015696:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015698:	e02c      	b.n	80156f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801569a:	4b09      	ldr	r3, [pc, #36]	; (80156c0 <UART_SetConfig+0x69c>)
 801569c:	681b      	ldr	r3, [r3, #0]
 801569e:	f003 0320 	and.w	r3, r3, #32
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d016      	beq.n	80156d4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80156a6:	4b06      	ldr	r3, [pc, #24]	; (80156c0 <UART_SetConfig+0x69c>)
 80156a8:	681b      	ldr	r3, [r3, #0]
 80156aa:	08db      	lsrs	r3, r3, #3
 80156ac:	f003 0303 	and.w	r3, r3, #3
 80156b0:	4a07      	ldr	r2, [pc, #28]	; (80156d0 <UART_SetConfig+0x6ac>)
 80156b2:	fa22 f303 	lsr.w	r3, r2, r3
 80156b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80156b8:	e01c      	b.n	80156f4 <UART_SetConfig+0x6d0>
 80156ba:	bf00      	nop
 80156bc:	40011400 	.word	0x40011400
 80156c0:	58024400 	.word	0x58024400
 80156c4:	40007800 	.word	0x40007800
 80156c8:	40007c00 	.word	0x40007c00
 80156cc:	58000c00 	.word	0x58000c00
 80156d0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80156d4:	4b9d      	ldr	r3, [pc, #628]	; (801594c <UART_SetConfig+0x928>)
 80156d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80156d8:	e00c      	b.n	80156f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80156da:	4b9d      	ldr	r3, [pc, #628]	; (8015950 <UART_SetConfig+0x92c>)
 80156dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80156de:	e009      	b.n	80156f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80156e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80156e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80156e6:	e005      	b.n	80156f4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80156e8:	2300      	movs	r3, #0
 80156ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80156ec:	2301      	movs	r3, #1
 80156ee:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80156f2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80156f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80156f6:	2b00      	cmp	r3, #0
 80156f8:	f000 81de 	beq.w	8015ab8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80156fc:	697b      	ldr	r3, [r7, #20]
 80156fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015700:	4a94      	ldr	r2, [pc, #592]	; (8015954 <UART_SetConfig+0x930>)
 8015702:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015706:	461a      	mov	r2, r3
 8015708:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801570a:	fbb3 f3f2 	udiv	r3, r3, r2
 801570e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015710:	697b      	ldr	r3, [r7, #20]
 8015712:	685a      	ldr	r2, [r3, #4]
 8015714:	4613      	mov	r3, r2
 8015716:	005b      	lsls	r3, r3, #1
 8015718:	4413      	add	r3, r2
 801571a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801571c:	429a      	cmp	r2, r3
 801571e:	d305      	bcc.n	801572c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8015720:	697b      	ldr	r3, [r7, #20]
 8015722:	685b      	ldr	r3, [r3, #4]
 8015724:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015726:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015728:	429a      	cmp	r2, r3
 801572a:	d903      	bls.n	8015734 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 801572c:	2301      	movs	r3, #1
 801572e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8015732:	e1c1      	b.n	8015ab8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015734:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015736:	2200      	movs	r2, #0
 8015738:	60bb      	str	r3, [r7, #8]
 801573a:	60fa      	str	r2, [r7, #12]
 801573c:	697b      	ldr	r3, [r7, #20]
 801573e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015740:	4a84      	ldr	r2, [pc, #528]	; (8015954 <UART_SetConfig+0x930>)
 8015742:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015746:	b29b      	uxth	r3, r3
 8015748:	2200      	movs	r2, #0
 801574a:	603b      	str	r3, [r7, #0]
 801574c:	607a      	str	r2, [r7, #4]
 801574e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015752:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8015756:	f7ea fdc3 	bl	80002e0 <__aeabi_uldivmod>
 801575a:	4602      	mov	r2, r0
 801575c:	460b      	mov	r3, r1
 801575e:	4610      	mov	r0, r2
 8015760:	4619      	mov	r1, r3
 8015762:	f04f 0200 	mov.w	r2, #0
 8015766:	f04f 0300 	mov.w	r3, #0
 801576a:	020b      	lsls	r3, r1, #8
 801576c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8015770:	0202      	lsls	r2, r0, #8
 8015772:	6979      	ldr	r1, [r7, #20]
 8015774:	6849      	ldr	r1, [r1, #4]
 8015776:	0849      	lsrs	r1, r1, #1
 8015778:	2000      	movs	r0, #0
 801577a:	460c      	mov	r4, r1
 801577c:	4605      	mov	r5, r0
 801577e:	eb12 0804 	adds.w	r8, r2, r4
 8015782:	eb43 0905 	adc.w	r9, r3, r5
 8015786:	697b      	ldr	r3, [r7, #20]
 8015788:	685b      	ldr	r3, [r3, #4]
 801578a:	2200      	movs	r2, #0
 801578c:	469a      	mov	sl, r3
 801578e:	4693      	mov	fp, r2
 8015790:	4652      	mov	r2, sl
 8015792:	465b      	mov	r3, fp
 8015794:	4640      	mov	r0, r8
 8015796:	4649      	mov	r1, r9
 8015798:	f7ea fda2 	bl	80002e0 <__aeabi_uldivmod>
 801579c:	4602      	mov	r2, r0
 801579e:	460b      	mov	r3, r1
 80157a0:	4613      	mov	r3, r2
 80157a2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80157a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80157a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80157aa:	d308      	bcc.n	80157be <UART_SetConfig+0x79a>
 80157ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80157ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80157b2:	d204      	bcs.n	80157be <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80157b4:	697b      	ldr	r3, [r7, #20]
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80157ba:	60da      	str	r2, [r3, #12]
 80157bc:	e17c      	b.n	8015ab8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80157be:	2301      	movs	r3, #1
 80157c0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80157c4:	e178      	b.n	8015ab8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80157c6:	697b      	ldr	r3, [r7, #20]
 80157c8:	69db      	ldr	r3, [r3, #28]
 80157ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80157ce:	f040 80c5 	bne.w	801595c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80157d2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80157d6:	2b20      	cmp	r3, #32
 80157d8:	dc48      	bgt.n	801586c <UART_SetConfig+0x848>
 80157da:	2b00      	cmp	r3, #0
 80157dc:	db7b      	blt.n	80158d6 <UART_SetConfig+0x8b2>
 80157de:	2b20      	cmp	r3, #32
 80157e0:	d879      	bhi.n	80158d6 <UART_SetConfig+0x8b2>
 80157e2:	a201      	add	r2, pc, #4	; (adr r2, 80157e8 <UART_SetConfig+0x7c4>)
 80157e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80157e8:	08015873 	.word	0x08015873
 80157ec:	0801587b 	.word	0x0801587b
 80157f0:	080158d7 	.word	0x080158d7
 80157f4:	080158d7 	.word	0x080158d7
 80157f8:	08015883 	.word	0x08015883
 80157fc:	080158d7 	.word	0x080158d7
 8015800:	080158d7 	.word	0x080158d7
 8015804:	080158d7 	.word	0x080158d7
 8015808:	08015893 	.word	0x08015893
 801580c:	080158d7 	.word	0x080158d7
 8015810:	080158d7 	.word	0x080158d7
 8015814:	080158d7 	.word	0x080158d7
 8015818:	080158d7 	.word	0x080158d7
 801581c:	080158d7 	.word	0x080158d7
 8015820:	080158d7 	.word	0x080158d7
 8015824:	080158d7 	.word	0x080158d7
 8015828:	080158a3 	.word	0x080158a3
 801582c:	080158d7 	.word	0x080158d7
 8015830:	080158d7 	.word	0x080158d7
 8015834:	080158d7 	.word	0x080158d7
 8015838:	080158d7 	.word	0x080158d7
 801583c:	080158d7 	.word	0x080158d7
 8015840:	080158d7 	.word	0x080158d7
 8015844:	080158d7 	.word	0x080158d7
 8015848:	080158d7 	.word	0x080158d7
 801584c:	080158d7 	.word	0x080158d7
 8015850:	080158d7 	.word	0x080158d7
 8015854:	080158d7 	.word	0x080158d7
 8015858:	080158d7 	.word	0x080158d7
 801585c:	080158d7 	.word	0x080158d7
 8015860:	080158d7 	.word	0x080158d7
 8015864:	080158d7 	.word	0x080158d7
 8015868:	080158c9 	.word	0x080158c9
 801586c:	2b40      	cmp	r3, #64	; 0x40
 801586e:	d02e      	beq.n	80158ce <UART_SetConfig+0x8aa>
 8015870:	e031      	b.n	80158d6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015872:	f7f9 fb1f 	bl	800eeb4 <HAL_RCC_GetPCLK1Freq>
 8015876:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015878:	e033      	b.n	80158e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801587a:	f7f9 fb31 	bl	800eee0 <HAL_RCC_GetPCLK2Freq>
 801587e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015880:	e02f      	b.n	80158e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8015882:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015886:	4618      	mov	r0, r3
 8015888:	f7fb fb22 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801588c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801588e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015890:	e027      	b.n	80158e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8015892:	f107 0318 	add.w	r3, r7, #24
 8015896:	4618      	mov	r0, r3
 8015898:	f7fb fc6e 	bl	8011178 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801589c:	69fb      	ldr	r3, [r7, #28]
 801589e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80158a0:	e01f      	b.n	80158e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80158a2:	4b2d      	ldr	r3, [pc, #180]	; (8015958 <UART_SetConfig+0x934>)
 80158a4:	681b      	ldr	r3, [r3, #0]
 80158a6:	f003 0320 	and.w	r3, r3, #32
 80158aa:	2b00      	cmp	r3, #0
 80158ac:	d009      	beq.n	80158c2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80158ae:	4b2a      	ldr	r3, [pc, #168]	; (8015958 <UART_SetConfig+0x934>)
 80158b0:	681b      	ldr	r3, [r3, #0]
 80158b2:	08db      	lsrs	r3, r3, #3
 80158b4:	f003 0303 	and.w	r3, r3, #3
 80158b8:	4a24      	ldr	r2, [pc, #144]	; (801594c <UART_SetConfig+0x928>)
 80158ba:	fa22 f303 	lsr.w	r3, r2, r3
 80158be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80158c0:	e00f      	b.n	80158e2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80158c2:	4b22      	ldr	r3, [pc, #136]	; (801594c <UART_SetConfig+0x928>)
 80158c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80158c6:	e00c      	b.n	80158e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80158c8:	4b21      	ldr	r3, [pc, #132]	; (8015950 <UART_SetConfig+0x92c>)
 80158ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80158cc:	e009      	b.n	80158e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80158ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80158d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80158d4:	e005      	b.n	80158e2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80158d6:	2300      	movs	r3, #0
 80158d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80158da:	2301      	movs	r3, #1
 80158dc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80158e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80158e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80158e4:	2b00      	cmp	r3, #0
 80158e6:	f000 80e7 	beq.w	8015ab8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80158ea:	697b      	ldr	r3, [r7, #20]
 80158ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80158ee:	4a19      	ldr	r2, [pc, #100]	; (8015954 <UART_SetConfig+0x930>)
 80158f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80158f4:	461a      	mov	r2, r3
 80158f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80158f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80158fc:	005a      	lsls	r2, r3, #1
 80158fe:	697b      	ldr	r3, [r7, #20]
 8015900:	685b      	ldr	r3, [r3, #4]
 8015902:	085b      	lsrs	r3, r3, #1
 8015904:	441a      	add	r2, r3
 8015906:	697b      	ldr	r3, [r7, #20]
 8015908:	685b      	ldr	r3, [r3, #4]
 801590a:	fbb2 f3f3 	udiv	r3, r2, r3
 801590e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015912:	2b0f      	cmp	r3, #15
 8015914:	d916      	bls.n	8015944 <UART_SetConfig+0x920>
 8015916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015918:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801591c:	d212      	bcs.n	8015944 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801591e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015920:	b29b      	uxth	r3, r3
 8015922:	f023 030f 	bic.w	r3, r3, #15
 8015926:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8015928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801592a:	085b      	lsrs	r3, r3, #1
 801592c:	b29b      	uxth	r3, r3
 801592e:	f003 0307 	and.w	r3, r3, #7
 8015932:	b29a      	uxth	r2, r3
 8015934:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8015936:	4313      	orrs	r3, r2
 8015938:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 801593a:	697b      	ldr	r3, [r7, #20]
 801593c:	681b      	ldr	r3, [r3, #0]
 801593e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8015940:	60da      	str	r2, [r3, #12]
 8015942:	e0b9      	b.n	8015ab8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8015944:	2301      	movs	r3, #1
 8015946:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 801594a:	e0b5      	b.n	8015ab8 <UART_SetConfig+0xa94>
 801594c:	03d09000 	.word	0x03d09000
 8015950:	003d0900 	.word	0x003d0900
 8015954:	0801b4cc 	.word	0x0801b4cc
 8015958:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 801595c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8015960:	2b20      	cmp	r3, #32
 8015962:	dc49      	bgt.n	80159f8 <UART_SetConfig+0x9d4>
 8015964:	2b00      	cmp	r3, #0
 8015966:	db7c      	blt.n	8015a62 <UART_SetConfig+0xa3e>
 8015968:	2b20      	cmp	r3, #32
 801596a:	d87a      	bhi.n	8015a62 <UART_SetConfig+0xa3e>
 801596c:	a201      	add	r2, pc, #4	; (adr r2, 8015974 <UART_SetConfig+0x950>)
 801596e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015972:	bf00      	nop
 8015974:	080159ff 	.word	0x080159ff
 8015978:	08015a07 	.word	0x08015a07
 801597c:	08015a63 	.word	0x08015a63
 8015980:	08015a63 	.word	0x08015a63
 8015984:	08015a0f 	.word	0x08015a0f
 8015988:	08015a63 	.word	0x08015a63
 801598c:	08015a63 	.word	0x08015a63
 8015990:	08015a63 	.word	0x08015a63
 8015994:	08015a1f 	.word	0x08015a1f
 8015998:	08015a63 	.word	0x08015a63
 801599c:	08015a63 	.word	0x08015a63
 80159a0:	08015a63 	.word	0x08015a63
 80159a4:	08015a63 	.word	0x08015a63
 80159a8:	08015a63 	.word	0x08015a63
 80159ac:	08015a63 	.word	0x08015a63
 80159b0:	08015a63 	.word	0x08015a63
 80159b4:	08015a2f 	.word	0x08015a2f
 80159b8:	08015a63 	.word	0x08015a63
 80159bc:	08015a63 	.word	0x08015a63
 80159c0:	08015a63 	.word	0x08015a63
 80159c4:	08015a63 	.word	0x08015a63
 80159c8:	08015a63 	.word	0x08015a63
 80159cc:	08015a63 	.word	0x08015a63
 80159d0:	08015a63 	.word	0x08015a63
 80159d4:	08015a63 	.word	0x08015a63
 80159d8:	08015a63 	.word	0x08015a63
 80159dc:	08015a63 	.word	0x08015a63
 80159e0:	08015a63 	.word	0x08015a63
 80159e4:	08015a63 	.word	0x08015a63
 80159e8:	08015a63 	.word	0x08015a63
 80159ec:	08015a63 	.word	0x08015a63
 80159f0:	08015a63 	.word	0x08015a63
 80159f4:	08015a55 	.word	0x08015a55
 80159f8:	2b40      	cmp	r3, #64	; 0x40
 80159fa:	d02e      	beq.n	8015a5a <UART_SetConfig+0xa36>
 80159fc:	e031      	b.n	8015a62 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80159fe:	f7f9 fa59 	bl	800eeb4 <HAL_RCC_GetPCLK1Freq>
 8015a02:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015a04:	e033      	b.n	8015a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015a06:	f7f9 fa6b 	bl	800eee0 <HAL_RCC_GetPCLK2Freq>
 8015a0a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015a0c:	e02f      	b.n	8015a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8015a0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015a12:	4618      	mov	r0, r3
 8015a14:	f7fb fa5c 	bl	8010ed0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8015a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015a1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015a1c:	e027      	b.n	8015a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8015a1e:	f107 0318 	add.w	r3, r7, #24
 8015a22:	4618      	mov	r0, r3
 8015a24:	f7fb fba8 	bl	8011178 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8015a28:	69fb      	ldr	r3, [r7, #28]
 8015a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015a2c:	e01f      	b.n	8015a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8015a2e:	4b2d      	ldr	r3, [pc, #180]	; (8015ae4 <UART_SetConfig+0xac0>)
 8015a30:	681b      	ldr	r3, [r3, #0]
 8015a32:	f003 0320 	and.w	r3, r3, #32
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d009      	beq.n	8015a4e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8015a3a:	4b2a      	ldr	r3, [pc, #168]	; (8015ae4 <UART_SetConfig+0xac0>)
 8015a3c:	681b      	ldr	r3, [r3, #0]
 8015a3e:	08db      	lsrs	r3, r3, #3
 8015a40:	f003 0303 	and.w	r3, r3, #3
 8015a44:	4a28      	ldr	r2, [pc, #160]	; (8015ae8 <UART_SetConfig+0xac4>)
 8015a46:	fa22 f303 	lsr.w	r3, r2, r3
 8015a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8015a4c:	e00f      	b.n	8015a6e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8015a4e:	4b26      	ldr	r3, [pc, #152]	; (8015ae8 <UART_SetConfig+0xac4>)
 8015a50:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015a52:	e00c      	b.n	8015a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8015a54:	4b25      	ldr	r3, [pc, #148]	; (8015aec <UART_SetConfig+0xac8>)
 8015a56:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015a58:	e009      	b.n	8015a6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015a5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015a60:	e005      	b.n	8015a6e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8015a62:	2300      	movs	r3, #0
 8015a64:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8015a66:	2301      	movs	r3, #1
 8015a68:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8015a6c:	bf00      	nop
    }

    if (pclk != 0U)
 8015a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015a70:	2b00      	cmp	r3, #0
 8015a72:	d021      	beq.n	8015ab8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015a74:	697b      	ldr	r3, [r7, #20]
 8015a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a78:	4a1d      	ldr	r2, [pc, #116]	; (8015af0 <UART_SetConfig+0xacc>)
 8015a7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015a7e:	461a      	mov	r2, r3
 8015a80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015a82:	fbb3 f2f2 	udiv	r2, r3, r2
 8015a86:	697b      	ldr	r3, [r7, #20]
 8015a88:	685b      	ldr	r3, [r3, #4]
 8015a8a:	085b      	lsrs	r3, r3, #1
 8015a8c:	441a      	add	r2, r3
 8015a8e:	697b      	ldr	r3, [r7, #20]
 8015a90:	685b      	ldr	r3, [r3, #4]
 8015a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8015a96:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015a9a:	2b0f      	cmp	r3, #15
 8015a9c:	d909      	bls.n	8015ab2 <UART_SetConfig+0xa8e>
 8015a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015aa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015aa4:	d205      	bcs.n	8015ab2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8015aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015aa8:	b29a      	uxth	r2, r3
 8015aaa:	697b      	ldr	r3, [r7, #20]
 8015aac:	681b      	ldr	r3, [r3, #0]
 8015aae:	60da      	str	r2, [r3, #12]
 8015ab0:	e002      	b.n	8015ab8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8015ab2:	2301      	movs	r3, #1
 8015ab4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8015ab8:	697b      	ldr	r3, [r7, #20]
 8015aba:	2201      	movs	r2, #1
 8015abc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8015ac0:	697b      	ldr	r3, [r7, #20]
 8015ac2:	2201      	movs	r2, #1
 8015ac4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8015ac8:	697b      	ldr	r3, [r7, #20]
 8015aca:	2200      	movs	r2, #0
 8015acc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8015ace:	697b      	ldr	r3, [r7, #20]
 8015ad0:	2200      	movs	r2, #0
 8015ad2:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8015ad4:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8015ad8:	4618      	mov	r0, r3
 8015ada:	3748      	adds	r7, #72	; 0x48
 8015adc:	46bd      	mov	sp, r7
 8015ade:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8015ae2:	bf00      	nop
 8015ae4:	58024400 	.word	0x58024400
 8015ae8:	03d09000 	.word	0x03d09000
 8015aec:	003d0900 	.word	0x003d0900
 8015af0:	0801b4cc 	.word	0x0801b4cc

08015af4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8015af4:	b480      	push	{r7}
 8015af6:	b083      	sub	sp, #12
 8015af8:	af00      	add	r7, sp, #0
 8015afa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015b00:	f003 0308 	and.w	r3, r3, #8
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	d00a      	beq.n	8015b1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8015b08:	687b      	ldr	r3, [r7, #4]
 8015b0a:	681b      	ldr	r3, [r3, #0]
 8015b0c:	685b      	ldr	r3, [r3, #4]
 8015b0e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8015b12:	687b      	ldr	r3, [r7, #4]
 8015b14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015b16:	687b      	ldr	r3, [r7, #4]
 8015b18:	681b      	ldr	r3, [r3, #0]
 8015b1a:	430a      	orrs	r2, r1
 8015b1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015b22:	f003 0301 	and.w	r3, r3, #1
 8015b26:	2b00      	cmp	r3, #0
 8015b28:	d00a      	beq.n	8015b40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8015b2a:	687b      	ldr	r3, [r7, #4]
 8015b2c:	681b      	ldr	r3, [r3, #0]
 8015b2e:	685b      	ldr	r3, [r3, #4]
 8015b30:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015b38:	687b      	ldr	r3, [r7, #4]
 8015b3a:	681b      	ldr	r3, [r3, #0]
 8015b3c:	430a      	orrs	r2, r1
 8015b3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8015b40:	687b      	ldr	r3, [r7, #4]
 8015b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015b44:	f003 0302 	and.w	r3, r3, #2
 8015b48:	2b00      	cmp	r3, #0
 8015b4a:	d00a      	beq.n	8015b62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8015b4c:	687b      	ldr	r3, [r7, #4]
 8015b4e:	681b      	ldr	r3, [r3, #0]
 8015b50:	685b      	ldr	r3, [r3, #4]
 8015b52:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8015b56:	687b      	ldr	r3, [r7, #4]
 8015b58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	681b      	ldr	r3, [r3, #0]
 8015b5e:	430a      	orrs	r2, r1
 8015b60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8015b62:	687b      	ldr	r3, [r7, #4]
 8015b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015b66:	f003 0304 	and.w	r3, r3, #4
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	d00a      	beq.n	8015b84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	681b      	ldr	r3, [r3, #0]
 8015b72:	685b      	ldr	r3, [r3, #4]
 8015b74:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8015b78:	687b      	ldr	r3, [r7, #4]
 8015b7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	681b      	ldr	r3, [r3, #0]
 8015b80:	430a      	orrs	r2, r1
 8015b82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8015b84:	687b      	ldr	r3, [r7, #4]
 8015b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015b88:	f003 0310 	and.w	r3, r3, #16
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	d00a      	beq.n	8015ba6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8015b90:	687b      	ldr	r3, [r7, #4]
 8015b92:	681b      	ldr	r3, [r3, #0]
 8015b94:	689b      	ldr	r3, [r3, #8]
 8015b96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8015b9a:	687b      	ldr	r3, [r7, #4]
 8015b9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	681b      	ldr	r3, [r3, #0]
 8015ba2:	430a      	orrs	r2, r1
 8015ba4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015baa:	f003 0320 	and.w	r3, r3, #32
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d00a      	beq.n	8015bc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	681b      	ldr	r3, [r3, #0]
 8015bb6:	689b      	ldr	r3, [r3, #8]
 8015bb8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	681b      	ldr	r3, [r3, #0]
 8015bc4:	430a      	orrs	r2, r1
 8015bc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8015bc8:	687b      	ldr	r3, [r7, #4]
 8015bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	d01a      	beq.n	8015c0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	681b      	ldr	r3, [r3, #0]
 8015bd8:	685b      	ldr	r3, [r3, #4]
 8015bda:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	681b      	ldr	r3, [r3, #0]
 8015be6:	430a      	orrs	r2, r1
 8015be8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015bee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015bf2:	d10a      	bne.n	8015c0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8015bf4:	687b      	ldr	r3, [r7, #4]
 8015bf6:	681b      	ldr	r3, [r3, #0]
 8015bf8:	685b      	ldr	r3, [r3, #4]
 8015bfa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8015bfe:	687b      	ldr	r3, [r7, #4]
 8015c00:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	681b      	ldr	r3, [r3, #0]
 8015c06:	430a      	orrs	r2, r1
 8015c08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8015c0a:	687b      	ldr	r3, [r7, #4]
 8015c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015c12:	2b00      	cmp	r3, #0
 8015c14:	d00a      	beq.n	8015c2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8015c16:	687b      	ldr	r3, [r7, #4]
 8015c18:	681b      	ldr	r3, [r3, #0]
 8015c1a:	685b      	ldr	r3, [r3, #4]
 8015c1c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8015c24:	687b      	ldr	r3, [r7, #4]
 8015c26:	681b      	ldr	r3, [r3, #0]
 8015c28:	430a      	orrs	r2, r1
 8015c2a:	605a      	str	r2, [r3, #4]
  }
}
 8015c2c:	bf00      	nop
 8015c2e:	370c      	adds	r7, #12
 8015c30:	46bd      	mov	sp, r7
 8015c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c36:	4770      	bx	lr

08015c38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8015c38:	b580      	push	{r7, lr}
 8015c3a:	b098      	sub	sp, #96	; 0x60
 8015c3c:	af02      	add	r7, sp, #8
 8015c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	2200      	movs	r2, #0
 8015c44:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8015c48:	f7f0 f956 	bl	8005ef8 <HAL_GetTick>
 8015c4c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	681b      	ldr	r3, [r3, #0]
 8015c52:	681b      	ldr	r3, [r3, #0]
 8015c54:	f003 0308 	and.w	r3, r3, #8
 8015c58:	2b08      	cmp	r3, #8
 8015c5a:	d12f      	bne.n	8015cbc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015c5c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8015c60:	9300      	str	r3, [sp, #0]
 8015c62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015c64:	2200      	movs	r2, #0
 8015c66:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8015c6a:	6878      	ldr	r0, [r7, #4]
 8015c6c:	f000 f88e 	bl	8015d8c <UART_WaitOnFlagUntilTimeout>
 8015c70:	4603      	mov	r3, r0
 8015c72:	2b00      	cmp	r3, #0
 8015c74:	d022      	beq.n	8015cbc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	681b      	ldr	r3, [r3, #0]
 8015c7a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015c7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015c7e:	e853 3f00 	ldrex	r3, [r3]
 8015c82:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8015c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015c86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8015c8a:	653b      	str	r3, [r7, #80]	; 0x50
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	681b      	ldr	r3, [r3, #0]
 8015c90:	461a      	mov	r2, r3
 8015c92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015c94:	647b      	str	r3, [r7, #68]	; 0x44
 8015c96:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015c98:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8015c9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8015c9c:	e841 2300 	strex	r3, r2, [r1]
 8015ca0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8015ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015ca4:	2b00      	cmp	r3, #0
 8015ca6:	d1e6      	bne.n	8015c76 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8015ca8:	687b      	ldr	r3, [r7, #4]
 8015caa:	2220      	movs	r2, #32
 8015cac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8015cb0:	687b      	ldr	r3, [r7, #4]
 8015cb2:	2200      	movs	r2, #0
 8015cb4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015cb8:	2303      	movs	r3, #3
 8015cba:	e063      	b.n	8015d84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	681b      	ldr	r3, [r3, #0]
 8015cc0:	681b      	ldr	r3, [r3, #0]
 8015cc2:	f003 0304 	and.w	r3, r3, #4
 8015cc6:	2b04      	cmp	r3, #4
 8015cc8:	d149      	bne.n	8015d5e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015cca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8015cce:	9300      	str	r3, [sp, #0]
 8015cd0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015cd2:	2200      	movs	r2, #0
 8015cd4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8015cd8:	6878      	ldr	r0, [r7, #4]
 8015cda:	f000 f857 	bl	8015d8c <UART_WaitOnFlagUntilTimeout>
 8015cde:	4603      	mov	r3, r0
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	d03c      	beq.n	8015d5e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015ce4:	687b      	ldr	r3, [r7, #4]
 8015ce6:	681b      	ldr	r3, [r3, #0]
 8015ce8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cec:	e853 3f00 	ldrex	r3, [r3]
 8015cf0:	623b      	str	r3, [r7, #32]
   return(result);
 8015cf2:	6a3b      	ldr	r3, [r7, #32]
 8015cf4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8015cf8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	681b      	ldr	r3, [r3, #0]
 8015cfe:	461a      	mov	r2, r3
 8015d00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015d02:	633b      	str	r3, [r7, #48]	; 0x30
 8015d04:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015d06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015d08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015d0a:	e841 2300 	strex	r3, r2, [r1]
 8015d0e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8015d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d1e6      	bne.n	8015ce4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	681b      	ldr	r3, [r3, #0]
 8015d1a:	3308      	adds	r3, #8
 8015d1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015d1e:	693b      	ldr	r3, [r7, #16]
 8015d20:	e853 3f00 	ldrex	r3, [r3]
 8015d24:	60fb      	str	r3, [r7, #12]
   return(result);
 8015d26:	68fb      	ldr	r3, [r7, #12]
 8015d28:	f023 0301 	bic.w	r3, r3, #1
 8015d2c:	64bb      	str	r3, [r7, #72]	; 0x48
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	681b      	ldr	r3, [r3, #0]
 8015d32:	3308      	adds	r3, #8
 8015d34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8015d36:	61fa      	str	r2, [r7, #28]
 8015d38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015d3a:	69b9      	ldr	r1, [r7, #24]
 8015d3c:	69fa      	ldr	r2, [r7, #28]
 8015d3e:	e841 2300 	strex	r3, r2, [r1]
 8015d42:	617b      	str	r3, [r7, #20]
   return(result);
 8015d44:	697b      	ldr	r3, [r7, #20]
 8015d46:	2b00      	cmp	r3, #0
 8015d48:	d1e5      	bne.n	8015d16 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8015d4a:	687b      	ldr	r3, [r7, #4]
 8015d4c:	2220      	movs	r2, #32
 8015d4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	2200      	movs	r2, #0
 8015d56:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015d5a:	2303      	movs	r3, #3
 8015d5c:	e012      	b.n	8015d84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	2220      	movs	r2, #32
 8015d62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	2220      	movs	r2, #32
 8015d6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	2200      	movs	r2, #0
 8015d72:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	2200      	movs	r2, #0
 8015d78:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8015d7a:	687b      	ldr	r3, [r7, #4]
 8015d7c:	2200      	movs	r2, #0
 8015d7e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8015d82:	2300      	movs	r3, #0
}
 8015d84:	4618      	mov	r0, r3
 8015d86:	3758      	adds	r7, #88	; 0x58
 8015d88:	46bd      	mov	sp, r7
 8015d8a:	bd80      	pop	{r7, pc}

08015d8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8015d8c:	b580      	push	{r7, lr}
 8015d8e:	b084      	sub	sp, #16
 8015d90:	af00      	add	r7, sp, #0
 8015d92:	60f8      	str	r0, [r7, #12]
 8015d94:	60b9      	str	r1, [r7, #8]
 8015d96:	603b      	str	r3, [r7, #0]
 8015d98:	4613      	mov	r3, r2
 8015d9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015d9c:	e04f      	b.n	8015e3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8015d9e:	69bb      	ldr	r3, [r7, #24]
 8015da0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8015da4:	d04b      	beq.n	8015e3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8015da6:	f7f0 f8a7 	bl	8005ef8 <HAL_GetTick>
 8015daa:	4602      	mov	r2, r0
 8015dac:	683b      	ldr	r3, [r7, #0]
 8015dae:	1ad3      	subs	r3, r2, r3
 8015db0:	69ba      	ldr	r2, [r7, #24]
 8015db2:	429a      	cmp	r2, r3
 8015db4:	d302      	bcc.n	8015dbc <UART_WaitOnFlagUntilTimeout+0x30>
 8015db6:	69bb      	ldr	r3, [r7, #24]
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d101      	bne.n	8015dc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8015dbc:	2303      	movs	r3, #3
 8015dbe:	e04e      	b.n	8015e5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8015dc0:	68fb      	ldr	r3, [r7, #12]
 8015dc2:	681b      	ldr	r3, [r3, #0]
 8015dc4:	681b      	ldr	r3, [r3, #0]
 8015dc6:	f003 0304 	and.w	r3, r3, #4
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	d037      	beq.n	8015e3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8015dce:	68bb      	ldr	r3, [r7, #8]
 8015dd0:	2b80      	cmp	r3, #128	; 0x80
 8015dd2:	d034      	beq.n	8015e3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8015dd4:	68bb      	ldr	r3, [r7, #8]
 8015dd6:	2b40      	cmp	r3, #64	; 0x40
 8015dd8:	d031      	beq.n	8015e3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8015dda:	68fb      	ldr	r3, [r7, #12]
 8015ddc:	681b      	ldr	r3, [r3, #0]
 8015dde:	69db      	ldr	r3, [r3, #28]
 8015de0:	f003 0308 	and.w	r3, r3, #8
 8015de4:	2b08      	cmp	r3, #8
 8015de6:	d110      	bne.n	8015e0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8015de8:	68fb      	ldr	r3, [r7, #12]
 8015dea:	681b      	ldr	r3, [r3, #0]
 8015dec:	2208      	movs	r2, #8
 8015dee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8015df0:	68f8      	ldr	r0, [r7, #12]
 8015df2:	f000 f95b 	bl	80160ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8015df6:	68fb      	ldr	r3, [r7, #12]
 8015df8:	2208      	movs	r2, #8
 8015dfa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8015dfe:	68fb      	ldr	r3, [r7, #12]
 8015e00:	2200      	movs	r2, #0
 8015e02:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8015e06:	2301      	movs	r3, #1
 8015e08:	e029      	b.n	8015e5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8015e0a:	68fb      	ldr	r3, [r7, #12]
 8015e0c:	681b      	ldr	r3, [r3, #0]
 8015e0e:	69db      	ldr	r3, [r3, #28]
 8015e10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015e14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015e18:	d111      	bne.n	8015e3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8015e1a:	68fb      	ldr	r3, [r7, #12]
 8015e1c:	681b      	ldr	r3, [r3, #0]
 8015e1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015e22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8015e24:	68f8      	ldr	r0, [r7, #12]
 8015e26:	f000 f941 	bl	80160ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8015e2a:	68fb      	ldr	r3, [r7, #12]
 8015e2c:	2220      	movs	r2, #32
 8015e2e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8015e32:	68fb      	ldr	r3, [r7, #12]
 8015e34:	2200      	movs	r2, #0
 8015e36:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8015e3a:	2303      	movs	r3, #3
 8015e3c:	e00f      	b.n	8015e5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015e3e:	68fb      	ldr	r3, [r7, #12]
 8015e40:	681b      	ldr	r3, [r3, #0]
 8015e42:	69da      	ldr	r2, [r3, #28]
 8015e44:	68bb      	ldr	r3, [r7, #8]
 8015e46:	4013      	ands	r3, r2
 8015e48:	68ba      	ldr	r2, [r7, #8]
 8015e4a:	429a      	cmp	r2, r3
 8015e4c:	bf0c      	ite	eq
 8015e4e:	2301      	moveq	r3, #1
 8015e50:	2300      	movne	r3, #0
 8015e52:	b2db      	uxtb	r3, r3
 8015e54:	461a      	mov	r2, r3
 8015e56:	79fb      	ldrb	r3, [r7, #7]
 8015e58:	429a      	cmp	r2, r3
 8015e5a:	d0a0      	beq.n	8015d9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8015e5c:	2300      	movs	r3, #0
}
 8015e5e:	4618      	mov	r0, r3
 8015e60:	3710      	adds	r7, #16
 8015e62:	46bd      	mov	sp, r7
 8015e64:	bd80      	pop	{r7, pc}
	...

08015e68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015e68:	b480      	push	{r7}
 8015e6a:	b0a3      	sub	sp, #140	; 0x8c
 8015e6c:	af00      	add	r7, sp, #0
 8015e6e:	60f8      	str	r0, [r7, #12]
 8015e70:	60b9      	str	r1, [r7, #8]
 8015e72:	4613      	mov	r3, r2
 8015e74:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8015e76:	68fb      	ldr	r3, [r7, #12]
 8015e78:	68ba      	ldr	r2, [r7, #8]
 8015e7a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8015e7c:	68fb      	ldr	r3, [r7, #12]
 8015e7e:	88fa      	ldrh	r2, [r7, #6]
 8015e80:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8015e84:	68fb      	ldr	r3, [r7, #12]
 8015e86:	88fa      	ldrh	r2, [r7, #6]
 8015e88:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8015e8c:	68fb      	ldr	r3, [r7, #12]
 8015e8e:	2200      	movs	r2, #0
 8015e90:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8015e92:	68fb      	ldr	r3, [r7, #12]
 8015e94:	689b      	ldr	r3, [r3, #8]
 8015e96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015e9a:	d10e      	bne.n	8015eba <UART_Start_Receive_IT+0x52>
 8015e9c:	68fb      	ldr	r3, [r7, #12]
 8015e9e:	691b      	ldr	r3, [r3, #16]
 8015ea0:	2b00      	cmp	r3, #0
 8015ea2:	d105      	bne.n	8015eb0 <UART_Start_Receive_IT+0x48>
 8015ea4:	68fb      	ldr	r3, [r7, #12]
 8015ea6:	f240 12ff 	movw	r2, #511	; 0x1ff
 8015eaa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015eae:	e02d      	b.n	8015f0c <UART_Start_Receive_IT+0xa4>
 8015eb0:	68fb      	ldr	r3, [r7, #12]
 8015eb2:	22ff      	movs	r2, #255	; 0xff
 8015eb4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015eb8:	e028      	b.n	8015f0c <UART_Start_Receive_IT+0xa4>
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	689b      	ldr	r3, [r3, #8]
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	d10d      	bne.n	8015ede <UART_Start_Receive_IT+0x76>
 8015ec2:	68fb      	ldr	r3, [r7, #12]
 8015ec4:	691b      	ldr	r3, [r3, #16]
 8015ec6:	2b00      	cmp	r3, #0
 8015ec8:	d104      	bne.n	8015ed4 <UART_Start_Receive_IT+0x6c>
 8015eca:	68fb      	ldr	r3, [r7, #12]
 8015ecc:	22ff      	movs	r2, #255	; 0xff
 8015ece:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015ed2:	e01b      	b.n	8015f0c <UART_Start_Receive_IT+0xa4>
 8015ed4:	68fb      	ldr	r3, [r7, #12]
 8015ed6:	227f      	movs	r2, #127	; 0x7f
 8015ed8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015edc:	e016      	b.n	8015f0c <UART_Start_Receive_IT+0xa4>
 8015ede:	68fb      	ldr	r3, [r7, #12]
 8015ee0:	689b      	ldr	r3, [r3, #8]
 8015ee2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8015ee6:	d10d      	bne.n	8015f04 <UART_Start_Receive_IT+0x9c>
 8015ee8:	68fb      	ldr	r3, [r7, #12]
 8015eea:	691b      	ldr	r3, [r3, #16]
 8015eec:	2b00      	cmp	r3, #0
 8015eee:	d104      	bne.n	8015efa <UART_Start_Receive_IT+0x92>
 8015ef0:	68fb      	ldr	r3, [r7, #12]
 8015ef2:	227f      	movs	r2, #127	; 0x7f
 8015ef4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015ef8:	e008      	b.n	8015f0c <UART_Start_Receive_IT+0xa4>
 8015efa:	68fb      	ldr	r3, [r7, #12]
 8015efc:	223f      	movs	r2, #63	; 0x3f
 8015efe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8015f02:	e003      	b.n	8015f0c <UART_Start_Receive_IT+0xa4>
 8015f04:	68fb      	ldr	r3, [r7, #12]
 8015f06:	2200      	movs	r2, #0
 8015f08:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015f0c:	68fb      	ldr	r3, [r7, #12]
 8015f0e:	2200      	movs	r2, #0
 8015f10:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8015f14:	68fb      	ldr	r3, [r7, #12]
 8015f16:	2222      	movs	r2, #34	; 0x22
 8015f18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015f1c:	68fb      	ldr	r3, [r7, #12]
 8015f1e:	681b      	ldr	r3, [r3, #0]
 8015f20:	3308      	adds	r3, #8
 8015f22:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f24:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8015f26:	e853 3f00 	ldrex	r3, [r3]
 8015f2a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8015f2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8015f2e:	f043 0301 	orr.w	r3, r3, #1
 8015f32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8015f36:	68fb      	ldr	r3, [r7, #12]
 8015f38:	681b      	ldr	r3, [r3, #0]
 8015f3a:	3308      	adds	r3, #8
 8015f3c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8015f40:	673a      	str	r2, [r7, #112]	; 0x70
 8015f42:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015f44:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8015f46:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8015f48:	e841 2300 	strex	r3, r2, [r1]
 8015f4c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8015f4e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8015f50:	2b00      	cmp	r3, #0
 8015f52:	d1e3      	bne.n	8015f1c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8015f54:	68fb      	ldr	r3, [r7, #12]
 8015f56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8015f58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8015f5c:	d14f      	bne.n	8015ffe <UART_Start_Receive_IT+0x196>
 8015f5e:	68fb      	ldr	r3, [r7, #12]
 8015f60:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8015f64:	88fa      	ldrh	r2, [r7, #6]
 8015f66:	429a      	cmp	r2, r3
 8015f68:	d349      	bcc.n	8015ffe <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015f6a:	68fb      	ldr	r3, [r7, #12]
 8015f6c:	689b      	ldr	r3, [r3, #8]
 8015f6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8015f72:	d107      	bne.n	8015f84 <UART_Start_Receive_IT+0x11c>
 8015f74:	68fb      	ldr	r3, [r7, #12]
 8015f76:	691b      	ldr	r3, [r3, #16]
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	d103      	bne.n	8015f84 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8015f7c:	68fb      	ldr	r3, [r7, #12]
 8015f7e:	4a47      	ldr	r2, [pc, #284]	; (801609c <UART_Start_Receive_IT+0x234>)
 8015f80:	675a      	str	r2, [r3, #116]	; 0x74
 8015f82:	e002      	b.n	8015f8a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8015f84:	68fb      	ldr	r3, [r7, #12]
 8015f86:	4a46      	ldr	r2, [pc, #280]	; (80160a0 <UART_Start_Receive_IT+0x238>)
 8015f88:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8015f8a:	68fb      	ldr	r3, [r7, #12]
 8015f8c:	691b      	ldr	r3, [r3, #16]
 8015f8e:	2b00      	cmp	r3, #0
 8015f90:	d01a      	beq.n	8015fc8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015f92:	68fb      	ldr	r3, [r7, #12]
 8015f94:	681b      	ldr	r3, [r3, #0]
 8015f96:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015f9a:	e853 3f00 	ldrex	r3, [r3]
 8015f9e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8015fa0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015fa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015fa6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8015faa:	68fb      	ldr	r3, [r7, #12]
 8015fac:	681b      	ldr	r3, [r3, #0]
 8015fae:	461a      	mov	r2, r3
 8015fb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8015fb4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8015fb6:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015fb8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8015fba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8015fbc:	e841 2300 	strex	r3, r2, [r1]
 8015fc0:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8015fc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	d1e4      	bne.n	8015f92 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015fc8:	68fb      	ldr	r3, [r7, #12]
 8015fca:	681b      	ldr	r3, [r3, #0]
 8015fcc:	3308      	adds	r3, #8
 8015fce:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015fd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015fd2:	e853 3f00 	ldrex	r3, [r3]
 8015fd6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8015fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015fda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8015fde:	67fb      	str	r3, [r7, #124]	; 0x7c
 8015fe0:	68fb      	ldr	r3, [r7, #12]
 8015fe2:	681b      	ldr	r3, [r3, #0]
 8015fe4:	3308      	adds	r3, #8
 8015fe6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8015fe8:	64ba      	str	r2, [r7, #72]	; 0x48
 8015fea:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015fec:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8015fee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8015ff0:	e841 2300 	strex	r3, r2, [r1]
 8015ff4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8015ff6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015ff8:	2b00      	cmp	r3, #0
 8015ffa:	d1e5      	bne.n	8015fc8 <UART_Start_Receive_IT+0x160>
 8015ffc:	e046      	b.n	801608c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8015ffe:	68fb      	ldr	r3, [r7, #12]
 8016000:	689b      	ldr	r3, [r3, #8]
 8016002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8016006:	d107      	bne.n	8016018 <UART_Start_Receive_IT+0x1b0>
 8016008:	68fb      	ldr	r3, [r7, #12]
 801600a:	691b      	ldr	r3, [r3, #16]
 801600c:	2b00      	cmp	r3, #0
 801600e:	d103      	bne.n	8016018 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8016010:	68fb      	ldr	r3, [r7, #12]
 8016012:	4a24      	ldr	r2, [pc, #144]	; (80160a4 <UART_Start_Receive_IT+0x23c>)
 8016014:	675a      	str	r2, [r3, #116]	; 0x74
 8016016:	e002      	b.n	801601e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8016018:	68fb      	ldr	r3, [r7, #12]
 801601a:	4a23      	ldr	r2, [pc, #140]	; (80160a8 <UART_Start_Receive_IT+0x240>)
 801601c:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801601e:	68fb      	ldr	r3, [r7, #12]
 8016020:	691b      	ldr	r3, [r3, #16]
 8016022:	2b00      	cmp	r3, #0
 8016024:	d019      	beq.n	801605a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8016026:	68fb      	ldr	r3, [r7, #12]
 8016028:	681b      	ldr	r3, [r3, #0]
 801602a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801602c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801602e:	e853 3f00 	ldrex	r3, [r3]
 8016032:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016036:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 801603a:	677b      	str	r3, [r7, #116]	; 0x74
 801603c:	68fb      	ldr	r3, [r7, #12]
 801603e:	681b      	ldr	r3, [r3, #0]
 8016040:	461a      	mov	r2, r3
 8016042:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8016044:	637b      	str	r3, [r7, #52]	; 0x34
 8016046:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016048:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801604a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801604c:	e841 2300 	strex	r3, r2, [r1]
 8016050:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8016052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016054:	2b00      	cmp	r3, #0
 8016056:	d1e6      	bne.n	8016026 <UART_Start_Receive_IT+0x1be>
 8016058:	e018      	b.n	801608c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801605a:	68fb      	ldr	r3, [r7, #12]
 801605c:	681b      	ldr	r3, [r3, #0]
 801605e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016060:	697b      	ldr	r3, [r7, #20]
 8016062:	e853 3f00 	ldrex	r3, [r3]
 8016066:	613b      	str	r3, [r7, #16]
   return(result);
 8016068:	693b      	ldr	r3, [r7, #16]
 801606a:	f043 0320 	orr.w	r3, r3, #32
 801606e:	67bb      	str	r3, [r7, #120]	; 0x78
 8016070:	68fb      	ldr	r3, [r7, #12]
 8016072:	681b      	ldr	r3, [r3, #0]
 8016074:	461a      	mov	r2, r3
 8016076:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8016078:	623b      	str	r3, [r7, #32]
 801607a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801607c:	69f9      	ldr	r1, [r7, #28]
 801607e:	6a3a      	ldr	r2, [r7, #32]
 8016080:	e841 2300 	strex	r3, r2, [r1]
 8016084:	61bb      	str	r3, [r7, #24]
   return(result);
 8016086:	69bb      	ldr	r3, [r7, #24]
 8016088:	2b00      	cmp	r3, #0
 801608a:	d1e6      	bne.n	801605a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 801608c:	2300      	movs	r3, #0
}
 801608e:	4618      	mov	r0, r3
 8016090:	378c      	adds	r7, #140	; 0x8c
 8016092:	46bd      	mov	sp, r7
 8016094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016098:	4770      	bx	lr
 801609a:	bf00      	nop
 801609c:	080168cd 	.word	0x080168cd
 80160a0:	0801656d 	.word	0x0801656d
 80160a4:	080163b5 	.word	0x080163b5
 80160a8:	080161fd 	.word	0x080161fd

080160ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80160ac:	b480      	push	{r7}
 80160ae:	b095      	sub	sp, #84	; 0x54
 80160b0:	af00      	add	r7, sp, #0
 80160b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	681b      	ldr	r3, [r3, #0]
 80160b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80160ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80160bc:	e853 3f00 	ldrex	r3, [r3]
 80160c0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80160c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80160c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80160c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80160ca:	687b      	ldr	r3, [r7, #4]
 80160cc:	681b      	ldr	r3, [r3, #0]
 80160ce:	461a      	mov	r2, r3
 80160d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80160d2:	643b      	str	r3, [r7, #64]	; 0x40
 80160d4:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80160d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80160d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80160da:	e841 2300 	strex	r3, r2, [r1]
 80160de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80160e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	d1e6      	bne.n	80160b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80160e6:	687b      	ldr	r3, [r7, #4]
 80160e8:	681b      	ldr	r3, [r3, #0]
 80160ea:	3308      	adds	r3, #8
 80160ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80160ee:	6a3b      	ldr	r3, [r7, #32]
 80160f0:	e853 3f00 	ldrex	r3, [r3]
 80160f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80160f6:	69fa      	ldr	r2, [r7, #28]
 80160f8:	4b1e      	ldr	r3, [pc, #120]	; (8016174 <UART_EndRxTransfer+0xc8>)
 80160fa:	4013      	ands	r3, r2
 80160fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	681b      	ldr	r3, [r3, #0]
 8016102:	3308      	adds	r3, #8
 8016104:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8016106:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016108:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801610a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801610c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801610e:	e841 2300 	strex	r3, r2, [r1]
 8016112:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016116:	2b00      	cmp	r3, #0
 8016118:	d1e5      	bne.n	80160e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801611a:	687b      	ldr	r3, [r7, #4]
 801611c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801611e:	2b01      	cmp	r3, #1
 8016120:	d118      	bne.n	8016154 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016122:	687b      	ldr	r3, [r7, #4]
 8016124:	681b      	ldr	r3, [r3, #0]
 8016126:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016128:	68fb      	ldr	r3, [r7, #12]
 801612a:	e853 3f00 	ldrex	r3, [r3]
 801612e:	60bb      	str	r3, [r7, #8]
   return(result);
 8016130:	68bb      	ldr	r3, [r7, #8]
 8016132:	f023 0310 	bic.w	r3, r3, #16
 8016136:	647b      	str	r3, [r7, #68]	; 0x44
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	681b      	ldr	r3, [r3, #0]
 801613c:	461a      	mov	r2, r3
 801613e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016140:	61bb      	str	r3, [r7, #24]
 8016142:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016144:	6979      	ldr	r1, [r7, #20]
 8016146:	69ba      	ldr	r2, [r7, #24]
 8016148:	e841 2300 	strex	r3, r2, [r1]
 801614c:	613b      	str	r3, [r7, #16]
   return(result);
 801614e:	693b      	ldr	r3, [r7, #16]
 8016150:	2b00      	cmp	r3, #0
 8016152:	d1e6      	bne.n	8016122 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8016154:	687b      	ldr	r3, [r7, #4]
 8016156:	2220      	movs	r2, #32
 8016158:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801615c:	687b      	ldr	r3, [r7, #4]
 801615e:	2200      	movs	r2, #0
 8016160:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8016162:	687b      	ldr	r3, [r7, #4]
 8016164:	2200      	movs	r2, #0
 8016166:	675a      	str	r2, [r3, #116]	; 0x74
}
 8016168:	bf00      	nop
 801616a:	3754      	adds	r7, #84	; 0x54
 801616c:	46bd      	mov	sp, r7
 801616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016172:	4770      	bx	lr
 8016174:	effffffe 	.word	0xeffffffe

08016178 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8016178:	b580      	push	{r7, lr}
 801617a:	b084      	sub	sp, #16
 801617c:	af00      	add	r7, sp, #0
 801617e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016184:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8016186:	68fb      	ldr	r3, [r7, #12]
 8016188:	2200      	movs	r2, #0
 801618a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 801618e:	68fb      	ldr	r3, [r7, #12]
 8016190:	2200      	movs	r2, #0
 8016192:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8016196:	68f8      	ldr	r0, [r7, #12]
 8016198:	f7fe ff2e 	bl	8014ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801619c:	bf00      	nop
 801619e:	3710      	adds	r7, #16
 80161a0:	46bd      	mov	sp, r7
 80161a2:	bd80      	pop	{r7, pc}

080161a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80161a4:	b580      	push	{r7, lr}
 80161a6:	b088      	sub	sp, #32
 80161a8:	af00      	add	r7, sp, #0
 80161aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80161ac:	687b      	ldr	r3, [r7, #4]
 80161ae:	681b      	ldr	r3, [r3, #0]
 80161b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80161b2:	68fb      	ldr	r3, [r7, #12]
 80161b4:	e853 3f00 	ldrex	r3, [r3]
 80161b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80161ba:	68bb      	ldr	r3, [r7, #8]
 80161bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80161c0:	61fb      	str	r3, [r7, #28]
 80161c2:	687b      	ldr	r3, [r7, #4]
 80161c4:	681b      	ldr	r3, [r3, #0]
 80161c6:	461a      	mov	r2, r3
 80161c8:	69fb      	ldr	r3, [r7, #28]
 80161ca:	61bb      	str	r3, [r7, #24]
 80161cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80161ce:	6979      	ldr	r1, [r7, #20]
 80161d0:	69ba      	ldr	r2, [r7, #24]
 80161d2:	e841 2300 	strex	r3, r2, [r1]
 80161d6:	613b      	str	r3, [r7, #16]
   return(result);
 80161d8:	693b      	ldr	r3, [r7, #16]
 80161da:	2b00      	cmp	r3, #0
 80161dc:	d1e6      	bne.n	80161ac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80161de:	687b      	ldr	r3, [r7, #4]
 80161e0:	2220      	movs	r2, #32
 80161e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80161e6:	687b      	ldr	r3, [r7, #4]
 80161e8:	2200      	movs	r2, #0
 80161ea:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80161ec:	6878      	ldr	r0, [r7, #4]
 80161ee:	f7fe fef9 	bl	8014fe4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80161f2:	bf00      	nop
 80161f4:	3720      	adds	r7, #32
 80161f6:	46bd      	mov	sp, r7
 80161f8:	bd80      	pop	{r7, pc}
	...

080161fc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80161fc:	b580      	push	{r7, lr}
 80161fe:	b09c      	sub	sp, #112	; 0x70
 8016200:	af00      	add	r7, sp, #0
 8016202:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801620a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801620e:	687b      	ldr	r3, [r7, #4]
 8016210:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016214:	2b22      	cmp	r3, #34	; 0x22
 8016216:	f040 80be 	bne.w	8016396 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801621a:	687b      	ldr	r3, [r7, #4]
 801621c:	681b      	ldr	r3, [r3, #0]
 801621e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016220:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8016224:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8016228:	b2d9      	uxtb	r1, r3
 801622a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 801622e:	b2da      	uxtb	r2, r3
 8016230:	687b      	ldr	r3, [r7, #4]
 8016232:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016234:	400a      	ands	r2, r1
 8016236:	b2d2      	uxtb	r2, r2
 8016238:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801623a:	687b      	ldr	r3, [r7, #4]
 801623c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801623e:	1c5a      	adds	r2, r3, #1
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8016244:	687b      	ldr	r3, [r7, #4]
 8016246:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801624a:	b29b      	uxth	r3, r3
 801624c:	3b01      	subs	r3, #1
 801624e:	b29a      	uxth	r2, r3
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801625c:	b29b      	uxth	r3, r3
 801625e:	2b00      	cmp	r3, #0
 8016260:	f040 80a1 	bne.w	80163a6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8016264:	687b      	ldr	r3, [r7, #4]
 8016266:	681b      	ldr	r3, [r3, #0]
 8016268:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801626a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801626c:	e853 3f00 	ldrex	r3, [r3]
 8016270:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8016272:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016274:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016278:	66bb      	str	r3, [r7, #104]	; 0x68
 801627a:	687b      	ldr	r3, [r7, #4]
 801627c:	681b      	ldr	r3, [r3, #0]
 801627e:	461a      	mov	r2, r3
 8016280:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8016282:	65bb      	str	r3, [r7, #88]	; 0x58
 8016284:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016286:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8016288:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801628a:	e841 2300 	strex	r3, r2, [r1]
 801628e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8016290:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016292:	2b00      	cmp	r3, #0
 8016294:	d1e6      	bne.n	8016264 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	681b      	ldr	r3, [r3, #0]
 801629a:	3308      	adds	r3, #8
 801629c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801629e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80162a0:	e853 3f00 	ldrex	r3, [r3]
 80162a4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80162a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80162a8:	f023 0301 	bic.w	r3, r3, #1
 80162ac:	667b      	str	r3, [r7, #100]	; 0x64
 80162ae:	687b      	ldr	r3, [r7, #4]
 80162b0:	681b      	ldr	r3, [r3, #0]
 80162b2:	3308      	adds	r3, #8
 80162b4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80162b6:	647a      	str	r2, [r7, #68]	; 0x44
 80162b8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80162ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80162bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80162be:	e841 2300 	strex	r3, r2, [r1]
 80162c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80162c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80162c6:	2b00      	cmp	r3, #0
 80162c8:	d1e5      	bne.n	8016296 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	2220      	movs	r2, #32
 80162ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	2200      	movs	r2, #0
 80162d6:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	2200      	movs	r2, #0
 80162dc:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	681b      	ldr	r3, [r3, #0]
 80162e2:	4a33      	ldr	r2, [pc, #204]	; (80163b0 <UART_RxISR_8BIT+0x1b4>)
 80162e4:	4293      	cmp	r3, r2
 80162e6:	d01f      	beq.n	8016328 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80162e8:	687b      	ldr	r3, [r7, #4]
 80162ea:	681b      	ldr	r3, [r3, #0]
 80162ec:	685b      	ldr	r3, [r3, #4]
 80162ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80162f2:	2b00      	cmp	r3, #0
 80162f4:	d018      	beq.n	8016328 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80162f6:	687b      	ldr	r3, [r7, #4]
 80162f8:	681b      	ldr	r3, [r3, #0]
 80162fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80162fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80162fe:	e853 3f00 	ldrex	r3, [r3]
 8016302:	623b      	str	r3, [r7, #32]
   return(result);
 8016304:	6a3b      	ldr	r3, [r7, #32]
 8016306:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 801630a:	663b      	str	r3, [r7, #96]	; 0x60
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	681b      	ldr	r3, [r3, #0]
 8016310:	461a      	mov	r2, r3
 8016312:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016314:	633b      	str	r3, [r7, #48]	; 0x30
 8016316:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016318:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801631a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801631c:	e841 2300 	strex	r3, r2, [r1]
 8016320:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8016322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016324:	2b00      	cmp	r3, #0
 8016326:	d1e6      	bne.n	80162f6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801632c:	2b01      	cmp	r3, #1
 801632e:	d12e      	bne.n	801638e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016330:	687b      	ldr	r3, [r7, #4]
 8016332:	2200      	movs	r2, #0
 8016334:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	681b      	ldr	r3, [r3, #0]
 801633a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801633c:	693b      	ldr	r3, [r7, #16]
 801633e:	e853 3f00 	ldrex	r3, [r3]
 8016342:	60fb      	str	r3, [r7, #12]
   return(result);
 8016344:	68fb      	ldr	r3, [r7, #12]
 8016346:	f023 0310 	bic.w	r3, r3, #16
 801634a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801634c:	687b      	ldr	r3, [r7, #4]
 801634e:	681b      	ldr	r3, [r3, #0]
 8016350:	461a      	mov	r2, r3
 8016352:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016354:	61fb      	str	r3, [r7, #28]
 8016356:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016358:	69b9      	ldr	r1, [r7, #24]
 801635a:	69fa      	ldr	r2, [r7, #28]
 801635c:	e841 2300 	strex	r3, r2, [r1]
 8016360:	617b      	str	r3, [r7, #20]
   return(result);
 8016362:	697b      	ldr	r3, [r7, #20]
 8016364:	2b00      	cmp	r3, #0
 8016366:	d1e6      	bne.n	8016336 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	681b      	ldr	r3, [r3, #0]
 801636c:	69db      	ldr	r3, [r3, #28]
 801636e:	f003 0310 	and.w	r3, r3, #16
 8016372:	2b10      	cmp	r3, #16
 8016374:	d103      	bne.n	801637e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016376:	687b      	ldr	r3, [r7, #4]
 8016378:	681b      	ldr	r3, [r3, #0]
 801637a:	2210      	movs	r2, #16
 801637c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801637e:	687b      	ldr	r3, [r7, #4]
 8016380:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8016384:	4619      	mov	r1, r3
 8016386:	6878      	ldr	r0, [r7, #4]
 8016388:	f7fe fe40 	bl	801500c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801638c:	e00b      	b.n	80163a6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801638e:	6878      	ldr	r0, [r7, #4]
 8016390:	f7ec fd0c 	bl	8002dac <HAL_UART_RxCpltCallback>
}
 8016394:	e007      	b.n	80163a6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8016396:	687b      	ldr	r3, [r7, #4]
 8016398:	681b      	ldr	r3, [r3, #0]
 801639a:	699a      	ldr	r2, [r3, #24]
 801639c:	687b      	ldr	r3, [r7, #4]
 801639e:	681b      	ldr	r3, [r3, #0]
 80163a0:	f042 0208 	orr.w	r2, r2, #8
 80163a4:	619a      	str	r2, [r3, #24]
}
 80163a6:	bf00      	nop
 80163a8:	3770      	adds	r7, #112	; 0x70
 80163aa:	46bd      	mov	sp, r7
 80163ac:	bd80      	pop	{r7, pc}
 80163ae:	bf00      	nop
 80163b0:	58000c00 	.word	0x58000c00

080163b4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80163b4:	b580      	push	{r7, lr}
 80163b6:	b09c      	sub	sp, #112	; 0x70
 80163b8:	af00      	add	r7, sp, #0
 80163ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80163c2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80163c6:	687b      	ldr	r3, [r7, #4]
 80163c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80163cc:	2b22      	cmp	r3, #34	; 0x22
 80163ce:	f040 80be 	bne.w	801654e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	681b      	ldr	r3, [r3, #0]
 80163d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80163d8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80163dc:	687b      	ldr	r3, [r7, #4]
 80163de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80163e0:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80163e2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80163e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80163ea:	4013      	ands	r3, r2
 80163ec:	b29a      	uxth	r2, r3
 80163ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80163f0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80163f2:	687b      	ldr	r3, [r7, #4]
 80163f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80163f6:	1c9a      	adds	r2, r3, #2
 80163f8:	687b      	ldr	r3, [r7, #4]
 80163fa:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80163fc:	687b      	ldr	r3, [r7, #4]
 80163fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016402:	b29b      	uxth	r3, r3
 8016404:	3b01      	subs	r3, #1
 8016406:	b29a      	uxth	r2, r3
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 801640e:	687b      	ldr	r3, [r7, #4]
 8016410:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016414:	b29b      	uxth	r3, r3
 8016416:	2b00      	cmp	r3, #0
 8016418:	f040 80a1 	bne.w	801655e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801641c:	687b      	ldr	r3, [r7, #4]
 801641e:	681b      	ldr	r3, [r3, #0]
 8016420:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016422:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016424:	e853 3f00 	ldrex	r3, [r3]
 8016428:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801642a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801642c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016430:	667b      	str	r3, [r7, #100]	; 0x64
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	681b      	ldr	r3, [r3, #0]
 8016436:	461a      	mov	r2, r3
 8016438:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801643a:	657b      	str	r3, [r7, #84]	; 0x54
 801643c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801643e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016440:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8016442:	e841 2300 	strex	r3, r2, [r1]
 8016446:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8016448:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801644a:	2b00      	cmp	r3, #0
 801644c:	d1e6      	bne.n	801641c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	681b      	ldr	r3, [r3, #0]
 8016452:	3308      	adds	r3, #8
 8016454:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016458:	e853 3f00 	ldrex	r3, [r3]
 801645c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801645e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016460:	f023 0301 	bic.w	r3, r3, #1
 8016464:	663b      	str	r3, [r7, #96]	; 0x60
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	681b      	ldr	r3, [r3, #0]
 801646a:	3308      	adds	r3, #8
 801646c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801646e:	643a      	str	r2, [r7, #64]	; 0x40
 8016470:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016472:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8016474:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016476:	e841 2300 	strex	r3, r2, [r1]
 801647a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801647c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801647e:	2b00      	cmp	r3, #0
 8016480:	d1e5      	bne.n	801644e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8016482:	687b      	ldr	r3, [r7, #4]
 8016484:	2220      	movs	r2, #32
 8016486:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801648a:	687b      	ldr	r3, [r7, #4]
 801648c:	2200      	movs	r2, #0
 801648e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	2200      	movs	r2, #0
 8016494:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	681b      	ldr	r3, [r3, #0]
 801649a:	4a33      	ldr	r2, [pc, #204]	; (8016568 <UART_RxISR_16BIT+0x1b4>)
 801649c:	4293      	cmp	r3, r2
 801649e:	d01f      	beq.n	80164e0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	681b      	ldr	r3, [r3, #0]
 80164a4:	685b      	ldr	r3, [r3, #4]
 80164a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80164aa:	2b00      	cmp	r3, #0
 80164ac:	d018      	beq.n	80164e0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80164ae:	687b      	ldr	r3, [r7, #4]
 80164b0:	681b      	ldr	r3, [r3, #0]
 80164b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80164b4:	6a3b      	ldr	r3, [r7, #32]
 80164b6:	e853 3f00 	ldrex	r3, [r3]
 80164ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80164bc:	69fb      	ldr	r3, [r7, #28]
 80164be:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80164c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	681b      	ldr	r3, [r3, #0]
 80164c8:	461a      	mov	r2, r3
 80164ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80164cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80164ce:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80164d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80164d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80164d4:	e841 2300 	strex	r3, r2, [r1]
 80164d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80164da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80164dc:	2b00      	cmp	r3, #0
 80164de:	d1e6      	bne.n	80164ae <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80164e0:	687b      	ldr	r3, [r7, #4]
 80164e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80164e4:	2b01      	cmp	r3, #1
 80164e6:	d12e      	bne.n	8016546 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	2200      	movs	r2, #0
 80164ec:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	681b      	ldr	r3, [r3, #0]
 80164f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80164f4:	68fb      	ldr	r3, [r7, #12]
 80164f6:	e853 3f00 	ldrex	r3, [r3]
 80164fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80164fc:	68bb      	ldr	r3, [r7, #8]
 80164fe:	f023 0310 	bic.w	r3, r3, #16
 8016502:	65bb      	str	r3, [r7, #88]	; 0x58
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	681b      	ldr	r3, [r3, #0]
 8016508:	461a      	mov	r2, r3
 801650a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801650c:	61bb      	str	r3, [r7, #24]
 801650e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016510:	6979      	ldr	r1, [r7, #20]
 8016512:	69ba      	ldr	r2, [r7, #24]
 8016514:	e841 2300 	strex	r3, r2, [r1]
 8016518:	613b      	str	r3, [r7, #16]
   return(result);
 801651a:	693b      	ldr	r3, [r7, #16]
 801651c:	2b00      	cmp	r3, #0
 801651e:	d1e6      	bne.n	80164ee <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	681b      	ldr	r3, [r3, #0]
 8016524:	69db      	ldr	r3, [r3, #28]
 8016526:	f003 0310 	and.w	r3, r3, #16
 801652a:	2b10      	cmp	r3, #16
 801652c:	d103      	bne.n	8016536 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	681b      	ldr	r3, [r3, #0]
 8016532:	2210      	movs	r2, #16
 8016534:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801653c:	4619      	mov	r1, r3
 801653e:	6878      	ldr	r0, [r7, #4]
 8016540:	f7fe fd64 	bl	801500c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8016544:	e00b      	b.n	801655e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8016546:	6878      	ldr	r0, [r7, #4]
 8016548:	f7ec fc30 	bl	8002dac <HAL_UART_RxCpltCallback>
}
 801654c:	e007      	b.n	801655e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	681b      	ldr	r3, [r3, #0]
 8016552:	699a      	ldr	r2, [r3, #24]
 8016554:	687b      	ldr	r3, [r7, #4]
 8016556:	681b      	ldr	r3, [r3, #0]
 8016558:	f042 0208 	orr.w	r2, r2, #8
 801655c:	619a      	str	r2, [r3, #24]
}
 801655e:	bf00      	nop
 8016560:	3770      	adds	r7, #112	; 0x70
 8016562:	46bd      	mov	sp, r7
 8016564:	bd80      	pop	{r7, pc}
 8016566:	bf00      	nop
 8016568:	58000c00 	.word	0x58000c00

0801656c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801656c:	b580      	push	{r7, lr}
 801656e:	b0ac      	sub	sp, #176	; 0xb0
 8016570:	af00      	add	r7, sp, #0
 8016572:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8016574:	687b      	ldr	r3, [r7, #4]
 8016576:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801657a:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801657e:	687b      	ldr	r3, [r7, #4]
 8016580:	681b      	ldr	r3, [r3, #0]
 8016582:	69db      	ldr	r3, [r3, #28]
 8016584:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	681b      	ldr	r3, [r3, #0]
 801658c:	681b      	ldr	r3, [r3, #0]
 801658e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	681b      	ldr	r3, [r3, #0]
 8016596:	689b      	ldr	r3, [r3, #8]
 8016598:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80165a2:	2b22      	cmp	r3, #34	; 0x22
 80165a4:	f040 8180 	bne.w	80168a8 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80165ae:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80165b2:	e123      	b.n	80167fc <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80165b4:	687b      	ldr	r3, [r7, #4]
 80165b6:	681b      	ldr	r3, [r3, #0]
 80165b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80165ba:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80165be:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80165c2:	b2d9      	uxtb	r1, r3
 80165c4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80165c8:	b2da      	uxtb	r2, r3
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80165ce:	400a      	ands	r2, r1
 80165d0:	b2d2      	uxtb	r2, r2
 80165d2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80165d8:	1c5a      	adds	r2, r3, #1
 80165da:	687b      	ldr	r3, [r7, #4]
 80165dc:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80165de:	687b      	ldr	r3, [r7, #4]
 80165e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80165e4:	b29b      	uxth	r3, r3
 80165e6:	3b01      	subs	r3, #1
 80165e8:	b29a      	uxth	r2, r3
 80165ea:	687b      	ldr	r3, [r7, #4]
 80165ec:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80165f0:	687b      	ldr	r3, [r7, #4]
 80165f2:	681b      	ldr	r3, [r3, #0]
 80165f4:	69db      	ldr	r3, [r3, #28]
 80165f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80165fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80165fe:	f003 0307 	and.w	r3, r3, #7
 8016602:	2b00      	cmp	r3, #0
 8016604:	d053      	beq.n	80166ae <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8016606:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801660a:	f003 0301 	and.w	r3, r3, #1
 801660e:	2b00      	cmp	r3, #0
 8016610:	d011      	beq.n	8016636 <UART_RxISR_8BIT_FIFOEN+0xca>
 8016612:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8016616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801661a:	2b00      	cmp	r3, #0
 801661c:	d00b      	beq.n	8016636 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	681b      	ldr	r3, [r3, #0]
 8016622:	2201      	movs	r2, #1
 8016624:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801662c:	f043 0201 	orr.w	r2, r3, #1
 8016630:	687b      	ldr	r3, [r7, #4]
 8016632:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016636:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801663a:	f003 0302 	and.w	r3, r3, #2
 801663e:	2b00      	cmp	r3, #0
 8016640:	d011      	beq.n	8016666 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8016642:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8016646:	f003 0301 	and.w	r3, r3, #1
 801664a:	2b00      	cmp	r3, #0
 801664c:	d00b      	beq.n	8016666 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	681b      	ldr	r3, [r3, #0]
 8016652:	2202      	movs	r2, #2
 8016654:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801665c:	f043 0204 	orr.w	r2, r3, #4
 8016660:	687b      	ldr	r3, [r7, #4]
 8016662:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016666:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801666a:	f003 0304 	and.w	r3, r3, #4
 801666e:	2b00      	cmp	r3, #0
 8016670:	d011      	beq.n	8016696 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8016672:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8016676:	f003 0301 	and.w	r3, r3, #1
 801667a:	2b00      	cmp	r3, #0
 801667c:	d00b      	beq.n	8016696 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	681b      	ldr	r3, [r3, #0]
 8016682:	2204      	movs	r2, #4
 8016684:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801668c:	f043 0202 	orr.w	r2, r3, #2
 8016690:	687b      	ldr	r3, [r7, #4]
 8016692:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801669c:	2b00      	cmp	r3, #0
 801669e:	d006      	beq.n	80166ae <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80166a0:	6878      	ldr	r0, [r7, #4]
 80166a2:	f7fe fca9 	bl	8014ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80166a6:	687b      	ldr	r3, [r7, #4]
 80166a8:	2200      	movs	r2, #0
 80166aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80166ae:	687b      	ldr	r3, [r7, #4]
 80166b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80166b4:	b29b      	uxth	r3, r3
 80166b6:	2b00      	cmp	r3, #0
 80166b8:	f040 80a0 	bne.w	80167fc <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80166c4:	e853 3f00 	ldrex	r3, [r3]
 80166c8:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 80166ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80166cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80166d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80166d4:	687b      	ldr	r3, [r7, #4]
 80166d6:	681b      	ldr	r3, [r3, #0]
 80166d8:	461a      	mov	r2, r3
 80166da:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80166de:	67fb      	str	r3, [r7, #124]	; 0x7c
 80166e0:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166e2:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80166e4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80166e6:	e841 2300 	strex	r3, r2, [r1]
 80166ea:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 80166ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80166ee:	2b00      	cmp	r3, #0
 80166f0:	d1e4      	bne.n	80166bc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80166f2:	687b      	ldr	r3, [r7, #4]
 80166f4:	681b      	ldr	r3, [r3, #0]
 80166f6:	3308      	adds	r3, #8
 80166f8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80166fc:	e853 3f00 	ldrex	r3, [r3]
 8016700:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8016702:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016704:	4b6e      	ldr	r3, [pc, #440]	; (80168c0 <UART_RxISR_8BIT_FIFOEN+0x354>)
 8016706:	4013      	ands	r3, r2
 8016708:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 801670c:	687b      	ldr	r3, [r7, #4]
 801670e:	681b      	ldr	r3, [r3, #0]
 8016710:	3308      	adds	r3, #8
 8016712:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8016716:	66ba      	str	r2, [r7, #104]	; 0x68
 8016718:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801671a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 801671c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801671e:	e841 2300 	strex	r3, r2, [r1]
 8016722:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8016724:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016726:	2b00      	cmp	r3, #0
 8016728:	d1e3      	bne.n	80166f2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801672a:	687b      	ldr	r3, [r7, #4]
 801672c:	2220      	movs	r2, #32
 801672e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8016732:	687b      	ldr	r3, [r7, #4]
 8016734:	2200      	movs	r2, #0
 8016736:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	2200      	movs	r2, #0
 801673c:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801673e:	687b      	ldr	r3, [r7, #4]
 8016740:	681b      	ldr	r3, [r3, #0]
 8016742:	4a60      	ldr	r2, [pc, #384]	; (80168c4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8016744:	4293      	cmp	r3, r2
 8016746:	d021      	beq.n	801678c <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8016748:	687b      	ldr	r3, [r7, #4]
 801674a:	681b      	ldr	r3, [r3, #0]
 801674c:	685b      	ldr	r3, [r3, #4]
 801674e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8016752:	2b00      	cmp	r3, #0
 8016754:	d01a      	beq.n	801678c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8016756:	687b      	ldr	r3, [r7, #4]
 8016758:	681b      	ldr	r3, [r3, #0]
 801675a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801675c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801675e:	e853 3f00 	ldrex	r3, [r3]
 8016762:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8016764:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016766:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 801676a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 801676e:	687b      	ldr	r3, [r7, #4]
 8016770:	681b      	ldr	r3, [r3, #0]
 8016772:	461a      	mov	r2, r3
 8016774:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8016778:	657b      	str	r3, [r7, #84]	; 0x54
 801677a:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801677c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801677e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8016780:	e841 2300 	strex	r3, r2, [r1]
 8016784:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8016786:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016788:	2b00      	cmp	r3, #0
 801678a:	d1e4      	bne.n	8016756 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801678c:	687b      	ldr	r3, [r7, #4]
 801678e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016790:	2b01      	cmp	r3, #1
 8016792:	d130      	bne.n	80167f6 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	2200      	movs	r2, #0
 8016798:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801679a:	687b      	ldr	r3, [r7, #4]
 801679c:	681b      	ldr	r3, [r3, #0]
 801679e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80167a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80167a2:	e853 3f00 	ldrex	r3, [r3]
 80167a6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80167a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167aa:	f023 0310 	bic.w	r3, r3, #16
 80167ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	681b      	ldr	r3, [r3, #0]
 80167b6:	461a      	mov	r2, r3
 80167b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80167bc:	643b      	str	r3, [r7, #64]	; 0x40
 80167be:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80167c0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80167c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80167c4:	e841 2300 	strex	r3, r2, [r1]
 80167c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80167ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167cc:	2b00      	cmp	r3, #0
 80167ce:	d1e4      	bne.n	801679a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80167d0:	687b      	ldr	r3, [r7, #4]
 80167d2:	681b      	ldr	r3, [r3, #0]
 80167d4:	69db      	ldr	r3, [r3, #28]
 80167d6:	f003 0310 	and.w	r3, r3, #16
 80167da:	2b10      	cmp	r3, #16
 80167dc:	d103      	bne.n	80167e6 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	681b      	ldr	r3, [r3, #0]
 80167e2:	2210      	movs	r2, #16
 80167e4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80167e6:	687b      	ldr	r3, [r7, #4]
 80167e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80167ec:	4619      	mov	r1, r3
 80167ee:	6878      	ldr	r0, [r7, #4]
 80167f0:	f7fe fc0c 	bl	801500c <HAL_UARTEx_RxEventCallback>
 80167f4:	e002      	b.n	80167fc <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80167f6:	6878      	ldr	r0, [r7, #4]
 80167f8:	f7ec fad8 	bl	8002dac <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80167fc:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8016800:	2b00      	cmp	r3, #0
 8016802:	d006      	beq.n	8016812 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 8016804:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8016808:	f003 0320 	and.w	r3, r3, #32
 801680c:	2b00      	cmp	r3, #0
 801680e:	f47f aed1 	bne.w	80165b4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8016812:	687b      	ldr	r3, [r7, #4]
 8016814:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016818:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801681c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8016820:	2b00      	cmp	r3, #0
 8016822:	d049      	beq.n	80168b8 <UART_RxISR_8BIT_FIFOEN+0x34c>
 8016824:	687b      	ldr	r3, [r7, #4]
 8016826:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801682a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 801682e:	429a      	cmp	r2, r3
 8016830:	d242      	bcs.n	80168b8 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	681b      	ldr	r3, [r3, #0]
 8016836:	3308      	adds	r3, #8
 8016838:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801683a:	6a3b      	ldr	r3, [r7, #32]
 801683c:	e853 3f00 	ldrex	r3, [r3]
 8016840:	61fb      	str	r3, [r7, #28]
   return(result);
 8016842:	69fb      	ldr	r3, [r7, #28]
 8016844:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8016848:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	681b      	ldr	r3, [r3, #0]
 8016850:	3308      	adds	r3, #8
 8016852:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8016856:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016858:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801685a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801685c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801685e:	e841 2300 	strex	r3, r2, [r1]
 8016862:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016866:	2b00      	cmp	r3, #0
 8016868:	d1e3      	bne.n	8016832 <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	4a16      	ldr	r2, [pc, #88]	; (80168c8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 801686e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8016870:	687b      	ldr	r3, [r7, #4]
 8016872:	681b      	ldr	r3, [r3, #0]
 8016874:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016876:	68fb      	ldr	r3, [r7, #12]
 8016878:	e853 3f00 	ldrex	r3, [r3]
 801687c:	60bb      	str	r3, [r7, #8]
   return(result);
 801687e:	68bb      	ldr	r3, [r7, #8]
 8016880:	f043 0320 	orr.w	r3, r3, #32
 8016884:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8016888:	687b      	ldr	r3, [r7, #4]
 801688a:	681b      	ldr	r3, [r3, #0]
 801688c:	461a      	mov	r2, r3
 801688e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8016892:	61bb      	str	r3, [r7, #24]
 8016894:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016896:	6979      	ldr	r1, [r7, #20]
 8016898:	69ba      	ldr	r2, [r7, #24]
 801689a:	e841 2300 	strex	r3, r2, [r1]
 801689e:	613b      	str	r3, [r7, #16]
   return(result);
 80168a0:	693b      	ldr	r3, [r7, #16]
 80168a2:	2b00      	cmp	r3, #0
 80168a4:	d1e4      	bne.n	8016870 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80168a6:	e007      	b.n	80168b8 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80168a8:	687b      	ldr	r3, [r7, #4]
 80168aa:	681b      	ldr	r3, [r3, #0]
 80168ac:	699a      	ldr	r2, [r3, #24]
 80168ae:	687b      	ldr	r3, [r7, #4]
 80168b0:	681b      	ldr	r3, [r3, #0]
 80168b2:	f042 0208 	orr.w	r2, r2, #8
 80168b6:	619a      	str	r2, [r3, #24]
}
 80168b8:	bf00      	nop
 80168ba:	37b0      	adds	r7, #176	; 0xb0
 80168bc:	46bd      	mov	sp, r7
 80168be:	bd80      	pop	{r7, pc}
 80168c0:	effffffe 	.word	0xeffffffe
 80168c4:	58000c00 	.word	0x58000c00
 80168c8:	080161fd 	.word	0x080161fd

080168cc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80168cc:	b580      	push	{r7, lr}
 80168ce:	b0ae      	sub	sp, #184	; 0xb8
 80168d0:	af00      	add	r7, sp, #0
 80168d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80168d4:	687b      	ldr	r3, [r7, #4]
 80168d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80168da:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80168de:	687b      	ldr	r3, [r7, #4]
 80168e0:	681b      	ldr	r3, [r3, #0]
 80168e2:	69db      	ldr	r3, [r3, #28]
 80168e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80168e8:	687b      	ldr	r3, [r7, #4]
 80168ea:	681b      	ldr	r3, [r3, #0]
 80168ec:	681b      	ldr	r3, [r3, #0]
 80168ee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	681b      	ldr	r3, [r3, #0]
 80168f6:	689b      	ldr	r3, [r3, #8]
 80168f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016902:	2b22      	cmp	r3, #34	; 0x22
 8016904:	f040 8184 	bne.w	8016c10 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8016908:	687b      	ldr	r3, [r7, #4]
 801690a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801690e:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8016912:	e127      	b.n	8016b64 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	681b      	ldr	r3, [r3, #0]
 8016918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801691a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801691e:	687b      	ldr	r3, [r7, #4]
 8016920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016922:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8016926:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 801692a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 801692e:	4013      	ands	r3, r2
 8016930:	b29a      	uxth	r2, r3
 8016932:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8016936:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8016938:	687b      	ldr	r3, [r7, #4]
 801693a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801693c:	1c9a      	adds	r2, r3, #2
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016948:	b29b      	uxth	r3, r3
 801694a:	3b01      	subs	r3, #1
 801694c:	b29a      	uxth	r2, r3
 801694e:	687b      	ldr	r3, [r7, #4]
 8016950:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8016954:	687b      	ldr	r3, [r7, #4]
 8016956:	681b      	ldr	r3, [r3, #0]
 8016958:	69db      	ldr	r3, [r3, #28]
 801695a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801695e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8016962:	f003 0307 	and.w	r3, r3, #7
 8016966:	2b00      	cmp	r3, #0
 8016968:	d053      	beq.n	8016a12 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801696a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801696e:	f003 0301 	and.w	r3, r3, #1
 8016972:	2b00      	cmp	r3, #0
 8016974:	d011      	beq.n	801699a <UART_RxISR_16BIT_FIFOEN+0xce>
 8016976:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 801697a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801697e:	2b00      	cmp	r3, #0
 8016980:	d00b      	beq.n	801699a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8016982:	687b      	ldr	r3, [r7, #4]
 8016984:	681b      	ldr	r3, [r3, #0]
 8016986:	2201      	movs	r2, #1
 8016988:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016990:	f043 0201 	orr.w	r2, r3, #1
 8016994:	687b      	ldr	r3, [r7, #4]
 8016996:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801699a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801699e:	f003 0302 	and.w	r3, r3, #2
 80169a2:	2b00      	cmp	r3, #0
 80169a4:	d011      	beq.n	80169ca <UART_RxISR_16BIT_FIFOEN+0xfe>
 80169a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80169aa:	f003 0301 	and.w	r3, r3, #1
 80169ae:	2b00      	cmp	r3, #0
 80169b0:	d00b      	beq.n	80169ca <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80169b2:	687b      	ldr	r3, [r7, #4]
 80169b4:	681b      	ldr	r3, [r3, #0]
 80169b6:	2202      	movs	r2, #2
 80169b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80169ba:	687b      	ldr	r3, [r7, #4]
 80169bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80169c0:	f043 0204 	orr.w	r2, r3, #4
 80169c4:	687b      	ldr	r3, [r7, #4]
 80169c6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80169ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80169ce:	f003 0304 	and.w	r3, r3, #4
 80169d2:	2b00      	cmp	r3, #0
 80169d4:	d011      	beq.n	80169fa <UART_RxISR_16BIT_FIFOEN+0x12e>
 80169d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80169da:	f003 0301 	and.w	r3, r3, #1
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d00b      	beq.n	80169fa <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80169e2:	687b      	ldr	r3, [r7, #4]
 80169e4:	681b      	ldr	r3, [r3, #0]
 80169e6:	2204      	movs	r2, #4
 80169e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80169f0:	f043 0202 	orr.w	r2, r3, #2
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80169fa:	687b      	ldr	r3, [r7, #4]
 80169fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016a00:	2b00      	cmp	r3, #0
 8016a02:	d006      	beq.n	8016a12 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8016a04:	6878      	ldr	r0, [r7, #4]
 8016a06:	f7fe faf7 	bl	8014ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	2200      	movs	r2, #0
 8016a0e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8016a12:	687b      	ldr	r3, [r7, #4]
 8016a14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016a18:	b29b      	uxth	r3, r3
 8016a1a:	2b00      	cmp	r3, #0
 8016a1c:	f040 80a2 	bne.w	8016b64 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	681b      	ldr	r3, [r3, #0]
 8016a24:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016a26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8016a28:	e853 3f00 	ldrex	r3, [r3]
 8016a2c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8016a2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8016a30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016a34:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8016a38:	687b      	ldr	r3, [r7, #4]
 8016a3a:	681b      	ldr	r3, [r3, #0]
 8016a3c:	461a      	mov	r2, r3
 8016a3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8016a42:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8016a46:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016a48:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8016a4a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8016a4e:	e841 2300 	strex	r3, r2, [r1]
 8016a52:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8016a54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8016a56:	2b00      	cmp	r3, #0
 8016a58:	d1e2      	bne.n	8016a20 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8016a5a:	687b      	ldr	r3, [r7, #4]
 8016a5c:	681b      	ldr	r3, [r3, #0]
 8016a5e:	3308      	adds	r3, #8
 8016a60:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016a62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016a64:	e853 3f00 	ldrex	r3, [r3]
 8016a68:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8016a6a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8016a6c:	4b6e      	ldr	r3, [pc, #440]	; (8016c28 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 8016a6e:	4013      	ands	r3, r2
 8016a70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	681b      	ldr	r3, [r3, #0]
 8016a78:	3308      	adds	r3, #8
 8016a7a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8016a7e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8016a80:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016a82:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8016a84:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8016a86:	e841 2300 	strex	r3, r2, [r1]
 8016a8a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8016a8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d1e3      	bne.n	8016a5a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8016a92:	687b      	ldr	r3, [r7, #4]
 8016a94:	2220      	movs	r2, #32
 8016a96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8016a9a:	687b      	ldr	r3, [r7, #4]
 8016a9c:	2200      	movs	r2, #0
 8016a9e:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	2200      	movs	r2, #0
 8016aa4:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8016aa6:	687b      	ldr	r3, [r7, #4]
 8016aa8:	681b      	ldr	r3, [r3, #0]
 8016aaa:	4a60      	ldr	r2, [pc, #384]	; (8016c2c <UART_RxISR_16BIT_FIFOEN+0x360>)
 8016aac:	4293      	cmp	r3, r2
 8016aae:	d021      	beq.n	8016af4 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8016ab0:	687b      	ldr	r3, [r7, #4]
 8016ab2:	681b      	ldr	r3, [r3, #0]
 8016ab4:	685b      	ldr	r3, [r3, #4]
 8016ab6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8016aba:	2b00      	cmp	r3, #0
 8016abc:	d01a      	beq.n	8016af4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8016abe:	687b      	ldr	r3, [r7, #4]
 8016ac0:	681b      	ldr	r3, [r3, #0]
 8016ac2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ac4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016ac6:	e853 3f00 	ldrex	r3, [r3]
 8016aca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8016acc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016ace:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8016ad2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8016ad6:	687b      	ldr	r3, [r7, #4]
 8016ad8:	681b      	ldr	r3, [r3, #0]
 8016ada:	461a      	mov	r2, r3
 8016adc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8016ae0:	65bb      	str	r3, [r7, #88]	; 0x58
 8016ae2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016ae4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8016ae6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016ae8:	e841 2300 	strex	r3, r2, [r1]
 8016aec:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8016aee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016af0:	2b00      	cmp	r3, #0
 8016af2:	d1e4      	bne.n	8016abe <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016af8:	2b01      	cmp	r3, #1
 8016afa:	d130      	bne.n	8016b5e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016afc:	687b      	ldr	r3, [r7, #4]
 8016afe:	2200      	movs	r2, #0
 8016b00:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016b02:	687b      	ldr	r3, [r7, #4]
 8016b04:	681b      	ldr	r3, [r3, #0]
 8016b06:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016b0a:	e853 3f00 	ldrex	r3, [r3]
 8016b0e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8016b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016b12:	f023 0310 	bic.w	r3, r3, #16
 8016b16:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8016b1a:	687b      	ldr	r3, [r7, #4]
 8016b1c:	681b      	ldr	r3, [r3, #0]
 8016b1e:	461a      	mov	r2, r3
 8016b20:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8016b24:	647b      	str	r3, [r7, #68]	; 0x44
 8016b26:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b28:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016b2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016b2c:	e841 2300 	strex	r3, r2, [r1]
 8016b30:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8016b32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016b34:	2b00      	cmp	r3, #0
 8016b36:	d1e4      	bne.n	8016b02 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	681b      	ldr	r3, [r3, #0]
 8016b3c:	69db      	ldr	r3, [r3, #28]
 8016b3e:	f003 0310 	and.w	r3, r3, #16
 8016b42:	2b10      	cmp	r3, #16
 8016b44:	d103      	bne.n	8016b4e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	681b      	ldr	r3, [r3, #0]
 8016b4a:	2210      	movs	r2, #16
 8016b4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8016b4e:	687b      	ldr	r3, [r7, #4]
 8016b50:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8016b54:	4619      	mov	r1, r3
 8016b56:	6878      	ldr	r0, [r7, #4]
 8016b58:	f7fe fa58 	bl	801500c <HAL_UARTEx_RxEventCallback>
 8016b5c:	e002      	b.n	8016b64 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8016b5e:	6878      	ldr	r0, [r7, #4]
 8016b60:	f7ec f924 	bl	8002dac <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8016b64:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8016b68:	2b00      	cmp	r3, #0
 8016b6a:	d006      	beq.n	8016b7a <UART_RxISR_16BIT_FIFOEN+0x2ae>
 8016b6c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8016b70:	f003 0320 	and.w	r3, r3, #32
 8016b74:	2b00      	cmp	r3, #0
 8016b76:	f47f aecd 	bne.w	8016914 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8016b7a:	687b      	ldr	r3, [r7, #4]
 8016b7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016b80:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8016b84:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8016b88:	2b00      	cmp	r3, #0
 8016b8a:	d049      	beq.n	8016c20 <UART_RxISR_16BIT_FIFOEN+0x354>
 8016b8c:	687b      	ldr	r3, [r7, #4]
 8016b8e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016b92:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 8016b96:	429a      	cmp	r2, r3
 8016b98:	d242      	bcs.n	8016c20 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8016b9a:	687b      	ldr	r3, [r7, #4]
 8016b9c:	681b      	ldr	r3, [r3, #0]
 8016b9e:	3308      	adds	r3, #8
 8016ba0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ba4:	e853 3f00 	ldrex	r3, [r3]
 8016ba8:	623b      	str	r3, [r7, #32]
   return(result);
 8016baa:	6a3b      	ldr	r3, [r7, #32]
 8016bac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8016bb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	681b      	ldr	r3, [r3, #0]
 8016bb8:	3308      	adds	r3, #8
 8016bba:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8016bbe:	633a      	str	r2, [r7, #48]	; 0x30
 8016bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016bc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016bc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016bc6:	e841 2300 	strex	r3, r2, [r1]
 8016bca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8016bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016bce:	2b00      	cmp	r3, #0
 8016bd0:	d1e3      	bne.n	8016b9a <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8016bd2:	687b      	ldr	r3, [r7, #4]
 8016bd4:	4a16      	ldr	r2, [pc, #88]	; (8016c30 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8016bd6:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	681b      	ldr	r3, [r3, #0]
 8016bdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016bde:	693b      	ldr	r3, [r7, #16]
 8016be0:	e853 3f00 	ldrex	r3, [r3]
 8016be4:	60fb      	str	r3, [r7, #12]
   return(result);
 8016be6:	68fb      	ldr	r3, [r7, #12]
 8016be8:	f043 0320 	orr.w	r3, r3, #32
 8016bec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8016bf0:	687b      	ldr	r3, [r7, #4]
 8016bf2:	681b      	ldr	r3, [r3, #0]
 8016bf4:	461a      	mov	r2, r3
 8016bf6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8016bfa:	61fb      	str	r3, [r7, #28]
 8016bfc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016bfe:	69b9      	ldr	r1, [r7, #24]
 8016c00:	69fa      	ldr	r2, [r7, #28]
 8016c02:	e841 2300 	strex	r3, r2, [r1]
 8016c06:	617b      	str	r3, [r7, #20]
   return(result);
 8016c08:	697b      	ldr	r3, [r7, #20]
 8016c0a:	2b00      	cmp	r3, #0
 8016c0c:	d1e4      	bne.n	8016bd8 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8016c0e:	e007      	b.n	8016c20 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	681b      	ldr	r3, [r3, #0]
 8016c14:	699a      	ldr	r2, [r3, #24]
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	681b      	ldr	r3, [r3, #0]
 8016c1a:	f042 0208 	orr.w	r2, r2, #8
 8016c1e:	619a      	str	r2, [r3, #24]
}
 8016c20:	bf00      	nop
 8016c22:	37b8      	adds	r7, #184	; 0xb8
 8016c24:	46bd      	mov	sp, r7
 8016c26:	bd80      	pop	{r7, pc}
 8016c28:	effffffe 	.word	0xeffffffe
 8016c2c:	58000c00 	.word	0x58000c00
 8016c30:	080163b5 	.word	0x080163b5

08016c34 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8016c34:	b480      	push	{r7}
 8016c36:	b083      	sub	sp, #12
 8016c38:	af00      	add	r7, sp, #0
 8016c3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8016c3c:	bf00      	nop
 8016c3e:	370c      	adds	r7, #12
 8016c40:	46bd      	mov	sp, r7
 8016c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c46:	4770      	bx	lr

08016c48 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8016c48:	b480      	push	{r7}
 8016c4a:	b083      	sub	sp, #12
 8016c4c:	af00      	add	r7, sp, #0
 8016c4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8016c50:	bf00      	nop
 8016c52:	370c      	adds	r7, #12
 8016c54:	46bd      	mov	sp, r7
 8016c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c5a:	4770      	bx	lr

08016c5c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8016c5c:	b480      	push	{r7}
 8016c5e:	b083      	sub	sp, #12
 8016c60:	af00      	add	r7, sp, #0
 8016c62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8016c64:	bf00      	nop
 8016c66:	370c      	adds	r7, #12
 8016c68:	46bd      	mov	sp, r7
 8016c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c6e:	4770      	bx	lr

08016c70 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8016c70:	b480      	push	{r7}
 8016c72:	b089      	sub	sp, #36	; 0x24
 8016c74:	af00      	add	r7, sp, #0
 8016c76:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8016c78:	687b      	ldr	r3, [r7, #4]
 8016c7a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016c7e:	2b01      	cmp	r3, #1
 8016c80:	d101      	bne.n	8016c86 <HAL_UARTEx_EnableStopMode+0x16>
 8016c82:	2302      	movs	r3, #2
 8016c84:	e021      	b.n	8016cca <HAL_UARTEx_EnableStopMode+0x5a>
 8016c86:	687b      	ldr	r3, [r7, #4]
 8016c88:	2201      	movs	r2, #1
 8016c8a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	681b      	ldr	r3, [r3, #0]
 8016c92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016c94:	68fb      	ldr	r3, [r7, #12]
 8016c96:	e853 3f00 	ldrex	r3, [r3]
 8016c9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8016c9c:	68bb      	ldr	r3, [r7, #8]
 8016c9e:	f043 0302 	orr.w	r3, r3, #2
 8016ca2:	61fb      	str	r3, [r7, #28]
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	681b      	ldr	r3, [r3, #0]
 8016ca8:	461a      	mov	r2, r3
 8016caa:	69fb      	ldr	r3, [r7, #28]
 8016cac:	61bb      	str	r3, [r7, #24]
 8016cae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016cb0:	6979      	ldr	r1, [r7, #20]
 8016cb2:	69ba      	ldr	r2, [r7, #24]
 8016cb4:	e841 2300 	strex	r3, r2, [r1]
 8016cb8:	613b      	str	r3, [r7, #16]
   return(result);
 8016cba:	693b      	ldr	r3, [r7, #16]
 8016cbc:	2b00      	cmp	r3, #0
 8016cbe:	d1e6      	bne.n	8016c8e <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016cc0:	687b      	ldr	r3, [r7, #4]
 8016cc2:	2200      	movs	r2, #0
 8016cc4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016cc8:	2300      	movs	r3, #0
}
 8016cca:	4618      	mov	r0, r3
 8016ccc:	3724      	adds	r7, #36	; 0x24
 8016cce:	46bd      	mov	sp, r7
 8016cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cd4:	4770      	bx	lr

08016cd6 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8016cd6:	b580      	push	{r7, lr}
 8016cd8:	b084      	sub	sp, #16
 8016cda:	af00      	add	r7, sp, #0
 8016cdc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016cde:	687b      	ldr	r3, [r7, #4]
 8016ce0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016ce4:	2b01      	cmp	r3, #1
 8016ce6:	d101      	bne.n	8016cec <HAL_UARTEx_EnableFifoMode+0x16>
 8016ce8:	2302      	movs	r3, #2
 8016cea:	e02b      	b.n	8016d44 <HAL_UARTEx_EnableFifoMode+0x6e>
 8016cec:	687b      	ldr	r3, [r7, #4]
 8016cee:	2201      	movs	r2, #1
 8016cf0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8016cf4:	687b      	ldr	r3, [r7, #4]
 8016cf6:	2224      	movs	r2, #36	; 0x24
 8016cf8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8016cfc:	687b      	ldr	r3, [r7, #4]
 8016cfe:	681b      	ldr	r3, [r3, #0]
 8016d00:	681b      	ldr	r3, [r3, #0]
 8016d02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	681b      	ldr	r3, [r3, #0]
 8016d08:	681a      	ldr	r2, [r3, #0]
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	681b      	ldr	r3, [r3, #0]
 8016d0e:	f022 0201 	bic.w	r2, r2, #1
 8016d12:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8016d14:	68fb      	ldr	r3, [r7, #12]
 8016d16:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8016d1a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8016d1c:	687b      	ldr	r3, [r7, #4]
 8016d1e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8016d22:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016d24:	687b      	ldr	r3, [r7, #4]
 8016d26:	681b      	ldr	r3, [r3, #0]
 8016d28:	68fa      	ldr	r2, [r7, #12]
 8016d2a:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8016d2c:	6878      	ldr	r0, [r7, #4]
 8016d2e:	f000 f8c3 	bl	8016eb8 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8016d32:	687b      	ldr	r3, [r7, #4]
 8016d34:	2220      	movs	r2, #32
 8016d36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016d3a:	687b      	ldr	r3, [r7, #4]
 8016d3c:	2200      	movs	r2, #0
 8016d3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016d42:	2300      	movs	r3, #0
}
 8016d44:	4618      	mov	r0, r3
 8016d46:	3710      	adds	r7, #16
 8016d48:	46bd      	mov	sp, r7
 8016d4a:	bd80      	pop	{r7, pc}

08016d4c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8016d4c:	b480      	push	{r7}
 8016d4e:	b085      	sub	sp, #20
 8016d50:	af00      	add	r7, sp, #0
 8016d52:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016d5a:	2b01      	cmp	r3, #1
 8016d5c:	d101      	bne.n	8016d62 <HAL_UARTEx_DisableFifoMode+0x16>
 8016d5e:	2302      	movs	r3, #2
 8016d60:	e027      	b.n	8016db2 <HAL_UARTEx_DisableFifoMode+0x66>
 8016d62:	687b      	ldr	r3, [r7, #4]
 8016d64:	2201      	movs	r2, #1
 8016d66:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8016d6a:	687b      	ldr	r3, [r7, #4]
 8016d6c:	2224      	movs	r2, #36	; 0x24
 8016d6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	681b      	ldr	r3, [r3, #0]
 8016d76:	681b      	ldr	r3, [r3, #0]
 8016d78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	681b      	ldr	r3, [r3, #0]
 8016d7e:	681a      	ldr	r2, [r3, #0]
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	681b      	ldr	r3, [r3, #0]
 8016d84:	f022 0201 	bic.w	r2, r2, #1
 8016d88:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8016d8a:	68fb      	ldr	r3, [r7, #12]
 8016d8c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8016d90:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8016d92:	687b      	ldr	r3, [r7, #4]
 8016d94:	2200      	movs	r2, #0
 8016d96:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016d98:	687b      	ldr	r3, [r7, #4]
 8016d9a:	681b      	ldr	r3, [r3, #0]
 8016d9c:	68fa      	ldr	r2, [r7, #12]
 8016d9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8016da0:	687b      	ldr	r3, [r7, #4]
 8016da2:	2220      	movs	r2, #32
 8016da4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016da8:	687b      	ldr	r3, [r7, #4]
 8016daa:	2200      	movs	r2, #0
 8016dac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016db0:	2300      	movs	r3, #0
}
 8016db2:	4618      	mov	r0, r3
 8016db4:	3714      	adds	r7, #20
 8016db6:	46bd      	mov	sp, r7
 8016db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dbc:	4770      	bx	lr

08016dbe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8016dbe:	b580      	push	{r7, lr}
 8016dc0:	b084      	sub	sp, #16
 8016dc2:	af00      	add	r7, sp, #0
 8016dc4:	6078      	str	r0, [r7, #4]
 8016dc6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016dc8:	687b      	ldr	r3, [r7, #4]
 8016dca:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016dce:	2b01      	cmp	r3, #1
 8016dd0:	d101      	bne.n	8016dd6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8016dd2:	2302      	movs	r3, #2
 8016dd4:	e02d      	b.n	8016e32 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8016dd6:	687b      	ldr	r3, [r7, #4]
 8016dd8:	2201      	movs	r2, #1
 8016dda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	2224      	movs	r2, #36	; 0x24
 8016de2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	681b      	ldr	r3, [r3, #0]
 8016dea:	681b      	ldr	r3, [r3, #0]
 8016dec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8016dee:	687b      	ldr	r3, [r7, #4]
 8016df0:	681b      	ldr	r3, [r3, #0]
 8016df2:	681a      	ldr	r2, [r3, #0]
 8016df4:	687b      	ldr	r3, [r7, #4]
 8016df6:	681b      	ldr	r3, [r3, #0]
 8016df8:	f022 0201 	bic.w	r2, r2, #1
 8016dfc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8016dfe:	687b      	ldr	r3, [r7, #4]
 8016e00:	681b      	ldr	r3, [r3, #0]
 8016e02:	689b      	ldr	r3, [r3, #8]
 8016e04:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	681b      	ldr	r3, [r3, #0]
 8016e0c:	683a      	ldr	r2, [r7, #0]
 8016e0e:	430a      	orrs	r2, r1
 8016e10:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8016e12:	6878      	ldr	r0, [r7, #4]
 8016e14:	f000 f850 	bl	8016eb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016e18:	687b      	ldr	r3, [r7, #4]
 8016e1a:	681b      	ldr	r3, [r3, #0]
 8016e1c:	68fa      	ldr	r2, [r7, #12]
 8016e1e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	2220      	movs	r2, #32
 8016e24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016e28:	687b      	ldr	r3, [r7, #4]
 8016e2a:	2200      	movs	r2, #0
 8016e2c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016e30:	2300      	movs	r3, #0
}
 8016e32:	4618      	mov	r0, r3
 8016e34:	3710      	adds	r7, #16
 8016e36:	46bd      	mov	sp, r7
 8016e38:	bd80      	pop	{r7, pc}

08016e3a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8016e3a:	b580      	push	{r7, lr}
 8016e3c:	b084      	sub	sp, #16
 8016e3e:	af00      	add	r7, sp, #0
 8016e40:	6078      	str	r0, [r7, #4]
 8016e42:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8016e4a:	2b01      	cmp	r3, #1
 8016e4c:	d101      	bne.n	8016e52 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8016e4e:	2302      	movs	r3, #2
 8016e50:	e02d      	b.n	8016eae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8016e52:	687b      	ldr	r3, [r7, #4]
 8016e54:	2201      	movs	r2, #1
 8016e56:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8016e5a:	687b      	ldr	r3, [r7, #4]
 8016e5c:	2224      	movs	r2, #36	; 0x24
 8016e5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	681b      	ldr	r3, [r3, #0]
 8016e66:	681b      	ldr	r3, [r3, #0]
 8016e68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8016e6a:	687b      	ldr	r3, [r7, #4]
 8016e6c:	681b      	ldr	r3, [r3, #0]
 8016e6e:	681a      	ldr	r2, [r3, #0]
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	681b      	ldr	r3, [r3, #0]
 8016e74:	f022 0201 	bic.w	r2, r2, #1
 8016e78:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	681b      	ldr	r3, [r3, #0]
 8016e7e:	689b      	ldr	r3, [r3, #8]
 8016e80:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8016e84:	687b      	ldr	r3, [r7, #4]
 8016e86:	681b      	ldr	r3, [r3, #0]
 8016e88:	683a      	ldr	r2, [r7, #0]
 8016e8a:	430a      	orrs	r2, r1
 8016e8c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8016e8e:	6878      	ldr	r0, [r7, #4]
 8016e90:	f000 f812 	bl	8016eb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8016e94:	687b      	ldr	r3, [r7, #4]
 8016e96:	681b      	ldr	r3, [r3, #0]
 8016e98:	68fa      	ldr	r2, [r7, #12]
 8016e9a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8016e9c:	687b      	ldr	r3, [r7, #4]
 8016e9e:	2220      	movs	r2, #32
 8016ea0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8016ea4:	687b      	ldr	r3, [r7, #4]
 8016ea6:	2200      	movs	r2, #0
 8016ea8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8016eac:	2300      	movs	r3, #0
}
 8016eae:	4618      	mov	r0, r3
 8016eb0:	3710      	adds	r7, #16
 8016eb2:	46bd      	mov	sp, r7
 8016eb4:	bd80      	pop	{r7, pc}
	...

08016eb8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8016eb8:	b480      	push	{r7}
 8016eba:	b085      	sub	sp, #20
 8016ebc:	af00      	add	r7, sp, #0
 8016ebe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8016ec4:	2b00      	cmp	r3, #0
 8016ec6:	d108      	bne.n	8016eda <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8016ec8:	687b      	ldr	r3, [r7, #4]
 8016eca:	2201      	movs	r2, #1
 8016ecc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8016ed0:	687b      	ldr	r3, [r7, #4]
 8016ed2:	2201      	movs	r2, #1
 8016ed4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8016ed8:	e031      	b.n	8016f3e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8016eda:	2310      	movs	r3, #16
 8016edc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8016ede:	2310      	movs	r3, #16
 8016ee0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	681b      	ldr	r3, [r3, #0]
 8016ee6:	689b      	ldr	r3, [r3, #8]
 8016ee8:	0e5b      	lsrs	r3, r3, #25
 8016eea:	b2db      	uxtb	r3, r3
 8016eec:	f003 0307 	and.w	r3, r3, #7
 8016ef0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8016ef2:	687b      	ldr	r3, [r7, #4]
 8016ef4:	681b      	ldr	r3, [r3, #0]
 8016ef6:	689b      	ldr	r3, [r3, #8]
 8016ef8:	0f5b      	lsrs	r3, r3, #29
 8016efa:	b2db      	uxtb	r3, r3
 8016efc:	f003 0307 	and.w	r3, r3, #7
 8016f00:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8016f02:	7bbb      	ldrb	r3, [r7, #14]
 8016f04:	7b3a      	ldrb	r2, [r7, #12]
 8016f06:	4911      	ldr	r1, [pc, #68]	; (8016f4c <UARTEx_SetNbDataToProcess+0x94>)
 8016f08:	5c8a      	ldrb	r2, [r1, r2]
 8016f0a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8016f0e:	7b3a      	ldrb	r2, [r7, #12]
 8016f10:	490f      	ldr	r1, [pc, #60]	; (8016f50 <UARTEx_SetNbDataToProcess+0x98>)
 8016f12:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8016f14:	fb93 f3f2 	sdiv	r3, r3, r2
 8016f18:	b29a      	uxth	r2, r3
 8016f1a:	687b      	ldr	r3, [r7, #4]
 8016f1c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8016f20:	7bfb      	ldrb	r3, [r7, #15]
 8016f22:	7b7a      	ldrb	r2, [r7, #13]
 8016f24:	4909      	ldr	r1, [pc, #36]	; (8016f4c <UARTEx_SetNbDataToProcess+0x94>)
 8016f26:	5c8a      	ldrb	r2, [r1, r2]
 8016f28:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8016f2c:	7b7a      	ldrb	r2, [r7, #13]
 8016f2e:	4908      	ldr	r1, [pc, #32]	; (8016f50 <UARTEx_SetNbDataToProcess+0x98>)
 8016f30:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8016f32:	fb93 f3f2 	sdiv	r3, r3, r2
 8016f36:	b29a      	uxth	r2, r3
 8016f38:	687b      	ldr	r3, [r7, #4]
 8016f3a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8016f3e:	bf00      	nop
 8016f40:	3714      	adds	r7, #20
 8016f42:	46bd      	mov	sp, r7
 8016f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f48:	4770      	bx	lr
 8016f4a:	bf00      	nop
 8016f4c:	0801b4e4 	.word	0x0801b4e4
 8016f50:	0801b4ec 	.word	0x0801b4ec

08016f54 <__NVIC_SetPriority>:
{
 8016f54:	b480      	push	{r7}
 8016f56:	b083      	sub	sp, #12
 8016f58:	af00      	add	r7, sp, #0
 8016f5a:	4603      	mov	r3, r0
 8016f5c:	6039      	str	r1, [r7, #0]
 8016f5e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8016f60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	db0a      	blt.n	8016f7e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8016f68:	683b      	ldr	r3, [r7, #0]
 8016f6a:	b2da      	uxtb	r2, r3
 8016f6c:	490c      	ldr	r1, [pc, #48]	; (8016fa0 <__NVIC_SetPriority+0x4c>)
 8016f6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016f72:	0112      	lsls	r2, r2, #4
 8016f74:	b2d2      	uxtb	r2, r2
 8016f76:	440b      	add	r3, r1
 8016f78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8016f7c:	e00a      	b.n	8016f94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8016f7e:	683b      	ldr	r3, [r7, #0]
 8016f80:	b2da      	uxtb	r2, r3
 8016f82:	4908      	ldr	r1, [pc, #32]	; (8016fa4 <__NVIC_SetPriority+0x50>)
 8016f84:	88fb      	ldrh	r3, [r7, #6]
 8016f86:	f003 030f 	and.w	r3, r3, #15
 8016f8a:	3b04      	subs	r3, #4
 8016f8c:	0112      	lsls	r2, r2, #4
 8016f8e:	b2d2      	uxtb	r2, r2
 8016f90:	440b      	add	r3, r1
 8016f92:	761a      	strb	r2, [r3, #24]
}
 8016f94:	bf00      	nop
 8016f96:	370c      	adds	r7, #12
 8016f98:	46bd      	mov	sp, r7
 8016f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f9e:	4770      	bx	lr
 8016fa0:	e000e100 	.word	0xe000e100
 8016fa4:	e000ed00 	.word	0xe000ed00

08016fa8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8016fa8:	b580      	push	{r7, lr}
 8016faa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8016fac:	4b05      	ldr	r3, [pc, #20]	; (8016fc4 <SysTick_Handler+0x1c>)
 8016fae:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8016fb0:	f002 faa0 	bl	80194f4 <xTaskGetSchedulerState>
 8016fb4:	4603      	mov	r3, r0
 8016fb6:	2b01      	cmp	r3, #1
 8016fb8:	d001      	beq.n	8016fbe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8016fba:	f003 f8bd 	bl	801a138 <xPortSysTickHandler>
  }
}
 8016fbe:	bf00      	nop
 8016fc0:	bd80      	pop	{r7, pc}
 8016fc2:	bf00      	nop
 8016fc4:	e000e010 	.word	0xe000e010

08016fc8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8016fc8:	b580      	push	{r7, lr}
 8016fca:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8016fcc:	2100      	movs	r1, #0
 8016fce:	f06f 0004 	mvn.w	r0, #4
 8016fd2:	f7ff ffbf 	bl	8016f54 <__NVIC_SetPriority>
#endif
}
 8016fd6:	bf00      	nop
 8016fd8:	bd80      	pop	{r7, pc}
	...

08016fdc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8016fdc:	b480      	push	{r7}
 8016fde:	b083      	sub	sp, #12
 8016fe0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016fe2:	f3ef 8305 	mrs	r3, IPSR
 8016fe6:	603b      	str	r3, [r7, #0]
  return(result);
 8016fe8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8016fea:	2b00      	cmp	r3, #0
 8016fec:	d003      	beq.n	8016ff6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8016fee:	f06f 0305 	mvn.w	r3, #5
 8016ff2:	607b      	str	r3, [r7, #4]
 8016ff4:	e00c      	b.n	8017010 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8016ff6:	4b0a      	ldr	r3, [pc, #40]	; (8017020 <osKernelInitialize+0x44>)
 8016ff8:	681b      	ldr	r3, [r3, #0]
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	d105      	bne.n	801700a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8016ffe:	4b08      	ldr	r3, [pc, #32]	; (8017020 <osKernelInitialize+0x44>)
 8017000:	2201      	movs	r2, #1
 8017002:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8017004:	2300      	movs	r3, #0
 8017006:	607b      	str	r3, [r7, #4]
 8017008:	e002      	b.n	8017010 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801700a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801700e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8017010:	687b      	ldr	r3, [r7, #4]
}
 8017012:	4618      	mov	r0, r3
 8017014:	370c      	adds	r7, #12
 8017016:	46bd      	mov	sp, r7
 8017018:	f85d 7b04 	ldr.w	r7, [sp], #4
 801701c:	4770      	bx	lr
 801701e:	bf00      	nop
 8017020:	2400201c 	.word	0x2400201c

08017024 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8017024:	b580      	push	{r7, lr}
 8017026:	b082      	sub	sp, #8
 8017028:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801702a:	f3ef 8305 	mrs	r3, IPSR
 801702e:	603b      	str	r3, [r7, #0]
  return(result);
 8017030:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8017032:	2b00      	cmp	r3, #0
 8017034:	d003      	beq.n	801703e <osKernelStart+0x1a>
    stat = osErrorISR;
 8017036:	f06f 0305 	mvn.w	r3, #5
 801703a:	607b      	str	r3, [r7, #4]
 801703c:	e010      	b.n	8017060 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 801703e:	4b0b      	ldr	r3, [pc, #44]	; (801706c <osKernelStart+0x48>)
 8017040:	681b      	ldr	r3, [r3, #0]
 8017042:	2b01      	cmp	r3, #1
 8017044:	d109      	bne.n	801705a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8017046:	f7ff ffbf 	bl	8016fc8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801704a:	4b08      	ldr	r3, [pc, #32]	; (801706c <osKernelStart+0x48>)
 801704c:	2202      	movs	r2, #2
 801704e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8017050:	f001 fd54 	bl	8018afc <vTaskStartScheduler>
      stat = osOK;
 8017054:	2300      	movs	r3, #0
 8017056:	607b      	str	r3, [r7, #4]
 8017058:	e002      	b.n	8017060 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801705a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801705e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8017060:	687b      	ldr	r3, [r7, #4]
}
 8017062:	4618      	mov	r0, r3
 8017064:	3708      	adds	r7, #8
 8017066:	46bd      	mov	sp, r7
 8017068:	bd80      	pop	{r7, pc}
 801706a:	bf00      	nop
 801706c:	2400201c 	.word	0x2400201c

08017070 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8017070:	b580      	push	{r7, lr}
 8017072:	b08e      	sub	sp, #56	; 0x38
 8017074:	af04      	add	r7, sp, #16
 8017076:	60f8      	str	r0, [r7, #12]
 8017078:	60b9      	str	r1, [r7, #8]
 801707a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 801707c:	2300      	movs	r3, #0
 801707e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8017080:	f3ef 8305 	mrs	r3, IPSR
 8017084:	617b      	str	r3, [r7, #20]
  return(result);
 8017086:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8017088:	2b00      	cmp	r3, #0
 801708a:	d17e      	bne.n	801718a <osThreadNew+0x11a>
 801708c:	68fb      	ldr	r3, [r7, #12]
 801708e:	2b00      	cmp	r3, #0
 8017090:	d07b      	beq.n	801718a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8017092:	2380      	movs	r3, #128	; 0x80
 8017094:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8017096:	2318      	movs	r3, #24
 8017098:	61fb      	str	r3, [r7, #28]

    name = NULL;
 801709a:	2300      	movs	r3, #0
 801709c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 801709e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80170a2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	2b00      	cmp	r3, #0
 80170a8:	d045      	beq.n	8017136 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80170aa:	687b      	ldr	r3, [r7, #4]
 80170ac:	681b      	ldr	r3, [r3, #0]
 80170ae:	2b00      	cmp	r3, #0
 80170b0:	d002      	beq.n	80170b8 <osThreadNew+0x48>
        name = attr->name;
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	681b      	ldr	r3, [r3, #0]
 80170b6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	699b      	ldr	r3, [r3, #24]
 80170bc:	2b00      	cmp	r3, #0
 80170be:	d002      	beq.n	80170c6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80170c0:	687b      	ldr	r3, [r7, #4]
 80170c2:	699b      	ldr	r3, [r3, #24]
 80170c4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80170c6:	69fb      	ldr	r3, [r7, #28]
 80170c8:	2b00      	cmp	r3, #0
 80170ca:	d008      	beq.n	80170de <osThreadNew+0x6e>
 80170cc:	69fb      	ldr	r3, [r7, #28]
 80170ce:	2b38      	cmp	r3, #56	; 0x38
 80170d0:	d805      	bhi.n	80170de <osThreadNew+0x6e>
 80170d2:	687b      	ldr	r3, [r7, #4]
 80170d4:	685b      	ldr	r3, [r3, #4]
 80170d6:	f003 0301 	and.w	r3, r3, #1
 80170da:	2b00      	cmp	r3, #0
 80170dc:	d001      	beq.n	80170e2 <osThreadNew+0x72>
        return (NULL);
 80170de:	2300      	movs	r3, #0
 80170e0:	e054      	b.n	801718c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80170e2:	687b      	ldr	r3, [r7, #4]
 80170e4:	695b      	ldr	r3, [r3, #20]
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d003      	beq.n	80170f2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80170ea:	687b      	ldr	r3, [r7, #4]
 80170ec:	695b      	ldr	r3, [r3, #20]
 80170ee:	089b      	lsrs	r3, r3, #2
 80170f0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80170f2:	687b      	ldr	r3, [r7, #4]
 80170f4:	689b      	ldr	r3, [r3, #8]
 80170f6:	2b00      	cmp	r3, #0
 80170f8:	d00e      	beq.n	8017118 <osThreadNew+0xa8>
 80170fa:	687b      	ldr	r3, [r7, #4]
 80170fc:	68db      	ldr	r3, [r3, #12]
 80170fe:	2b5b      	cmp	r3, #91	; 0x5b
 8017100:	d90a      	bls.n	8017118 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8017102:	687b      	ldr	r3, [r7, #4]
 8017104:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8017106:	2b00      	cmp	r3, #0
 8017108:	d006      	beq.n	8017118 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801710a:	687b      	ldr	r3, [r7, #4]
 801710c:	695b      	ldr	r3, [r3, #20]
 801710e:	2b00      	cmp	r3, #0
 8017110:	d002      	beq.n	8017118 <osThreadNew+0xa8>
        mem = 1;
 8017112:	2301      	movs	r3, #1
 8017114:	61bb      	str	r3, [r7, #24]
 8017116:	e010      	b.n	801713a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8017118:	687b      	ldr	r3, [r7, #4]
 801711a:	689b      	ldr	r3, [r3, #8]
 801711c:	2b00      	cmp	r3, #0
 801711e:	d10c      	bne.n	801713a <osThreadNew+0xca>
 8017120:	687b      	ldr	r3, [r7, #4]
 8017122:	68db      	ldr	r3, [r3, #12]
 8017124:	2b00      	cmp	r3, #0
 8017126:	d108      	bne.n	801713a <osThreadNew+0xca>
 8017128:	687b      	ldr	r3, [r7, #4]
 801712a:	691b      	ldr	r3, [r3, #16]
 801712c:	2b00      	cmp	r3, #0
 801712e:	d104      	bne.n	801713a <osThreadNew+0xca>
          mem = 0;
 8017130:	2300      	movs	r3, #0
 8017132:	61bb      	str	r3, [r7, #24]
 8017134:	e001      	b.n	801713a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8017136:	2300      	movs	r3, #0
 8017138:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801713a:	69bb      	ldr	r3, [r7, #24]
 801713c:	2b01      	cmp	r3, #1
 801713e:	d110      	bne.n	8017162 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8017140:	687b      	ldr	r3, [r7, #4]
 8017142:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8017144:	687a      	ldr	r2, [r7, #4]
 8017146:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8017148:	9202      	str	r2, [sp, #8]
 801714a:	9301      	str	r3, [sp, #4]
 801714c:	69fb      	ldr	r3, [r7, #28]
 801714e:	9300      	str	r3, [sp, #0]
 8017150:	68bb      	ldr	r3, [r7, #8]
 8017152:	6a3a      	ldr	r2, [r7, #32]
 8017154:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017156:	68f8      	ldr	r0, [r7, #12]
 8017158:	f001 f9f4 	bl	8018544 <xTaskCreateStatic>
 801715c:	4603      	mov	r3, r0
 801715e:	613b      	str	r3, [r7, #16]
 8017160:	e013      	b.n	801718a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8017162:	69bb      	ldr	r3, [r7, #24]
 8017164:	2b00      	cmp	r3, #0
 8017166:	d110      	bne.n	801718a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8017168:	6a3b      	ldr	r3, [r7, #32]
 801716a:	b29a      	uxth	r2, r3
 801716c:	f107 0310 	add.w	r3, r7, #16
 8017170:	9301      	str	r3, [sp, #4]
 8017172:	69fb      	ldr	r3, [r7, #28]
 8017174:	9300      	str	r3, [sp, #0]
 8017176:	68bb      	ldr	r3, [r7, #8]
 8017178:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801717a:	68f8      	ldr	r0, [r7, #12]
 801717c:	f001 fa3f 	bl	80185fe <xTaskCreate>
 8017180:	4603      	mov	r3, r0
 8017182:	2b01      	cmp	r3, #1
 8017184:	d001      	beq.n	801718a <osThreadNew+0x11a>
            hTask = NULL;
 8017186:	2300      	movs	r3, #0
 8017188:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 801718a:	693b      	ldr	r3, [r7, #16]
}
 801718c:	4618      	mov	r0, r3
 801718e:	3728      	adds	r7, #40	; 0x28
 8017190:	46bd      	mov	sp, r7
 8017192:	bd80      	pop	{r7, pc}

08017194 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8017194:	b480      	push	{r7}
 8017196:	b083      	sub	sp, #12
 8017198:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801719a:	f3ef 8305 	mrs	r3, IPSR
 801719e:	603b      	str	r3, [r7, #0]
  return(result);
 80171a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80171a2:	2b00      	cmp	r3, #0
 80171a4:	d003      	beq.n	80171ae <osThreadYield+0x1a>
    stat = osErrorISR;
 80171a6:	f06f 0305 	mvn.w	r3, #5
 80171aa:	607b      	str	r3, [r7, #4]
 80171ac:	e009      	b.n	80171c2 <osThreadYield+0x2e>
  } else {
    stat = osOK;
 80171ae:	2300      	movs	r3, #0
 80171b0:	607b      	str	r3, [r7, #4]
    taskYIELD();
 80171b2:	4b07      	ldr	r3, [pc, #28]	; (80171d0 <osThreadYield+0x3c>)
 80171b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80171b8:	601a      	str	r2, [r3, #0]
 80171ba:	f3bf 8f4f 	dsb	sy
 80171be:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 80171c2:	687b      	ldr	r3, [r7, #4]
}
 80171c4:	4618      	mov	r0, r3
 80171c6:	370c      	adds	r7, #12
 80171c8:	46bd      	mov	sp, r7
 80171ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171ce:	4770      	bx	lr
 80171d0:	e000ed04 	.word	0xe000ed04

080171d4 <osThreadSuspend>:

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 80171d4:	b580      	push	{r7, lr}
 80171d6:	b086      	sub	sp, #24
 80171d8:	af00      	add	r7, sp, #0
 80171da:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80171dc:	687b      	ldr	r3, [r7, #4]
 80171de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80171e0:	f3ef 8305 	mrs	r3, IPSR
 80171e4:	60fb      	str	r3, [r7, #12]
  return(result);
 80171e6:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80171e8:	2b00      	cmp	r3, #0
 80171ea:	d003      	beq.n	80171f4 <osThreadSuspend+0x20>
    stat = osErrorISR;
 80171ec:	f06f 0305 	mvn.w	r3, #5
 80171f0:	617b      	str	r3, [r7, #20]
 80171f2:	e00b      	b.n	801720c <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 80171f4:	693b      	ldr	r3, [r7, #16]
 80171f6:	2b00      	cmp	r3, #0
 80171f8:	d103      	bne.n	8017202 <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 80171fa:	f06f 0303 	mvn.w	r3, #3
 80171fe:	617b      	str	r3, [r7, #20]
 8017200:	e004      	b.n	801720c <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8017202:	2300      	movs	r3, #0
 8017204:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8017206:	6938      	ldr	r0, [r7, #16]
 8017208:	f001 fb72 	bl	80188f0 <vTaskSuspend>
  }

  return (stat);
 801720c:	697b      	ldr	r3, [r7, #20]
}
 801720e:	4618      	mov	r0, r3
 8017210:	3718      	adds	r7, #24
 8017212:	46bd      	mov	sp, r7
 8017214:	bd80      	pop	{r7, pc}

08017216 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8017216:	b580      	push	{r7, lr}
 8017218:	b086      	sub	sp, #24
 801721a:	af00      	add	r7, sp, #0
 801721c:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 801721e:	687b      	ldr	r3, [r7, #4]
 8017220:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8017222:	f3ef 8305 	mrs	r3, IPSR
 8017226:	60fb      	str	r3, [r7, #12]
  return(result);
 8017228:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 801722a:	2b00      	cmp	r3, #0
 801722c:	d003      	beq.n	8017236 <osThreadResume+0x20>
    stat = osErrorISR;
 801722e:	f06f 0305 	mvn.w	r3, #5
 8017232:	617b      	str	r3, [r7, #20]
 8017234:	e00b      	b.n	801724e <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 8017236:	693b      	ldr	r3, [r7, #16]
 8017238:	2b00      	cmp	r3, #0
 801723a:	d103      	bne.n	8017244 <osThreadResume+0x2e>
    stat = osErrorParameter;
 801723c:	f06f 0303 	mvn.w	r3, #3
 8017240:	617b      	str	r3, [r7, #20]
 8017242:	e004      	b.n	801724e <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 8017244:	2300      	movs	r3, #0
 8017246:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 8017248:	6938      	ldr	r0, [r7, #16]
 801724a:	f001 fbf9 	bl	8018a40 <vTaskResume>
  }

  return (stat);
 801724e:	697b      	ldr	r3, [r7, #20]
}
 8017250:	4618      	mov	r0, r3
 8017252:	3718      	adds	r7, #24
 8017254:	46bd      	mov	sp, r7
 8017256:	bd80      	pop	{r7, pc}

08017258 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8017258:	b580      	push	{r7, lr}
 801725a:	b084      	sub	sp, #16
 801725c:	af00      	add	r7, sp, #0
 801725e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8017260:	f3ef 8305 	mrs	r3, IPSR
 8017264:	60bb      	str	r3, [r7, #8]
  return(result);
 8017266:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8017268:	2b00      	cmp	r3, #0
 801726a:	d003      	beq.n	8017274 <osDelay+0x1c>
    stat = osErrorISR;
 801726c:	f06f 0305 	mvn.w	r3, #5
 8017270:	60fb      	str	r3, [r7, #12]
 8017272:	e007      	b.n	8017284 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8017274:	2300      	movs	r3, #0
 8017276:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	2b00      	cmp	r3, #0
 801727c:	d002      	beq.n	8017284 <osDelay+0x2c>
      vTaskDelay(ticks);
 801727e:	6878      	ldr	r0, [r7, #4]
 8017280:	f001 fb02 	bl	8018888 <vTaskDelay>
    }
  }

  return (stat);
 8017284:	68fb      	ldr	r3, [r7, #12]
}
 8017286:	4618      	mov	r0, r3
 8017288:	3710      	adds	r7, #16
 801728a:	46bd      	mov	sp, r7
 801728c:	bd80      	pop	{r7, pc}

0801728e <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 801728e:	b580      	push	{r7, lr}
 8017290:	b086      	sub	sp, #24
 8017292:	af00      	add	r7, sp, #0
 8017294:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8017296:	2300      	movs	r3, #0
 8017298:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801729a:	f3ef 8305 	mrs	r3, IPSR
 801729e:	60fb      	str	r3, [r7, #12]
  return(result);
 80172a0:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 80172a2:	2b00      	cmp	r3, #0
 80172a4:	d12d      	bne.n	8017302 <osEventFlagsNew+0x74>
    mem = -1;
 80172a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80172aa:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	2b00      	cmp	r3, #0
 80172b0:	d015      	beq.n	80172de <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	689b      	ldr	r3, [r3, #8]
 80172b6:	2b00      	cmp	r3, #0
 80172b8:	d006      	beq.n	80172c8 <osEventFlagsNew+0x3a>
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	68db      	ldr	r3, [r3, #12]
 80172be:	2b1f      	cmp	r3, #31
 80172c0:	d902      	bls.n	80172c8 <osEventFlagsNew+0x3a>
        mem = 1;
 80172c2:	2301      	movs	r3, #1
 80172c4:	613b      	str	r3, [r7, #16]
 80172c6:	e00c      	b.n	80172e2 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80172c8:	687b      	ldr	r3, [r7, #4]
 80172ca:	689b      	ldr	r3, [r3, #8]
 80172cc:	2b00      	cmp	r3, #0
 80172ce:	d108      	bne.n	80172e2 <osEventFlagsNew+0x54>
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	68db      	ldr	r3, [r3, #12]
 80172d4:	2b00      	cmp	r3, #0
 80172d6:	d104      	bne.n	80172e2 <osEventFlagsNew+0x54>
          mem = 0;
 80172d8:	2300      	movs	r3, #0
 80172da:	613b      	str	r3, [r7, #16]
 80172dc:	e001      	b.n	80172e2 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80172de:	2300      	movs	r3, #0
 80172e0:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80172e2:	693b      	ldr	r3, [r7, #16]
 80172e4:	2b01      	cmp	r3, #1
 80172e6:	d106      	bne.n	80172f6 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80172e8:	687b      	ldr	r3, [r7, #4]
 80172ea:	689b      	ldr	r3, [r3, #8]
 80172ec:	4618      	mov	r0, r3
 80172ee:	f000 f91d 	bl	801752c <xEventGroupCreateStatic>
 80172f2:	6178      	str	r0, [r7, #20]
 80172f4:	e005      	b.n	8017302 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80172f6:	693b      	ldr	r3, [r7, #16]
 80172f8:	2b00      	cmp	r3, #0
 80172fa:	d102      	bne.n	8017302 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80172fc:	f000 f94d 	bl	801759a <xEventGroupCreate>
 8017300:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8017302:	697b      	ldr	r3, [r7, #20]
}
 8017304:	4618      	mov	r0, r3
 8017306:	3718      	adds	r7, #24
 8017308:	46bd      	mov	sp, r7
 801730a:	bd80      	pop	{r7, pc}

0801730c <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 801730c:	b580      	push	{r7, lr}
 801730e:	b086      	sub	sp, #24
 8017310:	af00      	add	r7, sp, #0
 8017312:	6078      	str	r0, [r7, #4]
 8017314:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8017316:	687b      	ldr	r3, [r7, #4]
 8017318:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 801731a:	693b      	ldr	r3, [r7, #16]
 801731c:	2b00      	cmp	r3, #0
 801731e:	d004      	beq.n	801732a <osEventFlagsSet+0x1e>
 8017320:	683b      	ldr	r3, [r7, #0]
 8017322:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8017326:	2b00      	cmp	r3, #0
 8017328:	d003      	beq.n	8017332 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 801732a:	f06f 0303 	mvn.w	r3, #3
 801732e:	617b      	str	r3, [r7, #20]
 8017330:	e028      	b.n	8017384 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8017332:	f3ef 8305 	mrs	r3, IPSR
 8017336:	60fb      	str	r3, [r7, #12]
  return(result);
 8017338:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801733a:	2b00      	cmp	r3, #0
 801733c:	d01d      	beq.n	801737a <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 801733e:	2300      	movs	r3, #0
 8017340:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8017342:	f107 0308 	add.w	r3, r7, #8
 8017346:	461a      	mov	r2, r3
 8017348:	6839      	ldr	r1, [r7, #0]
 801734a:	6938      	ldr	r0, [r7, #16]
 801734c:	f000 fb46 	bl	80179dc <xEventGroupSetBitsFromISR>
 8017350:	4603      	mov	r3, r0
 8017352:	2b00      	cmp	r3, #0
 8017354:	d103      	bne.n	801735e <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8017356:	f06f 0302 	mvn.w	r3, #2
 801735a:	617b      	str	r3, [r7, #20]
 801735c:	e012      	b.n	8017384 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 801735e:	683b      	ldr	r3, [r7, #0]
 8017360:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8017362:	68bb      	ldr	r3, [r7, #8]
 8017364:	2b00      	cmp	r3, #0
 8017366:	d00d      	beq.n	8017384 <osEventFlagsSet+0x78>
 8017368:	4b09      	ldr	r3, [pc, #36]	; (8017390 <osEventFlagsSet+0x84>)
 801736a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801736e:	601a      	str	r2, [r3, #0]
 8017370:	f3bf 8f4f 	dsb	sy
 8017374:	f3bf 8f6f 	isb	sy
 8017378:	e004      	b.n	8017384 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 801737a:	6839      	ldr	r1, [r7, #0]
 801737c:	6938      	ldr	r0, [r7, #16]
 801737e:	f000 fa65 	bl	801784c <xEventGroupSetBits>
 8017382:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8017384:	697b      	ldr	r3, [r7, #20]
}
 8017386:	4618      	mov	r0, r3
 8017388:	3718      	adds	r7, #24
 801738a:	46bd      	mov	sp, r7
 801738c:	bd80      	pop	{r7, pc}
 801738e:	bf00      	nop
 8017390:	e000ed04 	.word	0xe000ed04

08017394 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8017394:	b580      	push	{r7, lr}
 8017396:	b086      	sub	sp, #24
 8017398:	af00      	add	r7, sp, #0
 801739a:	6078      	str	r0, [r7, #4]
 801739c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 801739e:	687b      	ldr	r3, [r7, #4]
 80173a0:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80173a2:	693b      	ldr	r3, [r7, #16]
 80173a4:	2b00      	cmp	r3, #0
 80173a6:	d004      	beq.n	80173b2 <osEventFlagsClear+0x1e>
 80173a8:	683b      	ldr	r3, [r7, #0]
 80173aa:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80173ae:	2b00      	cmp	r3, #0
 80173b0:	d003      	beq.n	80173ba <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 80173b2:	f06f 0303 	mvn.w	r3, #3
 80173b6:	617b      	str	r3, [r7, #20]
 80173b8:	e019      	b.n	80173ee <osEventFlagsClear+0x5a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80173ba:	f3ef 8305 	mrs	r3, IPSR
 80173be:	60fb      	str	r3, [r7, #12]
  return(result);
 80173c0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80173c2:	2b00      	cmp	r3, #0
 80173c4:	d00e      	beq.n	80173e4 <osEventFlagsClear+0x50>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 80173c6:	6938      	ldr	r0, [r7, #16]
 80173c8:	f000 fa1c 	bl	8017804 <xEventGroupGetBitsFromISR>
 80173cc:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 80173ce:	6839      	ldr	r1, [r7, #0]
 80173d0:	6938      	ldr	r0, [r7, #16]
 80173d2:	f000 fa03 	bl	80177dc <xEventGroupClearBitsFromISR>
 80173d6:	4603      	mov	r3, r0
 80173d8:	2b00      	cmp	r3, #0
 80173da:	d108      	bne.n	80173ee <osEventFlagsClear+0x5a>
      rflags = (uint32_t)osErrorResource;
 80173dc:	f06f 0302 	mvn.w	r3, #2
 80173e0:	617b      	str	r3, [r7, #20]
 80173e2:	e004      	b.n	80173ee <osEventFlagsClear+0x5a>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 80173e4:	6839      	ldr	r1, [r7, #0]
 80173e6:	6938      	ldr	r0, [r7, #16]
 80173e8:	f000 f9c0 	bl	801776c <xEventGroupClearBits>
 80173ec:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 80173ee:	697b      	ldr	r3, [r7, #20]
}
 80173f0:	4618      	mov	r0, r3
 80173f2:	3718      	adds	r7, #24
 80173f4:	46bd      	mov	sp, r7
 80173f6:	bd80      	pop	{r7, pc}

080173f8 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 80173f8:	b580      	push	{r7, lr}
 80173fa:	b08c      	sub	sp, #48	; 0x30
 80173fc:	af02      	add	r7, sp, #8
 80173fe:	60f8      	str	r0, [r7, #12]
 8017400:	60b9      	str	r1, [r7, #8]
 8017402:	607a      	str	r2, [r7, #4]
 8017404:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8017406:	68fb      	ldr	r3, [r7, #12]
 8017408:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 801740a:	69bb      	ldr	r3, [r7, #24]
 801740c:	2b00      	cmp	r3, #0
 801740e:	d004      	beq.n	801741a <osEventFlagsWait+0x22>
 8017410:	68bb      	ldr	r3, [r7, #8]
 8017412:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8017416:	2b00      	cmp	r3, #0
 8017418:	d003      	beq.n	8017422 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 801741a:	f06f 0303 	mvn.w	r3, #3
 801741e:	61fb      	str	r3, [r7, #28]
 8017420:	e04b      	b.n	80174ba <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8017422:	f3ef 8305 	mrs	r3, IPSR
 8017426:	617b      	str	r3, [r7, #20]
  return(result);
 8017428:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 801742a:	2b00      	cmp	r3, #0
 801742c:	d003      	beq.n	8017436 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 801742e:	f06f 0305 	mvn.w	r3, #5
 8017432:	61fb      	str	r3, [r7, #28]
 8017434:	e041      	b.n	80174ba <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8017436:	687b      	ldr	r3, [r7, #4]
 8017438:	f003 0301 	and.w	r3, r3, #1
 801743c:	2b00      	cmp	r3, #0
 801743e:	d002      	beq.n	8017446 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 8017440:	2301      	movs	r3, #1
 8017442:	627b      	str	r3, [r7, #36]	; 0x24
 8017444:	e001      	b.n	801744a <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8017446:	2300      	movs	r3, #0
 8017448:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 801744a:	687b      	ldr	r3, [r7, #4]
 801744c:	f003 0302 	and.w	r3, r3, #2
 8017450:	2b00      	cmp	r3, #0
 8017452:	d002      	beq.n	801745a <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8017454:	2300      	movs	r3, #0
 8017456:	623b      	str	r3, [r7, #32]
 8017458:	e001      	b.n	801745e <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 801745a:	2301      	movs	r3, #1
 801745c:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 801745e:	683b      	ldr	r3, [r7, #0]
 8017460:	9300      	str	r3, [sp, #0]
 8017462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017464:	6a3a      	ldr	r2, [r7, #32]
 8017466:	68b9      	ldr	r1, [r7, #8]
 8017468:	69b8      	ldr	r0, [r7, #24]
 801746a:	f000 f8b1 	bl	80175d0 <xEventGroupWaitBits>
 801746e:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8017470:	687b      	ldr	r3, [r7, #4]
 8017472:	f003 0301 	and.w	r3, r3, #1
 8017476:	2b00      	cmp	r3, #0
 8017478:	d010      	beq.n	801749c <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 801747a:	68ba      	ldr	r2, [r7, #8]
 801747c:	69fb      	ldr	r3, [r7, #28]
 801747e:	4013      	ands	r3, r2
 8017480:	68ba      	ldr	r2, [r7, #8]
 8017482:	429a      	cmp	r2, r3
 8017484:	d019      	beq.n	80174ba <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8017486:	683b      	ldr	r3, [r7, #0]
 8017488:	2b00      	cmp	r3, #0
 801748a:	d003      	beq.n	8017494 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 801748c:	f06f 0301 	mvn.w	r3, #1
 8017490:	61fb      	str	r3, [r7, #28]
 8017492:	e012      	b.n	80174ba <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8017494:	f06f 0302 	mvn.w	r3, #2
 8017498:	61fb      	str	r3, [r7, #28]
 801749a:	e00e      	b.n	80174ba <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 801749c:	68ba      	ldr	r2, [r7, #8]
 801749e:	69fb      	ldr	r3, [r7, #28]
 80174a0:	4013      	ands	r3, r2
 80174a2:	2b00      	cmp	r3, #0
 80174a4:	d109      	bne.n	80174ba <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 80174a6:	683b      	ldr	r3, [r7, #0]
 80174a8:	2b00      	cmp	r3, #0
 80174aa:	d003      	beq.n	80174b4 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 80174ac:	f06f 0301 	mvn.w	r3, #1
 80174b0:	61fb      	str	r3, [r7, #28]
 80174b2:	e002      	b.n	80174ba <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 80174b4:	f06f 0302 	mvn.w	r3, #2
 80174b8:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 80174ba:	69fb      	ldr	r3, [r7, #28]
}
 80174bc:	4618      	mov	r0, r3
 80174be:	3728      	adds	r7, #40	; 0x28
 80174c0:	46bd      	mov	sp, r7
 80174c2:	bd80      	pop	{r7, pc}

080174c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80174c4:	b480      	push	{r7}
 80174c6:	b085      	sub	sp, #20
 80174c8:	af00      	add	r7, sp, #0
 80174ca:	60f8      	str	r0, [r7, #12]
 80174cc:	60b9      	str	r1, [r7, #8]
 80174ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80174d0:	68fb      	ldr	r3, [r7, #12]
 80174d2:	4a07      	ldr	r2, [pc, #28]	; (80174f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80174d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80174d6:	68bb      	ldr	r3, [r7, #8]
 80174d8:	4a06      	ldr	r2, [pc, #24]	; (80174f4 <vApplicationGetIdleTaskMemory+0x30>)
 80174da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80174dc:	687b      	ldr	r3, [r7, #4]
 80174de:	2280      	movs	r2, #128	; 0x80
 80174e0:	601a      	str	r2, [r3, #0]
}
 80174e2:	bf00      	nop
 80174e4:	3714      	adds	r7, #20
 80174e6:	46bd      	mov	sp, r7
 80174e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174ec:	4770      	bx	lr
 80174ee:	bf00      	nop
 80174f0:	24002020 	.word	0x24002020
 80174f4:	2400207c 	.word	0x2400207c

080174f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80174f8:	b480      	push	{r7}
 80174fa:	b085      	sub	sp, #20
 80174fc:	af00      	add	r7, sp, #0
 80174fe:	60f8      	str	r0, [r7, #12]
 8017500:	60b9      	str	r1, [r7, #8]
 8017502:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8017504:	68fb      	ldr	r3, [r7, #12]
 8017506:	4a07      	ldr	r2, [pc, #28]	; (8017524 <vApplicationGetTimerTaskMemory+0x2c>)
 8017508:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801750a:	68bb      	ldr	r3, [r7, #8]
 801750c:	4a06      	ldr	r2, [pc, #24]	; (8017528 <vApplicationGetTimerTaskMemory+0x30>)
 801750e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8017510:	687b      	ldr	r3, [r7, #4]
 8017512:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017516:	601a      	str	r2, [r3, #0]
}
 8017518:	bf00      	nop
 801751a:	3714      	adds	r7, #20
 801751c:	46bd      	mov	sp, r7
 801751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017522:	4770      	bx	lr
 8017524:	2400227c 	.word	0x2400227c
 8017528:	240022d8 	.word	0x240022d8

0801752c <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 801752c:	b580      	push	{r7, lr}
 801752e:	b086      	sub	sp, #24
 8017530:	af00      	add	r7, sp, #0
 8017532:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8017534:	687b      	ldr	r3, [r7, #4]
 8017536:	2b00      	cmp	r3, #0
 8017538:	d10a      	bne.n	8017550 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801753a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801753e:	f383 8811 	msr	BASEPRI, r3
 8017542:	f3bf 8f6f 	isb	sy
 8017546:	f3bf 8f4f 	dsb	sy
 801754a:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801754c:	bf00      	nop
 801754e:	e7fe      	b.n	801754e <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8017550:	2320      	movs	r3, #32
 8017552:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8017554:	68bb      	ldr	r3, [r7, #8]
 8017556:	2b20      	cmp	r3, #32
 8017558:	d00a      	beq.n	8017570 <xEventGroupCreateStatic+0x44>
	__asm volatile
 801755a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801755e:	f383 8811 	msr	BASEPRI, r3
 8017562:	f3bf 8f6f 	isb	sy
 8017566:	f3bf 8f4f 	dsb	sy
 801756a:	60fb      	str	r3, [r7, #12]
}
 801756c:	bf00      	nop
 801756e:	e7fe      	b.n	801756e <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8017574:	697b      	ldr	r3, [r7, #20]
 8017576:	2b00      	cmp	r3, #0
 8017578:	d00a      	beq.n	8017590 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 801757a:	697b      	ldr	r3, [r7, #20]
 801757c:	2200      	movs	r2, #0
 801757e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8017580:	697b      	ldr	r3, [r7, #20]
 8017582:	3304      	adds	r3, #4
 8017584:	4618      	mov	r0, r3
 8017586:	f000 fa3d 	bl	8017a04 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 801758a:	697b      	ldr	r3, [r7, #20]
 801758c:	2201      	movs	r2, #1
 801758e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8017590:	697b      	ldr	r3, [r7, #20]
	}
 8017592:	4618      	mov	r0, r3
 8017594:	3718      	adds	r7, #24
 8017596:	46bd      	mov	sp, r7
 8017598:	bd80      	pop	{r7, pc}

0801759a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 801759a:	b580      	push	{r7, lr}
 801759c:	b082      	sub	sp, #8
 801759e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80175a0:	2020      	movs	r0, #32
 80175a2:	f002 fe59 	bl	801a258 <pvPortMalloc>
 80175a6:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	2b00      	cmp	r3, #0
 80175ac:	d00a      	beq.n	80175c4 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80175ae:	687b      	ldr	r3, [r7, #4]
 80175b0:	2200      	movs	r2, #0
 80175b2:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	3304      	adds	r3, #4
 80175b8:	4618      	mov	r0, r3
 80175ba:	f000 fa23 	bl	8017a04 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80175be:	687b      	ldr	r3, [r7, #4]
 80175c0:	2200      	movs	r2, #0
 80175c2:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80175c4:	687b      	ldr	r3, [r7, #4]
	}
 80175c6:	4618      	mov	r0, r3
 80175c8:	3708      	adds	r7, #8
 80175ca:	46bd      	mov	sp, r7
 80175cc:	bd80      	pop	{r7, pc}
	...

080175d0 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80175d0:	b580      	push	{r7, lr}
 80175d2:	b090      	sub	sp, #64	; 0x40
 80175d4:	af00      	add	r7, sp, #0
 80175d6:	60f8      	str	r0, [r7, #12]
 80175d8:	60b9      	str	r1, [r7, #8]
 80175da:	607a      	str	r2, [r7, #4]
 80175dc:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80175de:	68fb      	ldr	r3, [r7, #12]
 80175e0:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80175e2:	2300      	movs	r3, #0
 80175e4:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80175e6:	2300      	movs	r3, #0
 80175e8:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80175ea:	68fb      	ldr	r3, [r7, #12]
 80175ec:	2b00      	cmp	r3, #0
 80175ee:	d10a      	bne.n	8017606 <xEventGroupWaitBits+0x36>
	__asm volatile
 80175f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80175f4:	f383 8811 	msr	BASEPRI, r3
 80175f8:	f3bf 8f6f 	isb	sy
 80175fc:	f3bf 8f4f 	dsb	sy
 8017600:	623b      	str	r3, [r7, #32]
}
 8017602:	bf00      	nop
 8017604:	e7fe      	b.n	8017604 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8017606:	68bb      	ldr	r3, [r7, #8]
 8017608:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801760c:	2b00      	cmp	r3, #0
 801760e:	d00a      	beq.n	8017626 <xEventGroupWaitBits+0x56>
	__asm volatile
 8017610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017614:	f383 8811 	msr	BASEPRI, r3
 8017618:	f3bf 8f6f 	isb	sy
 801761c:	f3bf 8f4f 	dsb	sy
 8017620:	61fb      	str	r3, [r7, #28]
}
 8017622:	bf00      	nop
 8017624:	e7fe      	b.n	8017624 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8017626:	68bb      	ldr	r3, [r7, #8]
 8017628:	2b00      	cmp	r3, #0
 801762a:	d10a      	bne.n	8017642 <xEventGroupWaitBits+0x72>
	__asm volatile
 801762c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017630:	f383 8811 	msr	BASEPRI, r3
 8017634:	f3bf 8f6f 	isb	sy
 8017638:	f3bf 8f4f 	dsb	sy
 801763c:	61bb      	str	r3, [r7, #24]
}
 801763e:	bf00      	nop
 8017640:	e7fe      	b.n	8017640 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8017642:	f001 ff57 	bl	80194f4 <xTaskGetSchedulerState>
 8017646:	4603      	mov	r3, r0
 8017648:	2b00      	cmp	r3, #0
 801764a:	d102      	bne.n	8017652 <xEventGroupWaitBits+0x82>
 801764c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801764e:	2b00      	cmp	r3, #0
 8017650:	d101      	bne.n	8017656 <xEventGroupWaitBits+0x86>
 8017652:	2301      	movs	r3, #1
 8017654:	e000      	b.n	8017658 <xEventGroupWaitBits+0x88>
 8017656:	2300      	movs	r3, #0
 8017658:	2b00      	cmp	r3, #0
 801765a:	d10a      	bne.n	8017672 <xEventGroupWaitBits+0xa2>
	__asm volatile
 801765c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017660:	f383 8811 	msr	BASEPRI, r3
 8017664:	f3bf 8f6f 	isb	sy
 8017668:	f3bf 8f4f 	dsb	sy
 801766c:	617b      	str	r3, [r7, #20]
}
 801766e:	bf00      	nop
 8017670:	e7fe      	b.n	8017670 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8017672:	f001 faa9 	bl	8018bc8 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8017676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017678:	681b      	ldr	r3, [r3, #0]
 801767a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 801767c:	683a      	ldr	r2, [r7, #0]
 801767e:	68b9      	ldr	r1, [r7, #8]
 8017680:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8017682:	f000 f988 	bl	8017996 <prvTestWaitCondition>
 8017686:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8017688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801768a:	2b00      	cmp	r3, #0
 801768c:	d00e      	beq.n	80176ac <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 801768e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017690:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8017692:	2300      	movs	r3, #0
 8017694:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8017696:	687b      	ldr	r3, [r7, #4]
 8017698:	2b00      	cmp	r3, #0
 801769a:	d028      	beq.n	80176ee <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 801769c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801769e:	681a      	ldr	r2, [r3, #0]
 80176a0:	68bb      	ldr	r3, [r7, #8]
 80176a2:	43db      	mvns	r3, r3
 80176a4:	401a      	ands	r2, r3
 80176a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80176a8:	601a      	str	r2, [r3, #0]
 80176aa:	e020      	b.n	80176ee <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80176ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80176ae:	2b00      	cmp	r3, #0
 80176b0:	d104      	bne.n	80176bc <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80176b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80176b4:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 80176b6:	2301      	movs	r3, #1
 80176b8:	633b      	str	r3, [r7, #48]	; 0x30
 80176ba:	e018      	b.n	80176ee <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	2b00      	cmp	r3, #0
 80176c0:	d003      	beq.n	80176ca <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80176c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80176c8:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80176ca:	683b      	ldr	r3, [r7, #0]
 80176cc:	2b00      	cmp	r3, #0
 80176ce:	d003      	beq.n	80176d8 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80176d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80176d6:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80176d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80176da:	1d18      	adds	r0, r3, #4
 80176dc:	68ba      	ldr	r2, [r7, #8]
 80176de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176e0:	4313      	orrs	r3, r2
 80176e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80176e4:	4619      	mov	r1, r3
 80176e6:	f001 fc7d 	bl	8018fe4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80176ea:	2300      	movs	r3, #0
 80176ec:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80176ee:	f001 fa79 	bl	8018be4 <xTaskResumeAll>
 80176f2:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80176f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80176f6:	2b00      	cmp	r3, #0
 80176f8:	d031      	beq.n	801775e <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 80176fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	d107      	bne.n	8017710 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8017700:	4b19      	ldr	r3, [pc, #100]	; (8017768 <xEventGroupWaitBits+0x198>)
 8017702:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017706:	601a      	str	r2, [r3, #0]
 8017708:	f3bf 8f4f 	dsb	sy
 801770c:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8017710:	f001 ff7c 	bl	801960c <uxTaskResetEventItemValue>
 8017714:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8017716:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801771c:	2b00      	cmp	r3, #0
 801771e:	d11a      	bne.n	8017756 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8017720:	f002 fc78 	bl	801a014 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8017724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017726:	681b      	ldr	r3, [r3, #0]
 8017728:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 801772a:	683a      	ldr	r2, [r7, #0]
 801772c:	68b9      	ldr	r1, [r7, #8]
 801772e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8017730:	f000 f931 	bl	8017996 <prvTestWaitCondition>
 8017734:	4603      	mov	r3, r0
 8017736:	2b00      	cmp	r3, #0
 8017738:	d009      	beq.n	801774e <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 801773a:	687b      	ldr	r3, [r7, #4]
 801773c:	2b00      	cmp	r3, #0
 801773e:	d006      	beq.n	801774e <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8017740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017742:	681a      	ldr	r2, [r3, #0]
 8017744:	68bb      	ldr	r3, [r7, #8]
 8017746:	43db      	mvns	r3, r3
 8017748:	401a      	ands	r2, r3
 801774a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801774c:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 801774e:	2301      	movs	r3, #1
 8017750:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8017752:	f002 fc8f 	bl	801a074 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8017756:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017758:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801775c:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 801775e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8017760:	4618      	mov	r0, r3
 8017762:	3740      	adds	r7, #64	; 0x40
 8017764:	46bd      	mov	sp, r7
 8017766:	bd80      	pop	{r7, pc}
 8017768:	e000ed04 	.word	0xe000ed04

0801776c <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 801776c:	b580      	push	{r7, lr}
 801776e:	b086      	sub	sp, #24
 8017770:	af00      	add	r7, sp, #0
 8017772:	6078      	str	r0, [r7, #4]
 8017774:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8017776:	687b      	ldr	r3, [r7, #4]
 8017778:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 801777a:	687b      	ldr	r3, [r7, #4]
 801777c:	2b00      	cmp	r3, #0
 801777e:	d10a      	bne.n	8017796 <xEventGroupClearBits+0x2a>
	__asm volatile
 8017780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017784:	f383 8811 	msr	BASEPRI, r3
 8017788:	f3bf 8f6f 	isb	sy
 801778c:	f3bf 8f4f 	dsb	sy
 8017790:	60fb      	str	r3, [r7, #12]
}
 8017792:	bf00      	nop
 8017794:	e7fe      	b.n	8017794 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8017796:	683b      	ldr	r3, [r7, #0]
 8017798:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801779c:	2b00      	cmp	r3, #0
 801779e:	d00a      	beq.n	80177b6 <xEventGroupClearBits+0x4a>
	__asm volatile
 80177a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80177a4:	f383 8811 	msr	BASEPRI, r3
 80177a8:	f3bf 8f6f 	isb	sy
 80177ac:	f3bf 8f4f 	dsb	sy
 80177b0:	60bb      	str	r3, [r7, #8]
}
 80177b2:	bf00      	nop
 80177b4:	e7fe      	b.n	80177b4 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 80177b6:	f002 fc2d 	bl	801a014 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 80177ba:	697b      	ldr	r3, [r7, #20]
 80177bc:	681b      	ldr	r3, [r3, #0]
 80177be:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80177c0:	697b      	ldr	r3, [r7, #20]
 80177c2:	681a      	ldr	r2, [r3, #0]
 80177c4:	683b      	ldr	r3, [r7, #0]
 80177c6:	43db      	mvns	r3, r3
 80177c8:	401a      	ands	r2, r3
 80177ca:	697b      	ldr	r3, [r7, #20]
 80177cc:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 80177ce:	f002 fc51 	bl	801a074 <vPortExitCritical>

	return uxReturn;
 80177d2:	693b      	ldr	r3, [r7, #16]
}
 80177d4:	4618      	mov	r0, r3
 80177d6:	3718      	adds	r7, #24
 80177d8:	46bd      	mov	sp, r7
 80177da:	bd80      	pop	{r7, pc}

080177dc <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 80177dc:	b580      	push	{r7, lr}
 80177de:	b084      	sub	sp, #16
 80177e0:	af00      	add	r7, sp, #0
 80177e2:	6078      	str	r0, [r7, #4]
 80177e4:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80177e6:	2300      	movs	r3, #0
 80177e8:	683a      	ldr	r2, [r7, #0]
 80177ea:	6879      	ldr	r1, [r7, #4]
 80177ec:	4804      	ldr	r0, [pc, #16]	; (8017800 <xEventGroupClearBitsFromISR+0x24>)
 80177ee:	f002 fac7 	bl	8019d80 <xTimerPendFunctionCallFromISR>
 80177f2:	60f8      	str	r0, [r7, #12]

		return xReturn;
 80177f4:	68fb      	ldr	r3, [r7, #12]
	}
 80177f6:	4618      	mov	r0, r3
 80177f8:	3710      	adds	r7, #16
 80177fa:	46bd      	mov	sp, r7
 80177fc:	bd80      	pop	{r7, pc}
 80177fe:	bf00      	nop
 8017800:	0801797d 	.word	0x0801797d

08017804 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8017804:	b480      	push	{r7}
 8017806:	b089      	sub	sp, #36	; 0x24
 8017808:	af00      	add	r7, sp, #0
 801780a:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 801780c:	687b      	ldr	r3, [r7, #4]
 801780e:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8017810:	f3ef 8211 	mrs	r2, BASEPRI
 8017814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017818:	f383 8811 	msr	BASEPRI, r3
 801781c:	f3bf 8f6f 	isb	sy
 8017820:	f3bf 8f4f 	dsb	sy
 8017824:	60fa      	str	r2, [r7, #12]
 8017826:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8017828:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801782a:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 801782c:	69fb      	ldr	r3, [r7, #28]
 801782e:	681b      	ldr	r3, [r3, #0]
 8017830:	617b      	str	r3, [r7, #20]
 8017832:	69bb      	ldr	r3, [r7, #24]
 8017834:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8017836:	693b      	ldr	r3, [r7, #16]
 8017838:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801783c:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 801783e:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8017840:	4618      	mov	r0, r3
 8017842:	3724      	adds	r7, #36	; 0x24
 8017844:	46bd      	mov	sp, r7
 8017846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801784a:	4770      	bx	lr

0801784c <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 801784c:	b580      	push	{r7, lr}
 801784e:	b08e      	sub	sp, #56	; 0x38
 8017850:	af00      	add	r7, sp, #0
 8017852:	6078      	str	r0, [r7, #4]
 8017854:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8017856:	2300      	movs	r3, #0
 8017858:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 801785a:	687b      	ldr	r3, [r7, #4]
 801785c:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 801785e:	2300      	movs	r3, #0
 8017860:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8017862:	687b      	ldr	r3, [r7, #4]
 8017864:	2b00      	cmp	r3, #0
 8017866:	d10a      	bne.n	801787e <xEventGroupSetBits+0x32>
	__asm volatile
 8017868:	f04f 0350 	mov.w	r3, #80	; 0x50
 801786c:	f383 8811 	msr	BASEPRI, r3
 8017870:	f3bf 8f6f 	isb	sy
 8017874:	f3bf 8f4f 	dsb	sy
 8017878:	613b      	str	r3, [r7, #16]
}
 801787a:	bf00      	nop
 801787c:	e7fe      	b.n	801787c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 801787e:	683b      	ldr	r3, [r7, #0]
 8017880:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8017884:	2b00      	cmp	r3, #0
 8017886:	d00a      	beq.n	801789e <xEventGroupSetBits+0x52>
	__asm volatile
 8017888:	f04f 0350 	mov.w	r3, #80	; 0x50
 801788c:	f383 8811 	msr	BASEPRI, r3
 8017890:	f3bf 8f6f 	isb	sy
 8017894:	f3bf 8f4f 	dsb	sy
 8017898:	60fb      	str	r3, [r7, #12]
}
 801789a:	bf00      	nop
 801789c:	e7fe      	b.n	801789c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 801789e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80178a0:	3304      	adds	r3, #4
 80178a2:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80178a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80178a6:	3308      	adds	r3, #8
 80178a8:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80178aa:	f001 f98d 	bl	8018bc8 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80178ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80178b0:	68db      	ldr	r3, [r3, #12]
 80178b2:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80178b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80178b6:	681a      	ldr	r2, [r3, #0]
 80178b8:	683b      	ldr	r3, [r7, #0]
 80178ba:	431a      	orrs	r2, r3
 80178bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80178be:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80178c0:	e03c      	b.n	801793c <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80178c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80178c4:	685b      	ldr	r3, [r3, #4]
 80178c6:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80178c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80178ca:	681b      	ldr	r3, [r3, #0]
 80178cc:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80178ce:	2300      	movs	r3, #0
 80178d0:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80178d2:	69bb      	ldr	r3, [r7, #24]
 80178d4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80178d8:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80178da:	69bb      	ldr	r3, [r7, #24]
 80178dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80178e0:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80178e2:	697b      	ldr	r3, [r7, #20]
 80178e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80178e8:	2b00      	cmp	r3, #0
 80178ea:	d108      	bne.n	80178fe <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80178ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80178ee:	681a      	ldr	r2, [r3, #0]
 80178f0:	69bb      	ldr	r3, [r7, #24]
 80178f2:	4013      	ands	r3, r2
 80178f4:	2b00      	cmp	r3, #0
 80178f6:	d00b      	beq.n	8017910 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80178f8:	2301      	movs	r3, #1
 80178fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80178fc:	e008      	b.n	8017910 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80178fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017900:	681a      	ldr	r2, [r3, #0]
 8017902:	69bb      	ldr	r3, [r7, #24]
 8017904:	4013      	ands	r3, r2
 8017906:	69ba      	ldr	r2, [r7, #24]
 8017908:	429a      	cmp	r2, r3
 801790a:	d101      	bne.n	8017910 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 801790c:	2301      	movs	r3, #1
 801790e:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8017910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017912:	2b00      	cmp	r3, #0
 8017914:	d010      	beq.n	8017938 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8017916:	697b      	ldr	r3, [r7, #20]
 8017918:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801791c:	2b00      	cmp	r3, #0
 801791e:	d003      	beq.n	8017928 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8017920:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017922:	69bb      	ldr	r3, [r7, #24]
 8017924:	4313      	orrs	r3, r2
 8017926:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8017928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801792a:	681b      	ldr	r3, [r3, #0]
 801792c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8017930:	4619      	mov	r1, r3
 8017932:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8017934:	f001 fc22 	bl	801917c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8017938:	69fb      	ldr	r3, [r7, #28]
 801793a:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 801793c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801793e:	6a3b      	ldr	r3, [r7, #32]
 8017940:	429a      	cmp	r2, r3
 8017942:	d1be      	bne.n	80178c2 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8017944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017946:	681a      	ldr	r2, [r3, #0]
 8017948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801794a:	43db      	mvns	r3, r3
 801794c:	401a      	ands	r2, r3
 801794e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017950:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8017952:	f001 f947 	bl	8018be4 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8017956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017958:	681b      	ldr	r3, [r3, #0]
}
 801795a:	4618      	mov	r0, r3
 801795c:	3738      	adds	r7, #56	; 0x38
 801795e:	46bd      	mov	sp, r7
 8017960:	bd80      	pop	{r7, pc}

08017962 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8017962:	b580      	push	{r7, lr}
 8017964:	b082      	sub	sp, #8
 8017966:	af00      	add	r7, sp, #0
 8017968:	6078      	str	r0, [r7, #4]
 801796a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 801796c:	6839      	ldr	r1, [r7, #0]
 801796e:	6878      	ldr	r0, [r7, #4]
 8017970:	f7ff ff6c 	bl	801784c <xEventGroupSetBits>
}
 8017974:	bf00      	nop
 8017976:	3708      	adds	r7, #8
 8017978:	46bd      	mov	sp, r7
 801797a:	bd80      	pop	{r7, pc}

0801797c <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 801797c:	b580      	push	{r7, lr}
 801797e:	b082      	sub	sp, #8
 8017980:	af00      	add	r7, sp, #0
 8017982:	6078      	str	r0, [r7, #4]
 8017984:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8017986:	6839      	ldr	r1, [r7, #0]
 8017988:	6878      	ldr	r0, [r7, #4]
 801798a:	f7ff feef 	bl	801776c <xEventGroupClearBits>
}
 801798e:	bf00      	nop
 8017990:	3708      	adds	r7, #8
 8017992:	46bd      	mov	sp, r7
 8017994:	bd80      	pop	{r7, pc}

08017996 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8017996:	b480      	push	{r7}
 8017998:	b087      	sub	sp, #28
 801799a:	af00      	add	r7, sp, #0
 801799c:	60f8      	str	r0, [r7, #12]
 801799e:	60b9      	str	r1, [r7, #8]
 80179a0:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80179a2:	2300      	movs	r3, #0
 80179a4:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80179a6:	687b      	ldr	r3, [r7, #4]
 80179a8:	2b00      	cmp	r3, #0
 80179aa:	d107      	bne.n	80179bc <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80179ac:	68fa      	ldr	r2, [r7, #12]
 80179ae:	68bb      	ldr	r3, [r7, #8]
 80179b0:	4013      	ands	r3, r2
 80179b2:	2b00      	cmp	r3, #0
 80179b4:	d00a      	beq.n	80179cc <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80179b6:	2301      	movs	r3, #1
 80179b8:	617b      	str	r3, [r7, #20]
 80179ba:	e007      	b.n	80179cc <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80179bc:	68fa      	ldr	r2, [r7, #12]
 80179be:	68bb      	ldr	r3, [r7, #8]
 80179c0:	4013      	ands	r3, r2
 80179c2:	68ba      	ldr	r2, [r7, #8]
 80179c4:	429a      	cmp	r2, r3
 80179c6:	d101      	bne.n	80179cc <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80179c8:	2301      	movs	r3, #1
 80179ca:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80179cc:	697b      	ldr	r3, [r7, #20]
}
 80179ce:	4618      	mov	r0, r3
 80179d0:	371c      	adds	r7, #28
 80179d2:	46bd      	mov	sp, r7
 80179d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179d8:	4770      	bx	lr
	...

080179dc <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80179dc:	b580      	push	{r7, lr}
 80179de:	b086      	sub	sp, #24
 80179e0:	af00      	add	r7, sp, #0
 80179e2:	60f8      	str	r0, [r7, #12]
 80179e4:	60b9      	str	r1, [r7, #8]
 80179e6:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80179e8:	687b      	ldr	r3, [r7, #4]
 80179ea:	68ba      	ldr	r2, [r7, #8]
 80179ec:	68f9      	ldr	r1, [r7, #12]
 80179ee:	4804      	ldr	r0, [pc, #16]	; (8017a00 <xEventGroupSetBitsFromISR+0x24>)
 80179f0:	f002 f9c6 	bl	8019d80 <xTimerPendFunctionCallFromISR>
 80179f4:	6178      	str	r0, [r7, #20]

		return xReturn;
 80179f6:	697b      	ldr	r3, [r7, #20]
	}
 80179f8:	4618      	mov	r0, r3
 80179fa:	3718      	adds	r7, #24
 80179fc:	46bd      	mov	sp, r7
 80179fe:	bd80      	pop	{r7, pc}
 8017a00:	08017963 	.word	0x08017963

08017a04 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8017a04:	b480      	push	{r7}
 8017a06:	b083      	sub	sp, #12
 8017a08:	af00      	add	r7, sp, #0
 8017a0a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8017a0c:	687b      	ldr	r3, [r7, #4]
 8017a0e:	f103 0208 	add.w	r2, r3, #8
 8017a12:	687b      	ldr	r3, [r7, #4]
 8017a14:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8017a16:	687b      	ldr	r3, [r7, #4]
 8017a18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8017a1c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8017a1e:	687b      	ldr	r3, [r7, #4]
 8017a20:	f103 0208 	add.w	r2, r3, #8
 8017a24:	687b      	ldr	r3, [r7, #4]
 8017a26:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	f103 0208 	add.w	r2, r3, #8
 8017a2e:	687b      	ldr	r3, [r7, #4]
 8017a30:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8017a32:	687b      	ldr	r3, [r7, #4]
 8017a34:	2200      	movs	r2, #0
 8017a36:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8017a38:	bf00      	nop
 8017a3a:	370c      	adds	r7, #12
 8017a3c:	46bd      	mov	sp, r7
 8017a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a42:	4770      	bx	lr

08017a44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8017a44:	b480      	push	{r7}
 8017a46:	b083      	sub	sp, #12
 8017a48:	af00      	add	r7, sp, #0
 8017a4a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8017a4c:	687b      	ldr	r3, [r7, #4]
 8017a4e:	2200      	movs	r2, #0
 8017a50:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8017a52:	bf00      	nop
 8017a54:	370c      	adds	r7, #12
 8017a56:	46bd      	mov	sp, r7
 8017a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a5c:	4770      	bx	lr

08017a5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8017a5e:	b480      	push	{r7}
 8017a60:	b085      	sub	sp, #20
 8017a62:	af00      	add	r7, sp, #0
 8017a64:	6078      	str	r0, [r7, #4]
 8017a66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8017a68:	687b      	ldr	r3, [r7, #4]
 8017a6a:	685b      	ldr	r3, [r3, #4]
 8017a6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8017a6e:	683b      	ldr	r3, [r7, #0]
 8017a70:	68fa      	ldr	r2, [r7, #12]
 8017a72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8017a74:	68fb      	ldr	r3, [r7, #12]
 8017a76:	689a      	ldr	r2, [r3, #8]
 8017a78:	683b      	ldr	r3, [r7, #0]
 8017a7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8017a7c:	68fb      	ldr	r3, [r7, #12]
 8017a7e:	689b      	ldr	r3, [r3, #8]
 8017a80:	683a      	ldr	r2, [r7, #0]
 8017a82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8017a84:	68fb      	ldr	r3, [r7, #12]
 8017a86:	683a      	ldr	r2, [r7, #0]
 8017a88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8017a8a:	683b      	ldr	r3, [r7, #0]
 8017a8c:	687a      	ldr	r2, [r7, #4]
 8017a8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8017a90:	687b      	ldr	r3, [r7, #4]
 8017a92:	681b      	ldr	r3, [r3, #0]
 8017a94:	1c5a      	adds	r2, r3, #1
 8017a96:	687b      	ldr	r3, [r7, #4]
 8017a98:	601a      	str	r2, [r3, #0]
}
 8017a9a:	bf00      	nop
 8017a9c:	3714      	adds	r7, #20
 8017a9e:	46bd      	mov	sp, r7
 8017aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aa4:	4770      	bx	lr

08017aa6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8017aa6:	b480      	push	{r7}
 8017aa8:	b085      	sub	sp, #20
 8017aaa:	af00      	add	r7, sp, #0
 8017aac:	6078      	str	r0, [r7, #4]
 8017aae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8017ab0:	683b      	ldr	r3, [r7, #0]
 8017ab2:	681b      	ldr	r3, [r3, #0]
 8017ab4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8017ab6:	68bb      	ldr	r3, [r7, #8]
 8017ab8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017abc:	d103      	bne.n	8017ac6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8017abe:	687b      	ldr	r3, [r7, #4]
 8017ac0:	691b      	ldr	r3, [r3, #16]
 8017ac2:	60fb      	str	r3, [r7, #12]
 8017ac4:	e00c      	b.n	8017ae0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8017ac6:	687b      	ldr	r3, [r7, #4]
 8017ac8:	3308      	adds	r3, #8
 8017aca:	60fb      	str	r3, [r7, #12]
 8017acc:	e002      	b.n	8017ad4 <vListInsert+0x2e>
 8017ace:	68fb      	ldr	r3, [r7, #12]
 8017ad0:	685b      	ldr	r3, [r3, #4]
 8017ad2:	60fb      	str	r3, [r7, #12]
 8017ad4:	68fb      	ldr	r3, [r7, #12]
 8017ad6:	685b      	ldr	r3, [r3, #4]
 8017ad8:	681b      	ldr	r3, [r3, #0]
 8017ada:	68ba      	ldr	r2, [r7, #8]
 8017adc:	429a      	cmp	r2, r3
 8017ade:	d2f6      	bcs.n	8017ace <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8017ae0:	68fb      	ldr	r3, [r7, #12]
 8017ae2:	685a      	ldr	r2, [r3, #4]
 8017ae4:	683b      	ldr	r3, [r7, #0]
 8017ae6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8017ae8:	683b      	ldr	r3, [r7, #0]
 8017aea:	685b      	ldr	r3, [r3, #4]
 8017aec:	683a      	ldr	r2, [r7, #0]
 8017aee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8017af0:	683b      	ldr	r3, [r7, #0]
 8017af2:	68fa      	ldr	r2, [r7, #12]
 8017af4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8017af6:	68fb      	ldr	r3, [r7, #12]
 8017af8:	683a      	ldr	r2, [r7, #0]
 8017afa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8017afc:	683b      	ldr	r3, [r7, #0]
 8017afe:	687a      	ldr	r2, [r7, #4]
 8017b00:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8017b02:	687b      	ldr	r3, [r7, #4]
 8017b04:	681b      	ldr	r3, [r3, #0]
 8017b06:	1c5a      	adds	r2, r3, #1
 8017b08:	687b      	ldr	r3, [r7, #4]
 8017b0a:	601a      	str	r2, [r3, #0]
}
 8017b0c:	bf00      	nop
 8017b0e:	3714      	adds	r7, #20
 8017b10:	46bd      	mov	sp, r7
 8017b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b16:	4770      	bx	lr

08017b18 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8017b18:	b480      	push	{r7}
 8017b1a:	b085      	sub	sp, #20
 8017b1c:	af00      	add	r7, sp, #0
 8017b1e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8017b20:	687b      	ldr	r3, [r7, #4]
 8017b22:	691b      	ldr	r3, [r3, #16]
 8017b24:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8017b26:	687b      	ldr	r3, [r7, #4]
 8017b28:	685b      	ldr	r3, [r3, #4]
 8017b2a:	687a      	ldr	r2, [r7, #4]
 8017b2c:	6892      	ldr	r2, [r2, #8]
 8017b2e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8017b30:	687b      	ldr	r3, [r7, #4]
 8017b32:	689b      	ldr	r3, [r3, #8]
 8017b34:	687a      	ldr	r2, [r7, #4]
 8017b36:	6852      	ldr	r2, [r2, #4]
 8017b38:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8017b3a:	68fb      	ldr	r3, [r7, #12]
 8017b3c:	685b      	ldr	r3, [r3, #4]
 8017b3e:	687a      	ldr	r2, [r7, #4]
 8017b40:	429a      	cmp	r2, r3
 8017b42:	d103      	bne.n	8017b4c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8017b44:	687b      	ldr	r3, [r7, #4]
 8017b46:	689a      	ldr	r2, [r3, #8]
 8017b48:	68fb      	ldr	r3, [r7, #12]
 8017b4a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8017b4c:	687b      	ldr	r3, [r7, #4]
 8017b4e:	2200      	movs	r2, #0
 8017b50:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8017b52:	68fb      	ldr	r3, [r7, #12]
 8017b54:	681b      	ldr	r3, [r3, #0]
 8017b56:	1e5a      	subs	r2, r3, #1
 8017b58:	68fb      	ldr	r3, [r7, #12]
 8017b5a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8017b5c:	68fb      	ldr	r3, [r7, #12]
 8017b5e:	681b      	ldr	r3, [r3, #0]
}
 8017b60:	4618      	mov	r0, r3
 8017b62:	3714      	adds	r7, #20
 8017b64:	46bd      	mov	sp, r7
 8017b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b6a:	4770      	bx	lr

08017b6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8017b6c:	b580      	push	{r7, lr}
 8017b6e:	b084      	sub	sp, #16
 8017b70:	af00      	add	r7, sp, #0
 8017b72:	6078      	str	r0, [r7, #4]
 8017b74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8017b76:	687b      	ldr	r3, [r7, #4]
 8017b78:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8017b7a:	68fb      	ldr	r3, [r7, #12]
 8017b7c:	2b00      	cmp	r3, #0
 8017b7e:	d10a      	bne.n	8017b96 <xQueueGenericReset+0x2a>
	__asm volatile
 8017b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b84:	f383 8811 	msr	BASEPRI, r3
 8017b88:	f3bf 8f6f 	isb	sy
 8017b8c:	f3bf 8f4f 	dsb	sy
 8017b90:	60bb      	str	r3, [r7, #8]
}
 8017b92:	bf00      	nop
 8017b94:	e7fe      	b.n	8017b94 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8017b96:	f002 fa3d 	bl	801a014 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8017b9a:	68fb      	ldr	r3, [r7, #12]
 8017b9c:	681a      	ldr	r2, [r3, #0]
 8017b9e:	68fb      	ldr	r3, [r7, #12]
 8017ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017ba2:	68f9      	ldr	r1, [r7, #12]
 8017ba4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8017ba6:	fb01 f303 	mul.w	r3, r1, r3
 8017baa:	441a      	add	r2, r3
 8017bac:	68fb      	ldr	r3, [r7, #12]
 8017bae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8017bb0:	68fb      	ldr	r3, [r7, #12]
 8017bb2:	2200      	movs	r2, #0
 8017bb4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8017bb6:	68fb      	ldr	r3, [r7, #12]
 8017bb8:	681a      	ldr	r2, [r3, #0]
 8017bba:	68fb      	ldr	r3, [r7, #12]
 8017bbc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8017bbe:	68fb      	ldr	r3, [r7, #12]
 8017bc0:	681a      	ldr	r2, [r3, #0]
 8017bc2:	68fb      	ldr	r3, [r7, #12]
 8017bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017bc6:	3b01      	subs	r3, #1
 8017bc8:	68f9      	ldr	r1, [r7, #12]
 8017bca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8017bcc:	fb01 f303 	mul.w	r3, r1, r3
 8017bd0:	441a      	add	r2, r3
 8017bd2:	68fb      	ldr	r3, [r7, #12]
 8017bd4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8017bd6:	68fb      	ldr	r3, [r7, #12]
 8017bd8:	22ff      	movs	r2, #255	; 0xff
 8017bda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8017bde:	68fb      	ldr	r3, [r7, #12]
 8017be0:	22ff      	movs	r2, #255	; 0xff
 8017be2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8017be6:	683b      	ldr	r3, [r7, #0]
 8017be8:	2b00      	cmp	r3, #0
 8017bea:	d114      	bne.n	8017c16 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017bec:	68fb      	ldr	r3, [r7, #12]
 8017bee:	691b      	ldr	r3, [r3, #16]
 8017bf0:	2b00      	cmp	r3, #0
 8017bf2:	d01a      	beq.n	8017c2a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8017bf4:	68fb      	ldr	r3, [r7, #12]
 8017bf6:	3310      	adds	r3, #16
 8017bf8:	4618      	mov	r0, r3
 8017bfa:	f001 fa5b 	bl	80190b4 <xTaskRemoveFromEventList>
 8017bfe:	4603      	mov	r3, r0
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	d012      	beq.n	8017c2a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8017c04:	4b0c      	ldr	r3, [pc, #48]	; (8017c38 <xQueueGenericReset+0xcc>)
 8017c06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017c0a:	601a      	str	r2, [r3, #0]
 8017c0c:	f3bf 8f4f 	dsb	sy
 8017c10:	f3bf 8f6f 	isb	sy
 8017c14:	e009      	b.n	8017c2a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8017c16:	68fb      	ldr	r3, [r7, #12]
 8017c18:	3310      	adds	r3, #16
 8017c1a:	4618      	mov	r0, r3
 8017c1c:	f7ff fef2 	bl	8017a04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8017c20:	68fb      	ldr	r3, [r7, #12]
 8017c22:	3324      	adds	r3, #36	; 0x24
 8017c24:	4618      	mov	r0, r3
 8017c26:	f7ff feed 	bl	8017a04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8017c2a:	f002 fa23 	bl	801a074 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8017c2e:	2301      	movs	r3, #1
}
 8017c30:	4618      	mov	r0, r3
 8017c32:	3710      	adds	r7, #16
 8017c34:	46bd      	mov	sp, r7
 8017c36:	bd80      	pop	{r7, pc}
 8017c38:	e000ed04 	.word	0xe000ed04

08017c3c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8017c3c:	b580      	push	{r7, lr}
 8017c3e:	b08e      	sub	sp, #56	; 0x38
 8017c40:	af02      	add	r7, sp, #8
 8017c42:	60f8      	str	r0, [r7, #12]
 8017c44:	60b9      	str	r1, [r7, #8]
 8017c46:	607a      	str	r2, [r7, #4]
 8017c48:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8017c4a:	68fb      	ldr	r3, [r7, #12]
 8017c4c:	2b00      	cmp	r3, #0
 8017c4e:	d10a      	bne.n	8017c66 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8017c50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017c54:	f383 8811 	msr	BASEPRI, r3
 8017c58:	f3bf 8f6f 	isb	sy
 8017c5c:	f3bf 8f4f 	dsb	sy
 8017c60:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8017c62:	bf00      	nop
 8017c64:	e7fe      	b.n	8017c64 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8017c66:	683b      	ldr	r3, [r7, #0]
 8017c68:	2b00      	cmp	r3, #0
 8017c6a:	d10a      	bne.n	8017c82 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8017c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017c70:	f383 8811 	msr	BASEPRI, r3
 8017c74:	f3bf 8f6f 	isb	sy
 8017c78:	f3bf 8f4f 	dsb	sy
 8017c7c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8017c7e:	bf00      	nop
 8017c80:	e7fe      	b.n	8017c80 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8017c82:	687b      	ldr	r3, [r7, #4]
 8017c84:	2b00      	cmp	r3, #0
 8017c86:	d002      	beq.n	8017c8e <xQueueGenericCreateStatic+0x52>
 8017c88:	68bb      	ldr	r3, [r7, #8]
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	d001      	beq.n	8017c92 <xQueueGenericCreateStatic+0x56>
 8017c8e:	2301      	movs	r3, #1
 8017c90:	e000      	b.n	8017c94 <xQueueGenericCreateStatic+0x58>
 8017c92:	2300      	movs	r3, #0
 8017c94:	2b00      	cmp	r3, #0
 8017c96:	d10a      	bne.n	8017cae <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8017c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017c9c:	f383 8811 	msr	BASEPRI, r3
 8017ca0:	f3bf 8f6f 	isb	sy
 8017ca4:	f3bf 8f4f 	dsb	sy
 8017ca8:	623b      	str	r3, [r7, #32]
}
 8017caa:	bf00      	nop
 8017cac:	e7fe      	b.n	8017cac <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8017cae:	687b      	ldr	r3, [r7, #4]
 8017cb0:	2b00      	cmp	r3, #0
 8017cb2:	d102      	bne.n	8017cba <xQueueGenericCreateStatic+0x7e>
 8017cb4:	68bb      	ldr	r3, [r7, #8]
 8017cb6:	2b00      	cmp	r3, #0
 8017cb8:	d101      	bne.n	8017cbe <xQueueGenericCreateStatic+0x82>
 8017cba:	2301      	movs	r3, #1
 8017cbc:	e000      	b.n	8017cc0 <xQueueGenericCreateStatic+0x84>
 8017cbe:	2300      	movs	r3, #0
 8017cc0:	2b00      	cmp	r3, #0
 8017cc2:	d10a      	bne.n	8017cda <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8017cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017cc8:	f383 8811 	msr	BASEPRI, r3
 8017ccc:	f3bf 8f6f 	isb	sy
 8017cd0:	f3bf 8f4f 	dsb	sy
 8017cd4:	61fb      	str	r3, [r7, #28]
}
 8017cd6:	bf00      	nop
 8017cd8:	e7fe      	b.n	8017cd8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8017cda:	2350      	movs	r3, #80	; 0x50
 8017cdc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8017cde:	697b      	ldr	r3, [r7, #20]
 8017ce0:	2b50      	cmp	r3, #80	; 0x50
 8017ce2:	d00a      	beq.n	8017cfa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8017ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017ce8:	f383 8811 	msr	BASEPRI, r3
 8017cec:	f3bf 8f6f 	isb	sy
 8017cf0:	f3bf 8f4f 	dsb	sy
 8017cf4:	61bb      	str	r3, [r7, #24]
}
 8017cf6:	bf00      	nop
 8017cf8:	e7fe      	b.n	8017cf8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8017cfa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8017cfc:	683b      	ldr	r3, [r7, #0]
 8017cfe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8017d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017d02:	2b00      	cmp	r3, #0
 8017d04:	d00d      	beq.n	8017d22 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8017d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017d08:	2201      	movs	r2, #1
 8017d0a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8017d0e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8017d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017d14:	9300      	str	r3, [sp, #0]
 8017d16:	4613      	mov	r3, r2
 8017d18:	687a      	ldr	r2, [r7, #4]
 8017d1a:	68b9      	ldr	r1, [r7, #8]
 8017d1c:	68f8      	ldr	r0, [r7, #12]
 8017d1e:	f000 f805 	bl	8017d2c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8017d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8017d24:	4618      	mov	r0, r3
 8017d26:	3730      	adds	r7, #48	; 0x30
 8017d28:	46bd      	mov	sp, r7
 8017d2a:	bd80      	pop	{r7, pc}

08017d2c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8017d2c:	b580      	push	{r7, lr}
 8017d2e:	b084      	sub	sp, #16
 8017d30:	af00      	add	r7, sp, #0
 8017d32:	60f8      	str	r0, [r7, #12]
 8017d34:	60b9      	str	r1, [r7, #8]
 8017d36:	607a      	str	r2, [r7, #4]
 8017d38:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8017d3a:	68bb      	ldr	r3, [r7, #8]
 8017d3c:	2b00      	cmp	r3, #0
 8017d3e:	d103      	bne.n	8017d48 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8017d40:	69bb      	ldr	r3, [r7, #24]
 8017d42:	69ba      	ldr	r2, [r7, #24]
 8017d44:	601a      	str	r2, [r3, #0]
 8017d46:	e002      	b.n	8017d4e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8017d48:	69bb      	ldr	r3, [r7, #24]
 8017d4a:	687a      	ldr	r2, [r7, #4]
 8017d4c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8017d4e:	69bb      	ldr	r3, [r7, #24]
 8017d50:	68fa      	ldr	r2, [r7, #12]
 8017d52:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8017d54:	69bb      	ldr	r3, [r7, #24]
 8017d56:	68ba      	ldr	r2, [r7, #8]
 8017d58:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8017d5a:	2101      	movs	r1, #1
 8017d5c:	69b8      	ldr	r0, [r7, #24]
 8017d5e:	f7ff ff05 	bl	8017b6c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8017d62:	69bb      	ldr	r3, [r7, #24]
 8017d64:	78fa      	ldrb	r2, [r7, #3]
 8017d66:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8017d6a:	bf00      	nop
 8017d6c:	3710      	adds	r7, #16
 8017d6e:	46bd      	mov	sp, r7
 8017d70:	bd80      	pop	{r7, pc}
	...

08017d74 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8017d74:	b580      	push	{r7, lr}
 8017d76:	b08e      	sub	sp, #56	; 0x38
 8017d78:	af00      	add	r7, sp, #0
 8017d7a:	60f8      	str	r0, [r7, #12]
 8017d7c:	60b9      	str	r1, [r7, #8]
 8017d7e:	607a      	str	r2, [r7, #4]
 8017d80:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8017d82:	2300      	movs	r3, #0
 8017d84:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8017d86:	68fb      	ldr	r3, [r7, #12]
 8017d88:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8017d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017d8c:	2b00      	cmp	r3, #0
 8017d8e:	d10a      	bne.n	8017da6 <xQueueGenericSend+0x32>
	__asm volatile
 8017d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017d94:	f383 8811 	msr	BASEPRI, r3
 8017d98:	f3bf 8f6f 	isb	sy
 8017d9c:	f3bf 8f4f 	dsb	sy
 8017da0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8017da2:	bf00      	nop
 8017da4:	e7fe      	b.n	8017da4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017da6:	68bb      	ldr	r3, [r7, #8]
 8017da8:	2b00      	cmp	r3, #0
 8017daa:	d103      	bne.n	8017db4 <xQueueGenericSend+0x40>
 8017dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d101      	bne.n	8017db8 <xQueueGenericSend+0x44>
 8017db4:	2301      	movs	r3, #1
 8017db6:	e000      	b.n	8017dba <xQueueGenericSend+0x46>
 8017db8:	2300      	movs	r3, #0
 8017dba:	2b00      	cmp	r3, #0
 8017dbc:	d10a      	bne.n	8017dd4 <xQueueGenericSend+0x60>
	__asm volatile
 8017dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017dc2:	f383 8811 	msr	BASEPRI, r3
 8017dc6:	f3bf 8f6f 	isb	sy
 8017dca:	f3bf 8f4f 	dsb	sy
 8017dce:	627b      	str	r3, [r7, #36]	; 0x24
}
 8017dd0:	bf00      	nop
 8017dd2:	e7fe      	b.n	8017dd2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8017dd4:	683b      	ldr	r3, [r7, #0]
 8017dd6:	2b02      	cmp	r3, #2
 8017dd8:	d103      	bne.n	8017de2 <xQueueGenericSend+0x6e>
 8017dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017dde:	2b01      	cmp	r3, #1
 8017de0:	d101      	bne.n	8017de6 <xQueueGenericSend+0x72>
 8017de2:	2301      	movs	r3, #1
 8017de4:	e000      	b.n	8017de8 <xQueueGenericSend+0x74>
 8017de6:	2300      	movs	r3, #0
 8017de8:	2b00      	cmp	r3, #0
 8017dea:	d10a      	bne.n	8017e02 <xQueueGenericSend+0x8e>
	__asm volatile
 8017dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017df0:	f383 8811 	msr	BASEPRI, r3
 8017df4:	f3bf 8f6f 	isb	sy
 8017df8:	f3bf 8f4f 	dsb	sy
 8017dfc:	623b      	str	r3, [r7, #32]
}
 8017dfe:	bf00      	nop
 8017e00:	e7fe      	b.n	8017e00 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8017e02:	f001 fb77 	bl	80194f4 <xTaskGetSchedulerState>
 8017e06:	4603      	mov	r3, r0
 8017e08:	2b00      	cmp	r3, #0
 8017e0a:	d102      	bne.n	8017e12 <xQueueGenericSend+0x9e>
 8017e0c:	687b      	ldr	r3, [r7, #4]
 8017e0e:	2b00      	cmp	r3, #0
 8017e10:	d101      	bne.n	8017e16 <xQueueGenericSend+0xa2>
 8017e12:	2301      	movs	r3, #1
 8017e14:	e000      	b.n	8017e18 <xQueueGenericSend+0xa4>
 8017e16:	2300      	movs	r3, #0
 8017e18:	2b00      	cmp	r3, #0
 8017e1a:	d10a      	bne.n	8017e32 <xQueueGenericSend+0xbe>
	__asm volatile
 8017e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e20:	f383 8811 	msr	BASEPRI, r3
 8017e24:	f3bf 8f6f 	isb	sy
 8017e28:	f3bf 8f4f 	dsb	sy
 8017e2c:	61fb      	str	r3, [r7, #28]
}
 8017e2e:	bf00      	nop
 8017e30:	e7fe      	b.n	8017e30 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8017e32:	f002 f8ef 	bl	801a014 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8017e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8017e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017e3e:	429a      	cmp	r2, r3
 8017e40:	d302      	bcc.n	8017e48 <xQueueGenericSend+0xd4>
 8017e42:	683b      	ldr	r3, [r7, #0]
 8017e44:	2b02      	cmp	r3, #2
 8017e46:	d129      	bne.n	8017e9c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8017e48:	683a      	ldr	r2, [r7, #0]
 8017e4a:	68b9      	ldr	r1, [r7, #8]
 8017e4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017e4e:	f000 fa0b 	bl	8018268 <prvCopyDataToQueue>
 8017e52:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8017e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017e58:	2b00      	cmp	r3, #0
 8017e5a:	d010      	beq.n	8017e7e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017e5e:	3324      	adds	r3, #36	; 0x24
 8017e60:	4618      	mov	r0, r3
 8017e62:	f001 f927 	bl	80190b4 <xTaskRemoveFromEventList>
 8017e66:	4603      	mov	r3, r0
 8017e68:	2b00      	cmp	r3, #0
 8017e6a:	d013      	beq.n	8017e94 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8017e6c:	4b3f      	ldr	r3, [pc, #252]	; (8017f6c <xQueueGenericSend+0x1f8>)
 8017e6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017e72:	601a      	str	r2, [r3, #0]
 8017e74:	f3bf 8f4f 	dsb	sy
 8017e78:	f3bf 8f6f 	isb	sy
 8017e7c:	e00a      	b.n	8017e94 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8017e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017e80:	2b00      	cmp	r3, #0
 8017e82:	d007      	beq.n	8017e94 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8017e84:	4b39      	ldr	r3, [pc, #228]	; (8017f6c <xQueueGenericSend+0x1f8>)
 8017e86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017e8a:	601a      	str	r2, [r3, #0]
 8017e8c:	f3bf 8f4f 	dsb	sy
 8017e90:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8017e94:	f002 f8ee 	bl	801a074 <vPortExitCritical>
				return pdPASS;
 8017e98:	2301      	movs	r3, #1
 8017e9a:	e063      	b.n	8017f64 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8017e9c:	687b      	ldr	r3, [r7, #4]
 8017e9e:	2b00      	cmp	r3, #0
 8017ea0:	d103      	bne.n	8017eaa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8017ea2:	f002 f8e7 	bl	801a074 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8017ea6:	2300      	movs	r3, #0
 8017ea8:	e05c      	b.n	8017f64 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8017eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017eac:	2b00      	cmp	r3, #0
 8017eae:	d106      	bne.n	8017ebe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8017eb0:	f107 0314 	add.w	r3, r7, #20
 8017eb4:	4618      	mov	r0, r3
 8017eb6:	f001 f9c3 	bl	8019240 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8017eba:	2301      	movs	r3, #1
 8017ebc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8017ebe:	f002 f8d9 	bl	801a074 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8017ec2:	f000 fe81 	bl	8018bc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8017ec6:	f002 f8a5 	bl	801a014 <vPortEnterCritical>
 8017eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ecc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8017ed0:	b25b      	sxtb	r3, r3
 8017ed2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017ed6:	d103      	bne.n	8017ee0 <xQueueGenericSend+0x16c>
 8017ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017eda:	2200      	movs	r2, #0
 8017edc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8017ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ee2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8017ee6:	b25b      	sxtb	r3, r3
 8017ee8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8017eec:	d103      	bne.n	8017ef6 <xQueueGenericSend+0x182>
 8017eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017ef0:	2200      	movs	r2, #0
 8017ef2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8017ef6:	f002 f8bd 	bl	801a074 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8017efa:	1d3a      	adds	r2, r7, #4
 8017efc:	f107 0314 	add.w	r3, r7, #20
 8017f00:	4611      	mov	r1, r2
 8017f02:	4618      	mov	r0, r3
 8017f04:	f001 f9b2 	bl	801926c <xTaskCheckForTimeOut>
 8017f08:	4603      	mov	r3, r0
 8017f0a:	2b00      	cmp	r3, #0
 8017f0c:	d124      	bne.n	8017f58 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8017f0e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017f10:	f000 faa2 	bl	8018458 <prvIsQueueFull>
 8017f14:	4603      	mov	r3, r0
 8017f16:	2b00      	cmp	r3, #0
 8017f18:	d018      	beq.n	8017f4c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8017f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017f1c:	3310      	adds	r3, #16
 8017f1e:	687a      	ldr	r2, [r7, #4]
 8017f20:	4611      	mov	r1, r2
 8017f22:	4618      	mov	r0, r3
 8017f24:	f001 f83a 	bl	8018f9c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8017f28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017f2a:	f000 fa2d 	bl	8018388 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8017f2e:	f000 fe59 	bl	8018be4 <xTaskResumeAll>
 8017f32:	4603      	mov	r3, r0
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	f47f af7c 	bne.w	8017e32 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8017f3a:	4b0c      	ldr	r3, [pc, #48]	; (8017f6c <xQueueGenericSend+0x1f8>)
 8017f3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017f40:	601a      	str	r2, [r3, #0]
 8017f42:	f3bf 8f4f 	dsb	sy
 8017f46:	f3bf 8f6f 	isb	sy
 8017f4a:	e772      	b.n	8017e32 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8017f4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017f4e:	f000 fa1b 	bl	8018388 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8017f52:	f000 fe47 	bl	8018be4 <xTaskResumeAll>
 8017f56:	e76c      	b.n	8017e32 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8017f58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8017f5a:	f000 fa15 	bl	8018388 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8017f5e:	f000 fe41 	bl	8018be4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8017f62:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8017f64:	4618      	mov	r0, r3
 8017f66:	3738      	adds	r7, #56	; 0x38
 8017f68:	46bd      	mov	sp, r7
 8017f6a:	bd80      	pop	{r7, pc}
 8017f6c:	e000ed04 	.word	0xe000ed04

08017f70 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8017f70:	b580      	push	{r7, lr}
 8017f72:	b090      	sub	sp, #64	; 0x40
 8017f74:	af00      	add	r7, sp, #0
 8017f76:	60f8      	str	r0, [r7, #12]
 8017f78:	60b9      	str	r1, [r7, #8]
 8017f7a:	607a      	str	r2, [r7, #4]
 8017f7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8017f7e:	68fb      	ldr	r3, [r7, #12]
 8017f80:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8017f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017f84:	2b00      	cmp	r3, #0
 8017f86:	d10a      	bne.n	8017f9e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8017f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017f8c:	f383 8811 	msr	BASEPRI, r3
 8017f90:	f3bf 8f6f 	isb	sy
 8017f94:	f3bf 8f4f 	dsb	sy
 8017f98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8017f9a:	bf00      	nop
 8017f9c:	e7fe      	b.n	8017f9c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8017f9e:	68bb      	ldr	r3, [r7, #8]
 8017fa0:	2b00      	cmp	r3, #0
 8017fa2:	d103      	bne.n	8017fac <xQueueGenericSendFromISR+0x3c>
 8017fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	d101      	bne.n	8017fb0 <xQueueGenericSendFromISR+0x40>
 8017fac:	2301      	movs	r3, #1
 8017fae:	e000      	b.n	8017fb2 <xQueueGenericSendFromISR+0x42>
 8017fb0:	2300      	movs	r3, #0
 8017fb2:	2b00      	cmp	r3, #0
 8017fb4:	d10a      	bne.n	8017fcc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8017fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017fba:	f383 8811 	msr	BASEPRI, r3
 8017fbe:	f3bf 8f6f 	isb	sy
 8017fc2:	f3bf 8f4f 	dsb	sy
 8017fc6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8017fc8:	bf00      	nop
 8017fca:	e7fe      	b.n	8017fca <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8017fcc:	683b      	ldr	r3, [r7, #0]
 8017fce:	2b02      	cmp	r3, #2
 8017fd0:	d103      	bne.n	8017fda <xQueueGenericSendFromISR+0x6a>
 8017fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8017fd6:	2b01      	cmp	r3, #1
 8017fd8:	d101      	bne.n	8017fde <xQueueGenericSendFromISR+0x6e>
 8017fda:	2301      	movs	r3, #1
 8017fdc:	e000      	b.n	8017fe0 <xQueueGenericSendFromISR+0x70>
 8017fde:	2300      	movs	r3, #0
 8017fe0:	2b00      	cmp	r3, #0
 8017fe2:	d10a      	bne.n	8017ffa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8017fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017fe8:	f383 8811 	msr	BASEPRI, r3
 8017fec:	f3bf 8f6f 	isb	sy
 8017ff0:	f3bf 8f4f 	dsb	sy
 8017ff4:	623b      	str	r3, [r7, #32]
}
 8017ff6:	bf00      	nop
 8017ff8:	e7fe      	b.n	8017ff8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8017ffa:	f002 f8ed 	bl	801a1d8 <vPortValidateInterruptPriority>
	__asm volatile
 8017ffe:	f3ef 8211 	mrs	r2, BASEPRI
 8018002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018006:	f383 8811 	msr	BASEPRI, r3
 801800a:	f3bf 8f6f 	isb	sy
 801800e:	f3bf 8f4f 	dsb	sy
 8018012:	61fa      	str	r2, [r7, #28]
 8018014:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8018016:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8018018:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801801a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801801c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801801e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8018022:	429a      	cmp	r2, r3
 8018024:	d302      	bcc.n	801802c <xQueueGenericSendFromISR+0xbc>
 8018026:	683b      	ldr	r3, [r7, #0]
 8018028:	2b02      	cmp	r3, #2
 801802a:	d12f      	bne.n	801808c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801802c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801802e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8018032:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8018036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801803a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801803c:	683a      	ldr	r2, [r7, #0]
 801803e:	68b9      	ldr	r1, [r7, #8]
 8018040:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8018042:	f000 f911 	bl	8018268 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8018046:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 801804a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801804e:	d112      	bne.n	8018076 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8018050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018054:	2b00      	cmp	r3, #0
 8018056:	d016      	beq.n	8018086 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8018058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801805a:	3324      	adds	r3, #36	; 0x24
 801805c:	4618      	mov	r0, r3
 801805e:	f001 f829 	bl	80190b4 <xTaskRemoveFromEventList>
 8018062:	4603      	mov	r3, r0
 8018064:	2b00      	cmp	r3, #0
 8018066:	d00e      	beq.n	8018086 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8018068:	687b      	ldr	r3, [r7, #4]
 801806a:	2b00      	cmp	r3, #0
 801806c:	d00b      	beq.n	8018086 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801806e:	687b      	ldr	r3, [r7, #4]
 8018070:	2201      	movs	r2, #1
 8018072:	601a      	str	r2, [r3, #0]
 8018074:	e007      	b.n	8018086 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8018076:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801807a:	3301      	adds	r3, #1
 801807c:	b2db      	uxtb	r3, r3
 801807e:	b25a      	sxtb	r2, r3
 8018080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018082:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8018086:	2301      	movs	r3, #1
 8018088:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 801808a:	e001      	b.n	8018090 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801808c:	2300      	movs	r3, #0
 801808e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8018090:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018092:	617b      	str	r3, [r7, #20]
	__asm volatile
 8018094:	697b      	ldr	r3, [r7, #20]
 8018096:	f383 8811 	msr	BASEPRI, r3
}
 801809a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801809c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 801809e:	4618      	mov	r0, r3
 80180a0:	3740      	adds	r7, #64	; 0x40
 80180a2:	46bd      	mov	sp, r7
 80180a4:	bd80      	pop	{r7, pc}
	...

080180a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80180a8:	b580      	push	{r7, lr}
 80180aa:	b08c      	sub	sp, #48	; 0x30
 80180ac:	af00      	add	r7, sp, #0
 80180ae:	60f8      	str	r0, [r7, #12]
 80180b0:	60b9      	str	r1, [r7, #8]
 80180b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80180b4:	2300      	movs	r3, #0
 80180b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80180b8:	68fb      	ldr	r3, [r7, #12]
 80180ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80180bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80180be:	2b00      	cmp	r3, #0
 80180c0:	d10a      	bne.n	80180d8 <xQueueReceive+0x30>
	__asm volatile
 80180c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80180c6:	f383 8811 	msr	BASEPRI, r3
 80180ca:	f3bf 8f6f 	isb	sy
 80180ce:	f3bf 8f4f 	dsb	sy
 80180d2:	623b      	str	r3, [r7, #32]
}
 80180d4:	bf00      	nop
 80180d6:	e7fe      	b.n	80180d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80180d8:	68bb      	ldr	r3, [r7, #8]
 80180da:	2b00      	cmp	r3, #0
 80180dc:	d103      	bne.n	80180e6 <xQueueReceive+0x3e>
 80180de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80180e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80180e2:	2b00      	cmp	r3, #0
 80180e4:	d101      	bne.n	80180ea <xQueueReceive+0x42>
 80180e6:	2301      	movs	r3, #1
 80180e8:	e000      	b.n	80180ec <xQueueReceive+0x44>
 80180ea:	2300      	movs	r3, #0
 80180ec:	2b00      	cmp	r3, #0
 80180ee:	d10a      	bne.n	8018106 <xQueueReceive+0x5e>
	__asm volatile
 80180f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80180f4:	f383 8811 	msr	BASEPRI, r3
 80180f8:	f3bf 8f6f 	isb	sy
 80180fc:	f3bf 8f4f 	dsb	sy
 8018100:	61fb      	str	r3, [r7, #28]
}
 8018102:	bf00      	nop
 8018104:	e7fe      	b.n	8018104 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8018106:	f001 f9f5 	bl	80194f4 <xTaskGetSchedulerState>
 801810a:	4603      	mov	r3, r0
 801810c:	2b00      	cmp	r3, #0
 801810e:	d102      	bne.n	8018116 <xQueueReceive+0x6e>
 8018110:	687b      	ldr	r3, [r7, #4]
 8018112:	2b00      	cmp	r3, #0
 8018114:	d101      	bne.n	801811a <xQueueReceive+0x72>
 8018116:	2301      	movs	r3, #1
 8018118:	e000      	b.n	801811c <xQueueReceive+0x74>
 801811a:	2300      	movs	r3, #0
 801811c:	2b00      	cmp	r3, #0
 801811e:	d10a      	bne.n	8018136 <xQueueReceive+0x8e>
	__asm volatile
 8018120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018124:	f383 8811 	msr	BASEPRI, r3
 8018128:	f3bf 8f6f 	isb	sy
 801812c:	f3bf 8f4f 	dsb	sy
 8018130:	61bb      	str	r3, [r7, #24]
}
 8018132:	bf00      	nop
 8018134:	e7fe      	b.n	8018134 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8018136:	f001 ff6d 	bl	801a014 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801813a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801813c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801813e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8018140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018142:	2b00      	cmp	r3, #0
 8018144:	d01f      	beq.n	8018186 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8018146:	68b9      	ldr	r1, [r7, #8]
 8018148:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801814a:	f000 f8f7 	bl	801833c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801814e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018150:	1e5a      	subs	r2, r3, #1
 8018152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018154:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8018156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018158:	691b      	ldr	r3, [r3, #16]
 801815a:	2b00      	cmp	r3, #0
 801815c:	d00f      	beq.n	801817e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801815e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018160:	3310      	adds	r3, #16
 8018162:	4618      	mov	r0, r3
 8018164:	f000 ffa6 	bl	80190b4 <xTaskRemoveFromEventList>
 8018168:	4603      	mov	r3, r0
 801816a:	2b00      	cmp	r3, #0
 801816c:	d007      	beq.n	801817e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801816e:	4b3d      	ldr	r3, [pc, #244]	; (8018264 <xQueueReceive+0x1bc>)
 8018170:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018174:	601a      	str	r2, [r3, #0]
 8018176:	f3bf 8f4f 	dsb	sy
 801817a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801817e:	f001 ff79 	bl	801a074 <vPortExitCritical>
				return pdPASS;
 8018182:	2301      	movs	r3, #1
 8018184:	e069      	b.n	801825a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8018186:	687b      	ldr	r3, [r7, #4]
 8018188:	2b00      	cmp	r3, #0
 801818a:	d103      	bne.n	8018194 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801818c:	f001 ff72 	bl	801a074 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8018190:	2300      	movs	r3, #0
 8018192:	e062      	b.n	801825a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8018194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018196:	2b00      	cmp	r3, #0
 8018198:	d106      	bne.n	80181a8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801819a:	f107 0310 	add.w	r3, r7, #16
 801819e:	4618      	mov	r0, r3
 80181a0:	f001 f84e 	bl	8019240 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80181a4:	2301      	movs	r3, #1
 80181a6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80181a8:	f001 ff64 	bl	801a074 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80181ac:	f000 fd0c 	bl	8018bc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80181b0:	f001 ff30 	bl	801a014 <vPortEnterCritical>
 80181b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80181ba:	b25b      	sxtb	r3, r3
 80181bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80181c0:	d103      	bne.n	80181ca <xQueueReceive+0x122>
 80181c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181c4:	2200      	movs	r2, #0
 80181c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80181ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80181d0:	b25b      	sxtb	r3, r3
 80181d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80181d6:	d103      	bne.n	80181e0 <xQueueReceive+0x138>
 80181d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181da:	2200      	movs	r2, #0
 80181dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80181e0:	f001 ff48 	bl	801a074 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80181e4:	1d3a      	adds	r2, r7, #4
 80181e6:	f107 0310 	add.w	r3, r7, #16
 80181ea:	4611      	mov	r1, r2
 80181ec:	4618      	mov	r0, r3
 80181ee:	f001 f83d 	bl	801926c <xTaskCheckForTimeOut>
 80181f2:	4603      	mov	r3, r0
 80181f4:	2b00      	cmp	r3, #0
 80181f6:	d123      	bne.n	8018240 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80181f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80181fa:	f000 f917 	bl	801842c <prvIsQueueEmpty>
 80181fe:	4603      	mov	r3, r0
 8018200:	2b00      	cmp	r3, #0
 8018202:	d017      	beq.n	8018234 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8018204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018206:	3324      	adds	r3, #36	; 0x24
 8018208:	687a      	ldr	r2, [r7, #4]
 801820a:	4611      	mov	r1, r2
 801820c:	4618      	mov	r0, r3
 801820e:	f000 fec5 	bl	8018f9c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8018212:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018214:	f000 f8b8 	bl	8018388 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8018218:	f000 fce4 	bl	8018be4 <xTaskResumeAll>
 801821c:	4603      	mov	r3, r0
 801821e:	2b00      	cmp	r3, #0
 8018220:	d189      	bne.n	8018136 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8018222:	4b10      	ldr	r3, [pc, #64]	; (8018264 <xQueueReceive+0x1bc>)
 8018224:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018228:	601a      	str	r2, [r3, #0]
 801822a:	f3bf 8f4f 	dsb	sy
 801822e:	f3bf 8f6f 	isb	sy
 8018232:	e780      	b.n	8018136 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8018234:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018236:	f000 f8a7 	bl	8018388 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801823a:	f000 fcd3 	bl	8018be4 <xTaskResumeAll>
 801823e:	e77a      	b.n	8018136 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8018240:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018242:	f000 f8a1 	bl	8018388 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8018246:	f000 fccd 	bl	8018be4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801824a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801824c:	f000 f8ee 	bl	801842c <prvIsQueueEmpty>
 8018250:	4603      	mov	r3, r0
 8018252:	2b00      	cmp	r3, #0
 8018254:	f43f af6f 	beq.w	8018136 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8018258:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801825a:	4618      	mov	r0, r3
 801825c:	3730      	adds	r7, #48	; 0x30
 801825e:	46bd      	mov	sp, r7
 8018260:	bd80      	pop	{r7, pc}
 8018262:	bf00      	nop
 8018264:	e000ed04 	.word	0xe000ed04

08018268 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8018268:	b580      	push	{r7, lr}
 801826a:	b086      	sub	sp, #24
 801826c:	af00      	add	r7, sp, #0
 801826e:	60f8      	str	r0, [r7, #12]
 8018270:	60b9      	str	r1, [r7, #8]
 8018272:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8018274:	2300      	movs	r3, #0
 8018276:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8018278:	68fb      	ldr	r3, [r7, #12]
 801827a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801827c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801827e:	68fb      	ldr	r3, [r7, #12]
 8018280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018282:	2b00      	cmp	r3, #0
 8018284:	d10d      	bne.n	80182a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8018286:	68fb      	ldr	r3, [r7, #12]
 8018288:	681b      	ldr	r3, [r3, #0]
 801828a:	2b00      	cmp	r3, #0
 801828c:	d14d      	bne.n	801832a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801828e:	68fb      	ldr	r3, [r7, #12]
 8018290:	689b      	ldr	r3, [r3, #8]
 8018292:	4618      	mov	r0, r3
 8018294:	f001 f94c 	bl	8019530 <xTaskPriorityDisinherit>
 8018298:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801829a:	68fb      	ldr	r3, [r7, #12]
 801829c:	2200      	movs	r2, #0
 801829e:	609a      	str	r2, [r3, #8]
 80182a0:	e043      	b.n	801832a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80182a2:	687b      	ldr	r3, [r7, #4]
 80182a4:	2b00      	cmp	r3, #0
 80182a6:	d119      	bne.n	80182dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80182a8:	68fb      	ldr	r3, [r7, #12]
 80182aa:	6858      	ldr	r0, [r3, #4]
 80182ac:	68fb      	ldr	r3, [r7, #12]
 80182ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80182b0:	461a      	mov	r2, r3
 80182b2:	68b9      	ldr	r1, [r7, #8]
 80182b4:	f002 f9e4 	bl	801a680 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80182b8:	68fb      	ldr	r3, [r7, #12]
 80182ba:	685a      	ldr	r2, [r3, #4]
 80182bc:	68fb      	ldr	r3, [r7, #12]
 80182be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80182c0:	441a      	add	r2, r3
 80182c2:	68fb      	ldr	r3, [r7, #12]
 80182c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80182c6:	68fb      	ldr	r3, [r7, #12]
 80182c8:	685a      	ldr	r2, [r3, #4]
 80182ca:	68fb      	ldr	r3, [r7, #12]
 80182cc:	689b      	ldr	r3, [r3, #8]
 80182ce:	429a      	cmp	r2, r3
 80182d0:	d32b      	bcc.n	801832a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80182d2:	68fb      	ldr	r3, [r7, #12]
 80182d4:	681a      	ldr	r2, [r3, #0]
 80182d6:	68fb      	ldr	r3, [r7, #12]
 80182d8:	605a      	str	r2, [r3, #4]
 80182da:	e026      	b.n	801832a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80182dc:	68fb      	ldr	r3, [r7, #12]
 80182de:	68d8      	ldr	r0, [r3, #12]
 80182e0:	68fb      	ldr	r3, [r7, #12]
 80182e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80182e4:	461a      	mov	r2, r3
 80182e6:	68b9      	ldr	r1, [r7, #8]
 80182e8:	f002 f9ca 	bl	801a680 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80182ec:	68fb      	ldr	r3, [r7, #12]
 80182ee:	68da      	ldr	r2, [r3, #12]
 80182f0:	68fb      	ldr	r3, [r7, #12]
 80182f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80182f4:	425b      	negs	r3, r3
 80182f6:	441a      	add	r2, r3
 80182f8:	68fb      	ldr	r3, [r7, #12]
 80182fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80182fc:	68fb      	ldr	r3, [r7, #12]
 80182fe:	68da      	ldr	r2, [r3, #12]
 8018300:	68fb      	ldr	r3, [r7, #12]
 8018302:	681b      	ldr	r3, [r3, #0]
 8018304:	429a      	cmp	r2, r3
 8018306:	d207      	bcs.n	8018318 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8018308:	68fb      	ldr	r3, [r7, #12]
 801830a:	689a      	ldr	r2, [r3, #8]
 801830c:	68fb      	ldr	r3, [r7, #12]
 801830e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018310:	425b      	negs	r3, r3
 8018312:	441a      	add	r2, r3
 8018314:	68fb      	ldr	r3, [r7, #12]
 8018316:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8018318:	687b      	ldr	r3, [r7, #4]
 801831a:	2b02      	cmp	r3, #2
 801831c:	d105      	bne.n	801832a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801831e:	693b      	ldr	r3, [r7, #16]
 8018320:	2b00      	cmp	r3, #0
 8018322:	d002      	beq.n	801832a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8018324:	693b      	ldr	r3, [r7, #16]
 8018326:	3b01      	subs	r3, #1
 8018328:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801832a:	693b      	ldr	r3, [r7, #16]
 801832c:	1c5a      	adds	r2, r3, #1
 801832e:	68fb      	ldr	r3, [r7, #12]
 8018330:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8018332:	697b      	ldr	r3, [r7, #20]
}
 8018334:	4618      	mov	r0, r3
 8018336:	3718      	adds	r7, #24
 8018338:	46bd      	mov	sp, r7
 801833a:	bd80      	pop	{r7, pc}

0801833c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801833c:	b580      	push	{r7, lr}
 801833e:	b082      	sub	sp, #8
 8018340:	af00      	add	r7, sp, #0
 8018342:	6078      	str	r0, [r7, #4]
 8018344:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8018346:	687b      	ldr	r3, [r7, #4]
 8018348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801834a:	2b00      	cmp	r3, #0
 801834c:	d018      	beq.n	8018380 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801834e:	687b      	ldr	r3, [r7, #4]
 8018350:	68da      	ldr	r2, [r3, #12]
 8018352:	687b      	ldr	r3, [r7, #4]
 8018354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018356:	441a      	add	r2, r3
 8018358:	687b      	ldr	r3, [r7, #4]
 801835a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801835c:	687b      	ldr	r3, [r7, #4]
 801835e:	68da      	ldr	r2, [r3, #12]
 8018360:	687b      	ldr	r3, [r7, #4]
 8018362:	689b      	ldr	r3, [r3, #8]
 8018364:	429a      	cmp	r2, r3
 8018366:	d303      	bcc.n	8018370 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8018368:	687b      	ldr	r3, [r7, #4]
 801836a:	681a      	ldr	r2, [r3, #0]
 801836c:	687b      	ldr	r3, [r7, #4]
 801836e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8018370:	687b      	ldr	r3, [r7, #4]
 8018372:	68d9      	ldr	r1, [r3, #12]
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018378:	461a      	mov	r2, r3
 801837a:	6838      	ldr	r0, [r7, #0]
 801837c:	f002 f980 	bl	801a680 <memcpy>
	}
}
 8018380:	bf00      	nop
 8018382:	3708      	adds	r7, #8
 8018384:	46bd      	mov	sp, r7
 8018386:	bd80      	pop	{r7, pc}

08018388 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8018388:	b580      	push	{r7, lr}
 801838a:	b084      	sub	sp, #16
 801838c:	af00      	add	r7, sp, #0
 801838e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8018390:	f001 fe40 	bl	801a014 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8018394:	687b      	ldr	r3, [r7, #4]
 8018396:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801839a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801839c:	e011      	b.n	80183c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801839e:	687b      	ldr	r3, [r7, #4]
 80183a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80183a2:	2b00      	cmp	r3, #0
 80183a4:	d012      	beq.n	80183cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80183a6:	687b      	ldr	r3, [r7, #4]
 80183a8:	3324      	adds	r3, #36	; 0x24
 80183aa:	4618      	mov	r0, r3
 80183ac:	f000 fe82 	bl	80190b4 <xTaskRemoveFromEventList>
 80183b0:	4603      	mov	r3, r0
 80183b2:	2b00      	cmp	r3, #0
 80183b4:	d001      	beq.n	80183ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80183b6:	f000 ffbb 	bl	8019330 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80183ba:	7bfb      	ldrb	r3, [r7, #15]
 80183bc:	3b01      	subs	r3, #1
 80183be:	b2db      	uxtb	r3, r3
 80183c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80183c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80183c6:	2b00      	cmp	r3, #0
 80183c8:	dce9      	bgt.n	801839e <prvUnlockQueue+0x16>
 80183ca:	e000      	b.n	80183ce <prvUnlockQueue+0x46>
					break;
 80183cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80183ce:	687b      	ldr	r3, [r7, #4]
 80183d0:	22ff      	movs	r2, #255	; 0xff
 80183d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80183d6:	f001 fe4d 	bl	801a074 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80183da:	f001 fe1b 	bl	801a014 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80183de:	687b      	ldr	r3, [r7, #4]
 80183e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80183e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80183e6:	e011      	b.n	801840c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80183e8:	687b      	ldr	r3, [r7, #4]
 80183ea:	691b      	ldr	r3, [r3, #16]
 80183ec:	2b00      	cmp	r3, #0
 80183ee:	d012      	beq.n	8018416 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80183f0:	687b      	ldr	r3, [r7, #4]
 80183f2:	3310      	adds	r3, #16
 80183f4:	4618      	mov	r0, r3
 80183f6:	f000 fe5d 	bl	80190b4 <xTaskRemoveFromEventList>
 80183fa:	4603      	mov	r3, r0
 80183fc:	2b00      	cmp	r3, #0
 80183fe:	d001      	beq.n	8018404 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8018400:	f000 ff96 	bl	8019330 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8018404:	7bbb      	ldrb	r3, [r7, #14]
 8018406:	3b01      	subs	r3, #1
 8018408:	b2db      	uxtb	r3, r3
 801840a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801840c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018410:	2b00      	cmp	r3, #0
 8018412:	dce9      	bgt.n	80183e8 <prvUnlockQueue+0x60>
 8018414:	e000      	b.n	8018418 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8018416:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8018418:	687b      	ldr	r3, [r7, #4]
 801841a:	22ff      	movs	r2, #255	; 0xff
 801841c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8018420:	f001 fe28 	bl	801a074 <vPortExitCritical>
}
 8018424:	bf00      	nop
 8018426:	3710      	adds	r7, #16
 8018428:	46bd      	mov	sp, r7
 801842a:	bd80      	pop	{r7, pc}

0801842c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801842c:	b580      	push	{r7, lr}
 801842e:	b084      	sub	sp, #16
 8018430:	af00      	add	r7, sp, #0
 8018432:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8018434:	f001 fdee 	bl	801a014 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801843c:	2b00      	cmp	r3, #0
 801843e:	d102      	bne.n	8018446 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8018440:	2301      	movs	r3, #1
 8018442:	60fb      	str	r3, [r7, #12]
 8018444:	e001      	b.n	801844a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8018446:	2300      	movs	r3, #0
 8018448:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801844a:	f001 fe13 	bl	801a074 <vPortExitCritical>

	return xReturn;
 801844e:	68fb      	ldr	r3, [r7, #12]
}
 8018450:	4618      	mov	r0, r3
 8018452:	3710      	adds	r7, #16
 8018454:	46bd      	mov	sp, r7
 8018456:	bd80      	pop	{r7, pc}

08018458 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8018458:	b580      	push	{r7, lr}
 801845a:	b084      	sub	sp, #16
 801845c:	af00      	add	r7, sp, #0
 801845e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8018460:	f001 fdd8 	bl	801a014 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8018464:	687b      	ldr	r3, [r7, #4]
 8018466:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8018468:	687b      	ldr	r3, [r7, #4]
 801846a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801846c:	429a      	cmp	r2, r3
 801846e:	d102      	bne.n	8018476 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8018470:	2301      	movs	r3, #1
 8018472:	60fb      	str	r3, [r7, #12]
 8018474:	e001      	b.n	801847a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8018476:	2300      	movs	r3, #0
 8018478:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801847a:	f001 fdfb 	bl	801a074 <vPortExitCritical>

	return xReturn;
 801847e:	68fb      	ldr	r3, [r7, #12]
}
 8018480:	4618      	mov	r0, r3
 8018482:	3710      	adds	r7, #16
 8018484:	46bd      	mov	sp, r7
 8018486:	bd80      	pop	{r7, pc}

08018488 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8018488:	b480      	push	{r7}
 801848a:	b085      	sub	sp, #20
 801848c:	af00      	add	r7, sp, #0
 801848e:	6078      	str	r0, [r7, #4]
 8018490:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8018492:	2300      	movs	r3, #0
 8018494:	60fb      	str	r3, [r7, #12]
 8018496:	e014      	b.n	80184c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8018498:	4a0f      	ldr	r2, [pc, #60]	; (80184d8 <vQueueAddToRegistry+0x50>)
 801849a:	68fb      	ldr	r3, [r7, #12]
 801849c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80184a0:	2b00      	cmp	r3, #0
 80184a2:	d10b      	bne.n	80184bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80184a4:	490c      	ldr	r1, [pc, #48]	; (80184d8 <vQueueAddToRegistry+0x50>)
 80184a6:	68fb      	ldr	r3, [r7, #12]
 80184a8:	683a      	ldr	r2, [r7, #0]
 80184aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80184ae:	4a0a      	ldr	r2, [pc, #40]	; (80184d8 <vQueueAddToRegistry+0x50>)
 80184b0:	68fb      	ldr	r3, [r7, #12]
 80184b2:	00db      	lsls	r3, r3, #3
 80184b4:	4413      	add	r3, r2
 80184b6:	687a      	ldr	r2, [r7, #4]
 80184b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80184ba:	e006      	b.n	80184ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80184bc:	68fb      	ldr	r3, [r7, #12]
 80184be:	3301      	adds	r3, #1
 80184c0:	60fb      	str	r3, [r7, #12]
 80184c2:	68fb      	ldr	r3, [r7, #12]
 80184c4:	2b07      	cmp	r3, #7
 80184c6:	d9e7      	bls.n	8018498 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80184c8:	bf00      	nop
 80184ca:	bf00      	nop
 80184cc:	3714      	adds	r7, #20
 80184ce:	46bd      	mov	sp, r7
 80184d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184d4:	4770      	bx	lr
 80184d6:	bf00      	nop
 80184d8:	240026d8 	.word	0x240026d8

080184dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80184dc:	b580      	push	{r7, lr}
 80184de:	b086      	sub	sp, #24
 80184e0:	af00      	add	r7, sp, #0
 80184e2:	60f8      	str	r0, [r7, #12]
 80184e4:	60b9      	str	r1, [r7, #8]
 80184e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80184e8:	68fb      	ldr	r3, [r7, #12]
 80184ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80184ec:	f001 fd92 	bl	801a014 <vPortEnterCritical>
 80184f0:	697b      	ldr	r3, [r7, #20]
 80184f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80184f6:	b25b      	sxtb	r3, r3
 80184f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80184fc:	d103      	bne.n	8018506 <vQueueWaitForMessageRestricted+0x2a>
 80184fe:	697b      	ldr	r3, [r7, #20]
 8018500:	2200      	movs	r2, #0
 8018502:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8018506:	697b      	ldr	r3, [r7, #20]
 8018508:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801850c:	b25b      	sxtb	r3, r3
 801850e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018512:	d103      	bne.n	801851c <vQueueWaitForMessageRestricted+0x40>
 8018514:	697b      	ldr	r3, [r7, #20]
 8018516:	2200      	movs	r2, #0
 8018518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801851c:	f001 fdaa 	bl	801a074 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8018520:	697b      	ldr	r3, [r7, #20]
 8018522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8018524:	2b00      	cmp	r3, #0
 8018526:	d106      	bne.n	8018536 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8018528:	697b      	ldr	r3, [r7, #20]
 801852a:	3324      	adds	r3, #36	; 0x24
 801852c:	687a      	ldr	r2, [r7, #4]
 801852e:	68b9      	ldr	r1, [r7, #8]
 8018530:	4618      	mov	r0, r3
 8018532:	f000 fd93 	bl	801905c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8018536:	6978      	ldr	r0, [r7, #20]
 8018538:	f7ff ff26 	bl	8018388 <prvUnlockQueue>
	}
 801853c:	bf00      	nop
 801853e:	3718      	adds	r7, #24
 8018540:	46bd      	mov	sp, r7
 8018542:	bd80      	pop	{r7, pc}

08018544 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8018544:	b580      	push	{r7, lr}
 8018546:	b08e      	sub	sp, #56	; 0x38
 8018548:	af04      	add	r7, sp, #16
 801854a:	60f8      	str	r0, [r7, #12]
 801854c:	60b9      	str	r1, [r7, #8]
 801854e:	607a      	str	r2, [r7, #4]
 8018550:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8018552:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018554:	2b00      	cmp	r3, #0
 8018556:	d10a      	bne.n	801856e <xTaskCreateStatic+0x2a>
	__asm volatile
 8018558:	f04f 0350 	mov.w	r3, #80	; 0x50
 801855c:	f383 8811 	msr	BASEPRI, r3
 8018560:	f3bf 8f6f 	isb	sy
 8018564:	f3bf 8f4f 	dsb	sy
 8018568:	623b      	str	r3, [r7, #32]
}
 801856a:	bf00      	nop
 801856c:	e7fe      	b.n	801856c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801856e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018570:	2b00      	cmp	r3, #0
 8018572:	d10a      	bne.n	801858a <xTaskCreateStatic+0x46>
	__asm volatile
 8018574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018578:	f383 8811 	msr	BASEPRI, r3
 801857c:	f3bf 8f6f 	isb	sy
 8018580:	f3bf 8f4f 	dsb	sy
 8018584:	61fb      	str	r3, [r7, #28]
}
 8018586:	bf00      	nop
 8018588:	e7fe      	b.n	8018588 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801858a:	235c      	movs	r3, #92	; 0x5c
 801858c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801858e:	693b      	ldr	r3, [r7, #16]
 8018590:	2b5c      	cmp	r3, #92	; 0x5c
 8018592:	d00a      	beq.n	80185aa <xTaskCreateStatic+0x66>
	__asm volatile
 8018594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018598:	f383 8811 	msr	BASEPRI, r3
 801859c:	f3bf 8f6f 	isb	sy
 80185a0:	f3bf 8f4f 	dsb	sy
 80185a4:	61bb      	str	r3, [r7, #24]
}
 80185a6:	bf00      	nop
 80185a8:	e7fe      	b.n	80185a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80185aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80185ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80185ae:	2b00      	cmp	r3, #0
 80185b0:	d01e      	beq.n	80185f0 <xTaskCreateStatic+0xac>
 80185b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80185b4:	2b00      	cmp	r3, #0
 80185b6:	d01b      	beq.n	80185f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80185b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80185ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80185bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80185be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80185c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80185c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80185c4:	2202      	movs	r2, #2
 80185c6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80185ca:	2300      	movs	r3, #0
 80185cc:	9303      	str	r3, [sp, #12]
 80185ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80185d0:	9302      	str	r3, [sp, #8]
 80185d2:	f107 0314 	add.w	r3, r7, #20
 80185d6:	9301      	str	r3, [sp, #4]
 80185d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80185da:	9300      	str	r3, [sp, #0]
 80185dc:	683b      	ldr	r3, [r7, #0]
 80185de:	687a      	ldr	r2, [r7, #4]
 80185e0:	68b9      	ldr	r1, [r7, #8]
 80185e2:	68f8      	ldr	r0, [r7, #12]
 80185e4:	f000 f850 	bl	8018688 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80185e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80185ea:	f000 f8dd 	bl	80187a8 <prvAddNewTaskToReadyList>
 80185ee:	e001      	b.n	80185f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80185f0:	2300      	movs	r3, #0
 80185f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80185f4:	697b      	ldr	r3, [r7, #20]
	}
 80185f6:	4618      	mov	r0, r3
 80185f8:	3728      	adds	r7, #40	; 0x28
 80185fa:	46bd      	mov	sp, r7
 80185fc:	bd80      	pop	{r7, pc}

080185fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80185fe:	b580      	push	{r7, lr}
 8018600:	b08c      	sub	sp, #48	; 0x30
 8018602:	af04      	add	r7, sp, #16
 8018604:	60f8      	str	r0, [r7, #12]
 8018606:	60b9      	str	r1, [r7, #8]
 8018608:	603b      	str	r3, [r7, #0]
 801860a:	4613      	mov	r3, r2
 801860c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801860e:	88fb      	ldrh	r3, [r7, #6]
 8018610:	009b      	lsls	r3, r3, #2
 8018612:	4618      	mov	r0, r3
 8018614:	f001 fe20 	bl	801a258 <pvPortMalloc>
 8018618:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801861a:	697b      	ldr	r3, [r7, #20]
 801861c:	2b00      	cmp	r3, #0
 801861e:	d00e      	beq.n	801863e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8018620:	205c      	movs	r0, #92	; 0x5c
 8018622:	f001 fe19 	bl	801a258 <pvPortMalloc>
 8018626:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8018628:	69fb      	ldr	r3, [r7, #28]
 801862a:	2b00      	cmp	r3, #0
 801862c:	d003      	beq.n	8018636 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801862e:	69fb      	ldr	r3, [r7, #28]
 8018630:	697a      	ldr	r2, [r7, #20]
 8018632:	631a      	str	r2, [r3, #48]	; 0x30
 8018634:	e005      	b.n	8018642 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8018636:	6978      	ldr	r0, [r7, #20]
 8018638:	f001 feda 	bl	801a3f0 <vPortFree>
 801863c:	e001      	b.n	8018642 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801863e:	2300      	movs	r3, #0
 8018640:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8018642:	69fb      	ldr	r3, [r7, #28]
 8018644:	2b00      	cmp	r3, #0
 8018646:	d017      	beq.n	8018678 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8018648:	69fb      	ldr	r3, [r7, #28]
 801864a:	2200      	movs	r2, #0
 801864c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8018650:	88fa      	ldrh	r2, [r7, #6]
 8018652:	2300      	movs	r3, #0
 8018654:	9303      	str	r3, [sp, #12]
 8018656:	69fb      	ldr	r3, [r7, #28]
 8018658:	9302      	str	r3, [sp, #8]
 801865a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801865c:	9301      	str	r3, [sp, #4]
 801865e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018660:	9300      	str	r3, [sp, #0]
 8018662:	683b      	ldr	r3, [r7, #0]
 8018664:	68b9      	ldr	r1, [r7, #8]
 8018666:	68f8      	ldr	r0, [r7, #12]
 8018668:	f000 f80e 	bl	8018688 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801866c:	69f8      	ldr	r0, [r7, #28]
 801866e:	f000 f89b 	bl	80187a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8018672:	2301      	movs	r3, #1
 8018674:	61bb      	str	r3, [r7, #24]
 8018676:	e002      	b.n	801867e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8018678:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801867c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801867e:	69bb      	ldr	r3, [r7, #24]
	}
 8018680:	4618      	mov	r0, r3
 8018682:	3720      	adds	r7, #32
 8018684:	46bd      	mov	sp, r7
 8018686:	bd80      	pop	{r7, pc}

08018688 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8018688:	b580      	push	{r7, lr}
 801868a:	b088      	sub	sp, #32
 801868c:	af00      	add	r7, sp, #0
 801868e:	60f8      	str	r0, [r7, #12]
 8018690:	60b9      	str	r1, [r7, #8]
 8018692:	607a      	str	r2, [r7, #4]
 8018694:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8018696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018698:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801869a:	687b      	ldr	r3, [r7, #4]
 801869c:	009b      	lsls	r3, r3, #2
 801869e:	461a      	mov	r2, r3
 80186a0:	21a5      	movs	r1, #165	; 0xa5
 80186a2:	f001 fffb 	bl	801a69c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80186a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80186a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80186aa:	6879      	ldr	r1, [r7, #4]
 80186ac:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80186b0:	440b      	add	r3, r1
 80186b2:	009b      	lsls	r3, r3, #2
 80186b4:	4413      	add	r3, r2
 80186b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80186b8:	69bb      	ldr	r3, [r7, #24]
 80186ba:	f023 0307 	bic.w	r3, r3, #7
 80186be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80186c0:	69bb      	ldr	r3, [r7, #24]
 80186c2:	f003 0307 	and.w	r3, r3, #7
 80186c6:	2b00      	cmp	r3, #0
 80186c8:	d00a      	beq.n	80186e0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80186ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80186ce:	f383 8811 	msr	BASEPRI, r3
 80186d2:	f3bf 8f6f 	isb	sy
 80186d6:	f3bf 8f4f 	dsb	sy
 80186da:	617b      	str	r3, [r7, #20]
}
 80186dc:	bf00      	nop
 80186de:	e7fe      	b.n	80186de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80186e0:	68bb      	ldr	r3, [r7, #8]
 80186e2:	2b00      	cmp	r3, #0
 80186e4:	d01f      	beq.n	8018726 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80186e6:	2300      	movs	r3, #0
 80186e8:	61fb      	str	r3, [r7, #28]
 80186ea:	e012      	b.n	8018712 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80186ec:	68ba      	ldr	r2, [r7, #8]
 80186ee:	69fb      	ldr	r3, [r7, #28]
 80186f0:	4413      	add	r3, r2
 80186f2:	7819      	ldrb	r1, [r3, #0]
 80186f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80186f6:	69fb      	ldr	r3, [r7, #28]
 80186f8:	4413      	add	r3, r2
 80186fa:	3334      	adds	r3, #52	; 0x34
 80186fc:	460a      	mov	r2, r1
 80186fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8018700:	68ba      	ldr	r2, [r7, #8]
 8018702:	69fb      	ldr	r3, [r7, #28]
 8018704:	4413      	add	r3, r2
 8018706:	781b      	ldrb	r3, [r3, #0]
 8018708:	2b00      	cmp	r3, #0
 801870a:	d006      	beq.n	801871a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801870c:	69fb      	ldr	r3, [r7, #28]
 801870e:	3301      	adds	r3, #1
 8018710:	61fb      	str	r3, [r7, #28]
 8018712:	69fb      	ldr	r3, [r7, #28]
 8018714:	2b0f      	cmp	r3, #15
 8018716:	d9e9      	bls.n	80186ec <prvInitialiseNewTask+0x64>
 8018718:	e000      	b.n	801871c <prvInitialiseNewTask+0x94>
			{
				break;
 801871a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801871c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801871e:	2200      	movs	r2, #0
 8018720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8018724:	e003      	b.n	801872e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8018726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018728:	2200      	movs	r2, #0
 801872a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801872e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018730:	2b37      	cmp	r3, #55	; 0x37
 8018732:	d901      	bls.n	8018738 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8018734:	2337      	movs	r3, #55	; 0x37
 8018736:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8018738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801873a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801873c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801873e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018740:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018742:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8018744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018746:	2200      	movs	r2, #0
 8018748:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801874a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801874c:	3304      	adds	r3, #4
 801874e:	4618      	mov	r0, r3
 8018750:	f7ff f978 	bl	8017a44 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8018754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018756:	3318      	adds	r3, #24
 8018758:	4618      	mov	r0, r3
 801875a:	f7ff f973 	bl	8017a44 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801875e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018762:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018766:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801876a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801876c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801876e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018770:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018772:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8018774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018776:	2200      	movs	r2, #0
 8018778:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801877a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801877c:	2200      	movs	r2, #0
 801877e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8018782:	683a      	ldr	r2, [r7, #0]
 8018784:	68f9      	ldr	r1, [r7, #12]
 8018786:	69b8      	ldr	r0, [r7, #24]
 8018788:	f001 fb1a 	bl	8019dc0 <pxPortInitialiseStack>
 801878c:	4602      	mov	r2, r0
 801878e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018790:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8018792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018794:	2b00      	cmp	r3, #0
 8018796:	d002      	beq.n	801879e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8018798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801879a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801879c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801879e:	bf00      	nop
 80187a0:	3720      	adds	r7, #32
 80187a2:	46bd      	mov	sp, r7
 80187a4:	bd80      	pop	{r7, pc}
	...

080187a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80187a8:	b580      	push	{r7, lr}
 80187aa:	b082      	sub	sp, #8
 80187ac:	af00      	add	r7, sp, #0
 80187ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80187b0:	f001 fc30 	bl	801a014 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80187b4:	4b2d      	ldr	r3, [pc, #180]	; (801886c <prvAddNewTaskToReadyList+0xc4>)
 80187b6:	681b      	ldr	r3, [r3, #0]
 80187b8:	3301      	adds	r3, #1
 80187ba:	4a2c      	ldr	r2, [pc, #176]	; (801886c <prvAddNewTaskToReadyList+0xc4>)
 80187bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80187be:	4b2c      	ldr	r3, [pc, #176]	; (8018870 <prvAddNewTaskToReadyList+0xc8>)
 80187c0:	681b      	ldr	r3, [r3, #0]
 80187c2:	2b00      	cmp	r3, #0
 80187c4:	d109      	bne.n	80187da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80187c6:	4a2a      	ldr	r2, [pc, #168]	; (8018870 <prvAddNewTaskToReadyList+0xc8>)
 80187c8:	687b      	ldr	r3, [r7, #4]
 80187ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80187cc:	4b27      	ldr	r3, [pc, #156]	; (801886c <prvAddNewTaskToReadyList+0xc4>)
 80187ce:	681b      	ldr	r3, [r3, #0]
 80187d0:	2b01      	cmp	r3, #1
 80187d2:	d110      	bne.n	80187f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80187d4:	f000 fdd0 	bl	8019378 <prvInitialiseTaskLists>
 80187d8:	e00d      	b.n	80187f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80187da:	4b26      	ldr	r3, [pc, #152]	; (8018874 <prvAddNewTaskToReadyList+0xcc>)
 80187dc:	681b      	ldr	r3, [r3, #0]
 80187de:	2b00      	cmp	r3, #0
 80187e0:	d109      	bne.n	80187f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80187e2:	4b23      	ldr	r3, [pc, #140]	; (8018870 <prvAddNewTaskToReadyList+0xc8>)
 80187e4:	681b      	ldr	r3, [r3, #0]
 80187e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80187e8:	687b      	ldr	r3, [r7, #4]
 80187ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80187ec:	429a      	cmp	r2, r3
 80187ee:	d802      	bhi.n	80187f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80187f0:	4a1f      	ldr	r2, [pc, #124]	; (8018870 <prvAddNewTaskToReadyList+0xc8>)
 80187f2:	687b      	ldr	r3, [r7, #4]
 80187f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80187f6:	4b20      	ldr	r3, [pc, #128]	; (8018878 <prvAddNewTaskToReadyList+0xd0>)
 80187f8:	681b      	ldr	r3, [r3, #0]
 80187fa:	3301      	adds	r3, #1
 80187fc:	4a1e      	ldr	r2, [pc, #120]	; (8018878 <prvAddNewTaskToReadyList+0xd0>)
 80187fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8018800:	4b1d      	ldr	r3, [pc, #116]	; (8018878 <prvAddNewTaskToReadyList+0xd0>)
 8018802:	681a      	ldr	r2, [r3, #0]
 8018804:	687b      	ldr	r3, [r7, #4]
 8018806:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8018808:	687b      	ldr	r3, [r7, #4]
 801880a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801880c:	4b1b      	ldr	r3, [pc, #108]	; (801887c <prvAddNewTaskToReadyList+0xd4>)
 801880e:	681b      	ldr	r3, [r3, #0]
 8018810:	429a      	cmp	r2, r3
 8018812:	d903      	bls.n	801881c <prvAddNewTaskToReadyList+0x74>
 8018814:	687b      	ldr	r3, [r7, #4]
 8018816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018818:	4a18      	ldr	r2, [pc, #96]	; (801887c <prvAddNewTaskToReadyList+0xd4>)
 801881a:	6013      	str	r3, [r2, #0]
 801881c:	687b      	ldr	r3, [r7, #4]
 801881e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018820:	4613      	mov	r3, r2
 8018822:	009b      	lsls	r3, r3, #2
 8018824:	4413      	add	r3, r2
 8018826:	009b      	lsls	r3, r3, #2
 8018828:	4a15      	ldr	r2, [pc, #84]	; (8018880 <prvAddNewTaskToReadyList+0xd8>)
 801882a:	441a      	add	r2, r3
 801882c:	687b      	ldr	r3, [r7, #4]
 801882e:	3304      	adds	r3, #4
 8018830:	4619      	mov	r1, r3
 8018832:	4610      	mov	r0, r2
 8018834:	f7ff f913 	bl	8017a5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8018838:	f001 fc1c 	bl	801a074 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801883c:	4b0d      	ldr	r3, [pc, #52]	; (8018874 <prvAddNewTaskToReadyList+0xcc>)
 801883e:	681b      	ldr	r3, [r3, #0]
 8018840:	2b00      	cmp	r3, #0
 8018842:	d00e      	beq.n	8018862 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8018844:	4b0a      	ldr	r3, [pc, #40]	; (8018870 <prvAddNewTaskToReadyList+0xc8>)
 8018846:	681b      	ldr	r3, [r3, #0]
 8018848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801884a:	687b      	ldr	r3, [r7, #4]
 801884c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801884e:	429a      	cmp	r2, r3
 8018850:	d207      	bcs.n	8018862 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8018852:	4b0c      	ldr	r3, [pc, #48]	; (8018884 <prvAddNewTaskToReadyList+0xdc>)
 8018854:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018858:	601a      	str	r2, [r3, #0]
 801885a:	f3bf 8f4f 	dsb	sy
 801885e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8018862:	bf00      	nop
 8018864:	3708      	adds	r7, #8
 8018866:	46bd      	mov	sp, r7
 8018868:	bd80      	pop	{r7, pc}
 801886a:	bf00      	nop
 801886c:	24002bec 	.word	0x24002bec
 8018870:	24002718 	.word	0x24002718
 8018874:	24002bf8 	.word	0x24002bf8
 8018878:	24002c08 	.word	0x24002c08
 801887c:	24002bf4 	.word	0x24002bf4
 8018880:	2400271c 	.word	0x2400271c
 8018884:	e000ed04 	.word	0xe000ed04

08018888 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8018888:	b580      	push	{r7, lr}
 801888a:	b084      	sub	sp, #16
 801888c:	af00      	add	r7, sp, #0
 801888e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8018890:	2300      	movs	r3, #0
 8018892:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8018894:	687b      	ldr	r3, [r7, #4]
 8018896:	2b00      	cmp	r3, #0
 8018898:	d017      	beq.n	80188ca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801889a:	4b13      	ldr	r3, [pc, #76]	; (80188e8 <vTaskDelay+0x60>)
 801889c:	681b      	ldr	r3, [r3, #0]
 801889e:	2b00      	cmp	r3, #0
 80188a0:	d00a      	beq.n	80188b8 <vTaskDelay+0x30>
	__asm volatile
 80188a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80188a6:	f383 8811 	msr	BASEPRI, r3
 80188aa:	f3bf 8f6f 	isb	sy
 80188ae:	f3bf 8f4f 	dsb	sy
 80188b2:	60bb      	str	r3, [r7, #8]
}
 80188b4:	bf00      	nop
 80188b6:	e7fe      	b.n	80188b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80188b8:	f000 f986 	bl	8018bc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80188bc:	2100      	movs	r1, #0
 80188be:	6878      	ldr	r0, [r7, #4]
 80188c0:	f000 febc 	bl	801963c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80188c4:	f000 f98e 	bl	8018be4 <xTaskResumeAll>
 80188c8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80188ca:	68fb      	ldr	r3, [r7, #12]
 80188cc:	2b00      	cmp	r3, #0
 80188ce:	d107      	bne.n	80188e0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80188d0:	4b06      	ldr	r3, [pc, #24]	; (80188ec <vTaskDelay+0x64>)
 80188d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80188d6:	601a      	str	r2, [r3, #0]
 80188d8:	f3bf 8f4f 	dsb	sy
 80188dc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80188e0:	bf00      	nop
 80188e2:	3710      	adds	r7, #16
 80188e4:	46bd      	mov	sp, r7
 80188e6:	bd80      	pop	{r7, pc}
 80188e8:	24002c14 	.word	0x24002c14
 80188ec:	e000ed04 	.word	0xe000ed04

080188f0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80188f0:	b580      	push	{r7, lr}
 80188f2:	b084      	sub	sp, #16
 80188f4:	af00      	add	r7, sp, #0
 80188f6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80188f8:	f001 fb8c 	bl	801a014 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80188fc:	687b      	ldr	r3, [r7, #4]
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d102      	bne.n	8018908 <vTaskSuspend+0x18>
 8018902:	4b30      	ldr	r3, [pc, #192]	; (80189c4 <vTaskSuspend+0xd4>)
 8018904:	681b      	ldr	r3, [r3, #0]
 8018906:	e000      	b.n	801890a <vTaskSuspend+0x1a>
 8018908:	687b      	ldr	r3, [r7, #4]
 801890a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801890c:	68fb      	ldr	r3, [r7, #12]
 801890e:	3304      	adds	r3, #4
 8018910:	4618      	mov	r0, r3
 8018912:	f7ff f901 	bl	8017b18 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8018916:	68fb      	ldr	r3, [r7, #12]
 8018918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801891a:	2b00      	cmp	r3, #0
 801891c:	d004      	beq.n	8018928 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801891e:	68fb      	ldr	r3, [r7, #12]
 8018920:	3318      	adds	r3, #24
 8018922:	4618      	mov	r0, r3
 8018924:	f7ff f8f8 	bl	8017b18 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8018928:	68fb      	ldr	r3, [r7, #12]
 801892a:	3304      	adds	r3, #4
 801892c:	4619      	mov	r1, r3
 801892e:	4826      	ldr	r0, [pc, #152]	; (80189c8 <vTaskSuspend+0xd8>)
 8018930:	f7ff f895 	bl	8017a5e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8018934:	68fb      	ldr	r3, [r7, #12]
 8018936:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 801893a:	b2db      	uxtb	r3, r3
 801893c:	2b01      	cmp	r3, #1
 801893e:	d103      	bne.n	8018948 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8018940:	68fb      	ldr	r3, [r7, #12]
 8018942:	2200      	movs	r2, #0
 8018944:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8018948:	f001 fb94 	bl	801a074 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 801894c:	4b1f      	ldr	r3, [pc, #124]	; (80189cc <vTaskSuspend+0xdc>)
 801894e:	681b      	ldr	r3, [r3, #0]
 8018950:	2b00      	cmp	r3, #0
 8018952:	d005      	beq.n	8018960 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8018954:	f001 fb5e 	bl	801a014 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8018958:	f000 fdac 	bl	80194b4 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 801895c:	f001 fb8a 	bl	801a074 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8018960:	4b18      	ldr	r3, [pc, #96]	; (80189c4 <vTaskSuspend+0xd4>)
 8018962:	681b      	ldr	r3, [r3, #0]
 8018964:	68fa      	ldr	r2, [r7, #12]
 8018966:	429a      	cmp	r2, r3
 8018968:	d127      	bne.n	80189ba <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 801896a:	4b18      	ldr	r3, [pc, #96]	; (80189cc <vTaskSuspend+0xdc>)
 801896c:	681b      	ldr	r3, [r3, #0]
 801896e:	2b00      	cmp	r3, #0
 8018970:	d017      	beq.n	80189a2 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8018972:	4b17      	ldr	r3, [pc, #92]	; (80189d0 <vTaskSuspend+0xe0>)
 8018974:	681b      	ldr	r3, [r3, #0]
 8018976:	2b00      	cmp	r3, #0
 8018978:	d00a      	beq.n	8018990 <vTaskSuspend+0xa0>
	__asm volatile
 801897a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801897e:	f383 8811 	msr	BASEPRI, r3
 8018982:	f3bf 8f6f 	isb	sy
 8018986:	f3bf 8f4f 	dsb	sy
 801898a:	60bb      	str	r3, [r7, #8]
}
 801898c:	bf00      	nop
 801898e:	e7fe      	b.n	801898e <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8018990:	4b10      	ldr	r3, [pc, #64]	; (80189d4 <vTaskSuspend+0xe4>)
 8018992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018996:	601a      	str	r2, [r3, #0]
 8018998:	f3bf 8f4f 	dsb	sy
 801899c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80189a0:	e00b      	b.n	80189ba <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80189a2:	4b09      	ldr	r3, [pc, #36]	; (80189c8 <vTaskSuspend+0xd8>)
 80189a4:	681a      	ldr	r2, [r3, #0]
 80189a6:	4b0c      	ldr	r3, [pc, #48]	; (80189d8 <vTaskSuspend+0xe8>)
 80189a8:	681b      	ldr	r3, [r3, #0]
 80189aa:	429a      	cmp	r2, r3
 80189ac:	d103      	bne.n	80189b6 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 80189ae:	4b05      	ldr	r3, [pc, #20]	; (80189c4 <vTaskSuspend+0xd4>)
 80189b0:	2200      	movs	r2, #0
 80189b2:	601a      	str	r2, [r3, #0]
	}
 80189b4:	e001      	b.n	80189ba <vTaskSuspend+0xca>
					vTaskSwitchContext();
 80189b6:	f000 fa85 	bl	8018ec4 <vTaskSwitchContext>
	}
 80189ba:	bf00      	nop
 80189bc:	3710      	adds	r7, #16
 80189be:	46bd      	mov	sp, r7
 80189c0:	bd80      	pop	{r7, pc}
 80189c2:	bf00      	nop
 80189c4:	24002718 	.word	0x24002718
 80189c8:	24002bd8 	.word	0x24002bd8
 80189cc:	24002bf8 	.word	0x24002bf8
 80189d0:	24002c14 	.word	0x24002c14
 80189d4:	e000ed04 	.word	0xe000ed04
 80189d8:	24002bec 	.word	0x24002bec

080189dc <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80189dc:	b480      	push	{r7}
 80189de:	b087      	sub	sp, #28
 80189e0:	af00      	add	r7, sp, #0
 80189e2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80189e4:	2300      	movs	r3, #0
 80189e6:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 80189e8:	687b      	ldr	r3, [r7, #4]
 80189ea:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	2b00      	cmp	r3, #0
 80189f0:	d10a      	bne.n	8018a08 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 80189f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80189f6:	f383 8811 	msr	BASEPRI, r3
 80189fa:	f3bf 8f6f 	isb	sy
 80189fe:	f3bf 8f4f 	dsb	sy
 8018a02:	60fb      	str	r3, [r7, #12]
}
 8018a04:	bf00      	nop
 8018a06:	e7fe      	b.n	8018a06 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8018a08:	693b      	ldr	r3, [r7, #16]
 8018a0a:	695b      	ldr	r3, [r3, #20]
 8018a0c:	4a0a      	ldr	r2, [pc, #40]	; (8018a38 <prvTaskIsTaskSuspended+0x5c>)
 8018a0e:	4293      	cmp	r3, r2
 8018a10:	d10a      	bne.n	8018a28 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8018a12:	693b      	ldr	r3, [r7, #16]
 8018a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018a16:	4a09      	ldr	r2, [pc, #36]	; (8018a3c <prvTaskIsTaskSuspended+0x60>)
 8018a18:	4293      	cmp	r3, r2
 8018a1a:	d005      	beq.n	8018a28 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8018a1c:	693b      	ldr	r3, [r7, #16]
 8018a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018a20:	2b00      	cmp	r3, #0
 8018a22:	d101      	bne.n	8018a28 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8018a24:	2301      	movs	r3, #1
 8018a26:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8018a28:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8018a2a:	4618      	mov	r0, r3
 8018a2c:	371c      	adds	r7, #28
 8018a2e:	46bd      	mov	sp, r7
 8018a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a34:	4770      	bx	lr
 8018a36:	bf00      	nop
 8018a38:	24002bd8 	.word	0x24002bd8
 8018a3c:	24002bac 	.word	0x24002bac

08018a40 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8018a40:	b580      	push	{r7, lr}
 8018a42:	b084      	sub	sp, #16
 8018a44:	af00      	add	r7, sp, #0
 8018a46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8018a48:	687b      	ldr	r3, [r7, #4]
 8018a4a:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8018a4c:	687b      	ldr	r3, [r7, #4]
 8018a4e:	2b00      	cmp	r3, #0
 8018a50:	d10a      	bne.n	8018a68 <vTaskResume+0x28>
	__asm volatile
 8018a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018a56:	f383 8811 	msr	BASEPRI, r3
 8018a5a:	f3bf 8f6f 	isb	sy
 8018a5e:	f3bf 8f4f 	dsb	sy
 8018a62:	60bb      	str	r3, [r7, #8]
}
 8018a64:	bf00      	nop
 8018a66:	e7fe      	b.n	8018a66 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8018a68:	4b20      	ldr	r3, [pc, #128]	; (8018aec <vTaskResume+0xac>)
 8018a6a:	681b      	ldr	r3, [r3, #0]
 8018a6c:	68fa      	ldr	r2, [r7, #12]
 8018a6e:	429a      	cmp	r2, r3
 8018a70:	d038      	beq.n	8018ae4 <vTaskResume+0xa4>
 8018a72:	68fb      	ldr	r3, [r7, #12]
 8018a74:	2b00      	cmp	r3, #0
 8018a76:	d035      	beq.n	8018ae4 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8018a78:	f001 facc 	bl	801a014 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8018a7c:	68f8      	ldr	r0, [r7, #12]
 8018a7e:	f7ff ffad 	bl	80189dc <prvTaskIsTaskSuspended>
 8018a82:	4603      	mov	r3, r0
 8018a84:	2b00      	cmp	r3, #0
 8018a86:	d02b      	beq.n	8018ae0 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8018a88:	68fb      	ldr	r3, [r7, #12]
 8018a8a:	3304      	adds	r3, #4
 8018a8c:	4618      	mov	r0, r3
 8018a8e:	f7ff f843 	bl	8017b18 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8018a92:	68fb      	ldr	r3, [r7, #12]
 8018a94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018a96:	4b16      	ldr	r3, [pc, #88]	; (8018af0 <vTaskResume+0xb0>)
 8018a98:	681b      	ldr	r3, [r3, #0]
 8018a9a:	429a      	cmp	r2, r3
 8018a9c:	d903      	bls.n	8018aa6 <vTaskResume+0x66>
 8018a9e:	68fb      	ldr	r3, [r7, #12]
 8018aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018aa2:	4a13      	ldr	r2, [pc, #76]	; (8018af0 <vTaskResume+0xb0>)
 8018aa4:	6013      	str	r3, [r2, #0]
 8018aa6:	68fb      	ldr	r3, [r7, #12]
 8018aa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018aaa:	4613      	mov	r3, r2
 8018aac:	009b      	lsls	r3, r3, #2
 8018aae:	4413      	add	r3, r2
 8018ab0:	009b      	lsls	r3, r3, #2
 8018ab2:	4a10      	ldr	r2, [pc, #64]	; (8018af4 <vTaskResume+0xb4>)
 8018ab4:	441a      	add	r2, r3
 8018ab6:	68fb      	ldr	r3, [r7, #12]
 8018ab8:	3304      	adds	r3, #4
 8018aba:	4619      	mov	r1, r3
 8018abc:	4610      	mov	r0, r2
 8018abe:	f7fe ffce 	bl	8017a5e <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8018ac2:	68fb      	ldr	r3, [r7, #12]
 8018ac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018ac6:	4b09      	ldr	r3, [pc, #36]	; (8018aec <vTaskResume+0xac>)
 8018ac8:	681b      	ldr	r3, [r3, #0]
 8018aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018acc:	429a      	cmp	r2, r3
 8018ace:	d307      	bcc.n	8018ae0 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8018ad0:	4b09      	ldr	r3, [pc, #36]	; (8018af8 <vTaskResume+0xb8>)
 8018ad2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018ad6:	601a      	str	r2, [r3, #0]
 8018ad8:	f3bf 8f4f 	dsb	sy
 8018adc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8018ae0:	f001 fac8 	bl	801a074 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8018ae4:	bf00      	nop
 8018ae6:	3710      	adds	r7, #16
 8018ae8:	46bd      	mov	sp, r7
 8018aea:	bd80      	pop	{r7, pc}
 8018aec:	24002718 	.word	0x24002718
 8018af0:	24002bf4 	.word	0x24002bf4
 8018af4:	2400271c 	.word	0x2400271c
 8018af8:	e000ed04 	.word	0xe000ed04

08018afc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8018afc:	b580      	push	{r7, lr}
 8018afe:	b08a      	sub	sp, #40	; 0x28
 8018b00:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8018b02:	2300      	movs	r3, #0
 8018b04:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8018b06:	2300      	movs	r3, #0
 8018b08:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8018b0a:	463a      	mov	r2, r7
 8018b0c:	1d39      	adds	r1, r7, #4
 8018b0e:	f107 0308 	add.w	r3, r7, #8
 8018b12:	4618      	mov	r0, r3
 8018b14:	f7fe fcd6 	bl	80174c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8018b18:	6839      	ldr	r1, [r7, #0]
 8018b1a:	687b      	ldr	r3, [r7, #4]
 8018b1c:	68ba      	ldr	r2, [r7, #8]
 8018b1e:	9202      	str	r2, [sp, #8]
 8018b20:	9301      	str	r3, [sp, #4]
 8018b22:	2300      	movs	r3, #0
 8018b24:	9300      	str	r3, [sp, #0]
 8018b26:	2300      	movs	r3, #0
 8018b28:	460a      	mov	r2, r1
 8018b2a:	4921      	ldr	r1, [pc, #132]	; (8018bb0 <vTaskStartScheduler+0xb4>)
 8018b2c:	4821      	ldr	r0, [pc, #132]	; (8018bb4 <vTaskStartScheduler+0xb8>)
 8018b2e:	f7ff fd09 	bl	8018544 <xTaskCreateStatic>
 8018b32:	4603      	mov	r3, r0
 8018b34:	4a20      	ldr	r2, [pc, #128]	; (8018bb8 <vTaskStartScheduler+0xbc>)
 8018b36:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8018b38:	4b1f      	ldr	r3, [pc, #124]	; (8018bb8 <vTaskStartScheduler+0xbc>)
 8018b3a:	681b      	ldr	r3, [r3, #0]
 8018b3c:	2b00      	cmp	r3, #0
 8018b3e:	d002      	beq.n	8018b46 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8018b40:	2301      	movs	r3, #1
 8018b42:	617b      	str	r3, [r7, #20]
 8018b44:	e001      	b.n	8018b4a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8018b46:	2300      	movs	r3, #0
 8018b48:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8018b4a:	697b      	ldr	r3, [r7, #20]
 8018b4c:	2b01      	cmp	r3, #1
 8018b4e:	d102      	bne.n	8018b56 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8018b50:	f000 fdc8 	bl	80196e4 <xTimerCreateTimerTask>
 8018b54:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8018b56:	697b      	ldr	r3, [r7, #20]
 8018b58:	2b01      	cmp	r3, #1
 8018b5a:	d116      	bne.n	8018b8a <vTaskStartScheduler+0x8e>
	__asm volatile
 8018b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018b60:	f383 8811 	msr	BASEPRI, r3
 8018b64:	f3bf 8f6f 	isb	sy
 8018b68:	f3bf 8f4f 	dsb	sy
 8018b6c:	613b      	str	r3, [r7, #16]
}
 8018b6e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8018b70:	4b12      	ldr	r3, [pc, #72]	; (8018bbc <vTaskStartScheduler+0xc0>)
 8018b72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018b76:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8018b78:	4b11      	ldr	r3, [pc, #68]	; (8018bc0 <vTaskStartScheduler+0xc4>)
 8018b7a:	2201      	movs	r2, #1
 8018b7c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8018b7e:	4b11      	ldr	r3, [pc, #68]	; (8018bc4 <vTaskStartScheduler+0xc8>)
 8018b80:	2200      	movs	r2, #0
 8018b82:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8018b84:	f001 f9a4 	bl	8019ed0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8018b88:	e00e      	b.n	8018ba8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8018b8a:	697b      	ldr	r3, [r7, #20]
 8018b8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8018b90:	d10a      	bne.n	8018ba8 <vTaskStartScheduler+0xac>
	__asm volatile
 8018b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018b96:	f383 8811 	msr	BASEPRI, r3
 8018b9a:	f3bf 8f6f 	isb	sy
 8018b9e:	f3bf 8f4f 	dsb	sy
 8018ba2:	60fb      	str	r3, [r7, #12]
}
 8018ba4:	bf00      	nop
 8018ba6:	e7fe      	b.n	8018ba6 <vTaskStartScheduler+0xaa>
}
 8018ba8:	bf00      	nop
 8018baa:	3718      	adds	r7, #24
 8018bac:	46bd      	mov	sp, r7
 8018bae:	bd80      	pop	{r7, pc}
 8018bb0:	0801b310 	.word	0x0801b310
 8018bb4:	08019349 	.word	0x08019349
 8018bb8:	24002c10 	.word	0x24002c10
 8018bbc:	24002c0c 	.word	0x24002c0c
 8018bc0:	24002bf8 	.word	0x24002bf8
 8018bc4:	24002bf0 	.word	0x24002bf0

08018bc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8018bc8:	b480      	push	{r7}
 8018bca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8018bcc:	4b04      	ldr	r3, [pc, #16]	; (8018be0 <vTaskSuspendAll+0x18>)
 8018bce:	681b      	ldr	r3, [r3, #0]
 8018bd0:	3301      	adds	r3, #1
 8018bd2:	4a03      	ldr	r2, [pc, #12]	; (8018be0 <vTaskSuspendAll+0x18>)
 8018bd4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8018bd6:	bf00      	nop
 8018bd8:	46bd      	mov	sp, r7
 8018bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bde:	4770      	bx	lr
 8018be0:	24002c14 	.word	0x24002c14

08018be4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8018be4:	b580      	push	{r7, lr}
 8018be6:	b084      	sub	sp, #16
 8018be8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8018bea:	2300      	movs	r3, #0
 8018bec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8018bee:	2300      	movs	r3, #0
 8018bf0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8018bf2:	4b42      	ldr	r3, [pc, #264]	; (8018cfc <xTaskResumeAll+0x118>)
 8018bf4:	681b      	ldr	r3, [r3, #0]
 8018bf6:	2b00      	cmp	r3, #0
 8018bf8:	d10a      	bne.n	8018c10 <xTaskResumeAll+0x2c>
	__asm volatile
 8018bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018bfe:	f383 8811 	msr	BASEPRI, r3
 8018c02:	f3bf 8f6f 	isb	sy
 8018c06:	f3bf 8f4f 	dsb	sy
 8018c0a:	603b      	str	r3, [r7, #0]
}
 8018c0c:	bf00      	nop
 8018c0e:	e7fe      	b.n	8018c0e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8018c10:	f001 fa00 	bl	801a014 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8018c14:	4b39      	ldr	r3, [pc, #228]	; (8018cfc <xTaskResumeAll+0x118>)
 8018c16:	681b      	ldr	r3, [r3, #0]
 8018c18:	3b01      	subs	r3, #1
 8018c1a:	4a38      	ldr	r2, [pc, #224]	; (8018cfc <xTaskResumeAll+0x118>)
 8018c1c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018c1e:	4b37      	ldr	r3, [pc, #220]	; (8018cfc <xTaskResumeAll+0x118>)
 8018c20:	681b      	ldr	r3, [r3, #0]
 8018c22:	2b00      	cmp	r3, #0
 8018c24:	d162      	bne.n	8018cec <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8018c26:	4b36      	ldr	r3, [pc, #216]	; (8018d00 <xTaskResumeAll+0x11c>)
 8018c28:	681b      	ldr	r3, [r3, #0]
 8018c2a:	2b00      	cmp	r3, #0
 8018c2c:	d05e      	beq.n	8018cec <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8018c2e:	e02f      	b.n	8018c90 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018c30:	4b34      	ldr	r3, [pc, #208]	; (8018d04 <xTaskResumeAll+0x120>)
 8018c32:	68db      	ldr	r3, [r3, #12]
 8018c34:	68db      	ldr	r3, [r3, #12]
 8018c36:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8018c38:	68fb      	ldr	r3, [r7, #12]
 8018c3a:	3318      	adds	r3, #24
 8018c3c:	4618      	mov	r0, r3
 8018c3e:	f7fe ff6b 	bl	8017b18 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8018c42:	68fb      	ldr	r3, [r7, #12]
 8018c44:	3304      	adds	r3, #4
 8018c46:	4618      	mov	r0, r3
 8018c48:	f7fe ff66 	bl	8017b18 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8018c4c:	68fb      	ldr	r3, [r7, #12]
 8018c4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018c50:	4b2d      	ldr	r3, [pc, #180]	; (8018d08 <xTaskResumeAll+0x124>)
 8018c52:	681b      	ldr	r3, [r3, #0]
 8018c54:	429a      	cmp	r2, r3
 8018c56:	d903      	bls.n	8018c60 <xTaskResumeAll+0x7c>
 8018c58:	68fb      	ldr	r3, [r7, #12]
 8018c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018c5c:	4a2a      	ldr	r2, [pc, #168]	; (8018d08 <xTaskResumeAll+0x124>)
 8018c5e:	6013      	str	r3, [r2, #0]
 8018c60:	68fb      	ldr	r3, [r7, #12]
 8018c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018c64:	4613      	mov	r3, r2
 8018c66:	009b      	lsls	r3, r3, #2
 8018c68:	4413      	add	r3, r2
 8018c6a:	009b      	lsls	r3, r3, #2
 8018c6c:	4a27      	ldr	r2, [pc, #156]	; (8018d0c <xTaskResumeAll+0x128>)
 8018c6e:	441a      	add	r2, r3
 8018c70:	68fb      	ldr	r3, [r7, #12]
 8018c72:	3304      	adds	r3, #4
 8018c74:	4619      	mov	r1, r3
 8018c76:	4610      	mov	r0, r2
 8018c78:	f7fe fef1 	bl	8017a5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8018c7c:	68fb      	ldr	r3, [r7, #12]
 8018c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018c80:	4b23      	ldr	r3, [pc, #140]	; (8018d10 <xTaskResumeAll+0x12c>)
 8018c82:	681b      	ldr	r3, [r3, #0]
 8018c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018c86:	429a      	cmp	r2, r3
 8018c88:	d302      	bcc.n	8018c90 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8018c8a:	4b22      	ldr	r3, [pc, #136]	; (8018d14 <xTaskResumeAll+0x130>)
 8018c8c:	2201      	movs	r2, #1
 8018c8e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8018c90:	4b1c      	ldr	r3, [pc, #112]	; (8018d04 <xTaskResumeAll+0x120>)
 8018c92:	681b      	ldr	r3, [r3, #0]
 8018c94:	2b00      	cmp	r3, #0
 8018c96:	d1cb      	bne.n	8018c30 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8018c98:	68fb      	ldr	r3, [r7, #12]
 8018c9a:	2b00      	cmp	r3, #0
 8018c9c:	d001      	beq.n	8018ca2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8018c9e:	f000 fc09 	bl	80194b4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8018ca2:	4b1d      	ldr	r3, [pc, #116]	; (8018d18 <xTaskResumeAll+0x134>)
 8018ca4:	681b      	ldr	r3, [r3, #0]
 8018ca6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8018ca8:	687b      	ldr	r3, [r7, #4]
 8018caa:	2b00      	cmp	r3, #0
 8018cac:	d010      	beq.n	8018cd0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8018cae:	f000 f847 	bl	8018d40 <xTaskIncrementTick>
 8018cb2:	4603      	mov	r3, r0
 8018cb4:	2b00      	cmp	r3, #0
 8018cb6:	d002      	beq.n	8018cbe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8018cb8:	4b16      	ldr	r3, [pc, #88]	; (8018d14 <xTaskResumeAll+0x130>)
 8018cba:	2201      	movs	r2, #1
 8018cbc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	3b01      	subs	r3, #1
 8018cc2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8018cc4:	687b      	ldr	r3, [r7, #4]
 8018cc6:	2b00      	cmp	r3, #0
 8018cc8:	d1f1      	bne.n	8018cae <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8018cca:	4b13      	ldr	r3, [pc, #76]	; (8018d18 <xTaskResumeAll+0x134>)
 8018ccc:	2200      	movs	r2, #0
 8018cce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8018cd0:	4b10      	ldr	r3, [pc, #64]	; (8018d14 <xTaskResumeAll+0x130>)
 8018cd2:	681b      	ldr	r3, [r3, #0]
 8018cd4:	2b00      	cmp	r3, #0
 8018cd6:	d009      	beq.n	8018cec <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8018cd8:	2301      	movs	r3, #1
 8018cda:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8018cdc:	4b0f      	ldr	r3, [pc, #60]	; (8018d1c <xTaskResumeAll+0x138>)
 8018cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018ce2:	601a      	str	r2, [r3, #0]
 8018ce4:	f3bf 8f4f 	dsb	sy
 8018ce8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8018cec:	f001 f9c2 	bl	801a074 <vPortExitCritical>

	return xAlreadyYielded;
 8018cf0:	68bb      	ldr	r3, [r7, #8]
}
 8018cf2:	4618      	mov	r0, r3
 8018cf4:	3710      	adds	r7, #16
 8018cf6:	46bd      	mov	sp, r7
 8018cf8:	bd80      	pop	{r7, pc}
 8018cfa:	bf00      	nop
 8018cfc:	24002c14 	.word	0x24002c14
 8018d00:	24002bec 	.word	0x24002bec
 8018d04:	24002bac 	.word	0x24002bac
 8018d08:	24002bf4 	.word	0x24002bf4
 8018d0c:	2400271c 	.word	0x2400271c
 8018d10:	24002718 	.word	0x24002718
 8018d14:	24002c00 	.word	0x24002c00
 8018d18:	24002bfc 	.word	0x24002bfc
 8018d1c:	e000ed04 	.word	0xe000ed04

08018d20 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8018d20:	b480      	push	{r7}
 8018d22:	b083      	sub	sp, #12
 8018d24:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8018d26:	4b05      	ldr	r3, [pc, #20]	; (8018d3c <xTaskGetTickCount+0x1c>)
 8018d28:	681b      	ldr	r3, [r3, #0]
 8018d2a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8018d2c:	687b      	ldr	r3, [r7, #4]
}
 8018d2e:	4618      	mov	r0, r3
 8018d30:	370c      	adds	r7, #12
 8018d32:	46bd      	mov	sp, r7
 8018d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d38:	4770      	bx	lr
 8018d3a:	bf00      	nop
 8018d3c:	24002bf0 	.word	0x24002bf0

08018d40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8018d40:	b580      	push	{r7, lr}
 8018d42:	b086      	sub	sp, #24
 8018d44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8018d46:	2300      	movs	r3, #0
 8018d48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8018d4a:	4b53      	ldr	r3, [pc, #332]	; (8018e98 <xTaskIncrementTick+0x158>)
 8018d4c:	681b      	ldr	r3, [r3, #0]
 8018d4e:	2b00      	cmp	r3, #0
 8018d50:	f040 8095 	bne.w	8018e7e <xTaskIncrementTick+0x13e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8018d54:	4b51      	ldr	r3, [pc, #324]	; (8018e9c <xTaskIncrementTick+0x15c>)
 8018d56:	681b      	ldr	r3, [r3, #0]
 8018d58:	3301      	adds	r3, #1
 8018d5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8018d5c:	4a4f      	ldr	r2, [pc, #316]	; (8018e9c <xTaskIncrementTick+0x15c>)
 8018d5e:	693b      	ldr	r3, [r7, #16]
 8018d60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8018d62:	693b      	ldr	r3, [r7, #16]
 8018d64:	2b00      	cmp	r3, #0
 8018d66:	d120      	bne.n	8018daa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8018d68:	4b4d      	ldr	r3, [pc, #308]	; (8018ea0 <xTaskIncrementTick+0x160>)
 8018d6a:	681b      	ldr	r3, [r3, #0]
 8018d6c:	681b      	ldr	r3, [r3, #0]
 8018d6e:	2b00      	cmp	r3, #0
 8018d70:	d00a      	beq.n	8018d88 <xTaskIncrementTick+0x48>
	__asm volatile
 8018d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018d76:	f383 8811 	msr	BASEPRI, r3
 8018d7a:	f3bf 8f6f 	isb	sy
 8018d7e:	f3bf 8f4f 	dsb	sy
 8018d82:	603b      	str	r3, [r7, #0]
}
 8018d84:	bf00      	nop
 8018d86:	e7fe      	b.n	8018d86 <xTaskIncrementTick+0x46>
 8018d88:	4b45      	ldr	r3, [pc, #276]	; (8018ea0 <xTaskIncrementTick+0x160>)
 8018d8a:	681b      	ldr	r3, [r3, #0]
 8018d8c:	60fb      	str	r3, [r7, #12]
 8018d8e:	4b45      	ldr	r3, [pc, #276]	; (8018ea4 <xTaskIncrementTick+0x164>)
 8018d90:	681b      	ldr	r3, [r3, #0]
 8018d92:	4a43      	ldr	r2, [pc, #268]	; (8018ea0 <xTaskIncrementTick+0x160>)
 8018d94:	6013      	str	r3, [r2, #0]
 8018d96:	4a43      	ldr	r2, [pc, #268]	; (8018ea4 <xTaskIncrementTick+0x164>)
 8018d98:	68fb      	ldr	r3, [r7, #12]
 8018d9a:	6013      	str	r3, [r2, #0]
 8018d9c:	4b42      	ldr	r3, [pc, #264]	; (8018ea8 <xTaskIncrementTick+0x168>)
 8018d9e:	681b      	ldr	r3, [r3, #0]
 8018da0:	3301      	adds	r3, #1
 8018da2:	4a41      	ldr	r2, [pc, #260]	; (8018ea8 <xTaskIncrementTick+0x168>)
 8018da4:	6013      	str	r3, [r2, #0]
 8018da6:	f000 fb85 	bl	80194b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8018daa:	4b40      	ldr	r3, [pc, #256]	; (8018eac <xTaskIncrementTick+0x16c>)
 8018dac:	681b      	ldr	r3, [r3, #0]
 8018dae:	693a      	ldr	r2, [r7, #16]
 8018db0:	429a      	cmp	r2, r3
 8018db2:	d349      	bcc.n	8018e48 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8018db4:	4b3a      	ldr	r3, [pc, #232]	; (8018ea0 <xTaskIncrementTick+0x160>)
 8018db6:	681b      	ldr	r3, [r3, #0]
 8018db8:	681b      	ldr	r3, [r3, #0]
 8018dba:	2b00      	cmp	r3, #0
 8018dbc:	d104      	bne.n	8018dc8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018dbe:	4b3b      	ldr	r3, [pc, #236]	; (8018eac <xTaskIncrementTick+0x16c>)
 8018dc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018dc4:	601a      	str	r2, [r3, #0]
					break;
 8018dc6:	e03f      	b.n	8018e48 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018dc8:	4b35      	ldr	r3, [pc, #212]	; (8018ea0 <xTaskIncrementTick+0x160>)
 8018dca:	681b      	ldr	r3, [r3, #0]
 8018dcc:	68db      	ldr	r3, [r3, #12]
 8018dce:	68db      	ldr	r3, [r3, #12]
 8018dd0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8018dd2:	68bb      	ldr	r3, [r7, #8]
 8018dd4:	685b      	ldr	r3, [r3, #4]
 8018dd6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8018dd8:	693a      	ldr	r2, [r7, #16]
 8018dda:	687b      	ldr	r3, [r7, #4]
 8018ddc:	429a      	cmp	r2, r3
 8018dde:	d203      	bcs.n	8018de8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8018de0:	4a32      	ldr	r2, [pc, #200]	; (8018eac <xTaskIncrementTick+0x16c>)
 8018de2:	687b      	ldr	r3, [r7, #4]
 8018de4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8018de6:	e02f      	b.n	8018e48 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8018de8:	68bb      	ldr	r3, [r7, #8]
 8018dea:	3304      	adds	r3, #4
 8018dec:	4618      	mov	r0, r3
 8018dee:	f7fe fe93 	bl	8017b18 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8018df2:	68bb      	ldr	r3, [r7, #8]
 8018df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018df6:	2b00      	cmp	r3, #0
 8018df8:	d004      	beq.n	8018e04 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8018dfa:	68bb      	ldr	r3, [r7, #8]
 8018dfc:	3318      	adds	r3, #24
 8018dfe:	4618      	mov	r0, r3
 8018e00:	f7fe fe8a 	bl	8017b18 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8018e04:	68bb      	ldr	r3, [r7, #8]
 8018e06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e08:	4b29      	ldr	r3, [pc, #164]	; (8018eb0 <xTaskIncrementTick+0x170>)
 8018e0a:	681b      	ldr	r3, [r3, #0]
 8018e0c:	429a      	cmp	r2, r3
 8018e0e:	d903      	bls.n	8018e18 <xTaskIncrementTick+0xd8>
 8018e10:	68bb      	ldr	r3, [r7, #8]
 8018e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018e14:	4a26      	ldr	r2, [pc, #152]	; (8018eb0 <xTaskIncrementTick+0x170>)
 8018e16:	6013      	str	r3, [r2, #0]
 8018e18:	68bb      	ldr	r3, [r7, #8]
 8018e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e1c:	4613      	mov	r3, r2
 8018e1e:	009b      	lsls	r3, r3, #2
 8018e20:	4413      	add	r3, r2
 8018e22:	009b      	lsls	r3, r3, #2
 8018e24:	4a23      	ldr	r2, [pc, #140]	; (8018eb4 <xTaskIncrementTick+0x174>)
 8018e26:	441a      	add	r2, r3
 8018e28:	68bb      	ldr	r3, [r7, #8]
 8018e2a:	3304      	adds	r3, #4
 8018e2c:	4619      	mov	r1, r3
 8018e2e:	4610      	mov	r0, r2
 8018e30:	f7fe fe15 	bl	8017a5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8018e34:	68bb      	ldr	r3, [r7, #8]
 8018e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e38:	4b1f      	ldr	r3, [pc, #124]	; (8018eb8 <xTaskIncrementTick+0x178>)
 8018e3a:	681b      	ldr	r3, [r3, #0]
 8018e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018e3e:	429a      	cmp	r2, r3
 8018e40:	d3b8      	bcc.n	8018db4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8018e42:	2301      	movs	r3, #1
 8018e44:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8018e46:	e7b5      	b.n	8018db4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8018e48:	4b1b      	ldr	r3, [pc, #108]	; (8018eb8 <xTaskIncrementTick+0x178>)
 8018e4a:	681b      	ldr	r3, [r3, #0]
 8018e4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e4e:	4919      	ldr	r1, [pc, #100]	; (8018eb4 <xTaskIncrementTick+0x174>)
 8018e50:	4613      	mov	r3, r2
 8018e52:	009b      	lsls	r3, r3, #2
 8018e54:	4413      	add	r3, r2
 8018e56:	009b      	lsls	r3, r3, #2
 8018e58:	440b      	add	r3, r1
 8018e5a:	681b      	ldr	r3, [r3, #0]
 8018e5c:	2b01      	cmp	r3, #1
 8018e5e:	d901      	bls.n	8018e64 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8018e60:	2301      	movs	r3, #1
 8018e62:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 8018e64:	4b15      	ldr	r3, [pc, #84]	; (8018ebc <xTaskIncrementTick+0x17c>)
 8018e66:	681b      	ldr	r3, [r3, #0]
 8018e68:	2b00      	cmp	r3, #0
 8018e6a:	d101      	bne.n	8018e70 <xTaskIncrementTick+0x130>
			{
				vApplicationTickHook();
 8018e6c:	f7e9 fb2e 	bl	80024cc <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8018e70:	4b13      	ldr	r3, [pc, #76]	; (8018ec0 <xTaskIncrementTick+0x180>)
 8018e72:	681b      	ldr	r3, [r3, #0]
 8018e74:	2b00      	cmp	r3, #0
 8018e76:	d009      	beq.n	8018e8c <xTaskIncrementTick+0x14c>
			{
				xSwitchRequired = pdTRUE;
 8018e78:	2301      	movs	r3, #1
 8018e7a:	617b      	str	r3, [r7, #20]
 8018e7c:	e006      	b.n	8018e8c <xTaskIncrementTick+0x14c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8018e7e:	4b0f      	ldr	r3, [pc, #60]	; (8018ebc <xTaskIncrementTick+0x17c>)
 8018e80:	681b      	ldr	r3, [r3, #0]
 8018e82:	3301      	adds	r3, #1
 8018e84:	4a0d      	ldr	r2, [pc, #52]	; (8018ebc <xTaskIncrementTick+0x17c>)
 8018e86:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8018e88:	f7e9 fb20 	bl	80024cc <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 8018e8c:	697b      	ldr	r3, [r7, #20]
}
 8018e8e:	4618      	mov	r0, r3
 8018e90:	3718      	adds	r7, #24
 8018e92:	46bd      	mov	sp, r7
 8018e94:	bd80      	pop	{r7, pc}
 8018e96:	bf00      	nop
 8018e98:	24002c14 	.word	0x24002c14
 8018e9c:	24002bf0 	.word	0x24002bf0
 8018ea0:	24002ba4 	.word	0x24002ba4
 8018ea4:	24002ba8 	.word	0x24002ba8
 8018ea8:	24002c04 	.word	0x24002c04
 8018eac:	24002c0c 	.word	0x24002c0c
 8018eb0:	24002bf4 	.word	0x24002bf4
 8018eb4:	2400271c 	.word	0x2400271c
 8018eb8:	24002718 	.word	0x24002718
 8018ebc:	24002bfc 	.word	0x24002bfc
 8018ec0:	24002c00 	.word	0x24002c00

08018ec4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8018ec4:	b580      	push	{r7, lr}
 8018ec6:	b084      	sub	sp, #16
 8018ec8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8018eca:	4b2f      	ldr	r3, [pc, #188]	; (8018f88 <vTaskSwitchContext+0xc4>)
 8018ecc:	681b      	ldr	r3, [r3, #0]
 8018ece:	2b00      	cmp	r3, #0
 8018ed0:	d003      	beq.n	8018eda <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8018ed2:	4b2e      	ldr	r3, [pc, #184]	; (8018f8c <vTaskSwitchContext+0xc8>)
 8018ed4:	2201      	movs	r2, #1
 8018ed6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8018ed8:	e052      	b.n	8018f80 <vTaskSwitchContext+0xbc>
		xYieldPending = pdFALSE;
 8018eda:	4b2c      	ldr	r3, [pc, #176]	; (8018f8c <vTaskSwitchContext+0xc8>)
 8018edc:	2200      	movs	r2, #0
 8018ede:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8018ee0:	4b2b      	ldr	r3, [pc, #172]	; (8018f90 <vTaskSwitchContext+0xcc>)
 8018ee2:	681b      	ldr	r3, [r3, #0]
 8018ee4:	681a      	ldr	r2, [r3, #0]
 8018ee6:	4b2a      	ldr	r3, [pc, #168]	; (8018f90 <vTaskSwitchContext+0xcc>)
 8018ee8:	681b      	ldr	r3, [r3, #0]
 8018eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018eec:	429a      	cmp	r2, r3
 8018eee:	d808      	bhi.n	8018f02 <vTaskSwitchContext+0x3e>
 8018ef0:	4b27      	ldr	r3, [pc, #156]	; (8018f90 <vTaskSwitchContext+0xcc>)
 8018ef2:	681a      	ldr	r2, [r3, #0]
 8018ef4:	4b26      	ldr	r3, [pc, #152]	; (8018f90 <vTaskSwitchContext+0xcc>)
 8018ef6:	681b      	ldr	r3, [r3, #0]
 8018ef8:	3334      	adds	r3, #52	; 0x34
 8018efa:	4619      	mov	r1, r3
 8018efc:	4610      	mov	r0, r2
 8018efe:	f7e9 faf3 	bl	80024e8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018f02:	4b24      	ldr	r3, [pc, #144]	; (8018f94 <vTaskSwitchContext+0xd0>)
 8018f04:	681b      	ldr	r3, [r3, #0]
 8018f06:	60fb      	str	r3, [r7, #12]
 8018f08:	e010      	b.n	8018f2c <vTaskSwitchContext+0x68>
 8018f0a:	68fb      	ldr	r3, [r7, #12]
 8018f0c:	2b00      	cmp	r3, #0
 8018f0e:	d10a      	bne.n	8018f26 <vTaskSwitchContext+0x62>
	__asm volatile
 8018f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018f14:	f383 8811 	msr	BASEPRI, r3
 8018f18:	f3bf 8f6f 	isb	sy
 8018f1c:	f3bf 8f4f 	dsb	sy
 8018f20:	607b      	str	r3, [r7, #4]
}
 8018f22:	bf00      	nop
 8018f24:	e7fe      	b.n	8018f24 <vTaskSwitchContext+0x60>
 8018f26:	68fb      	ldr	r3, [r7, #12]
 8018f28:	3b01      	subs	r3, #1
 8018f2a:	60fb      	str	r3, [r7, #12]
 8018f2c:	491a      	ldr	r1, [pc, #104]	; (8018f98 <vTaskSwitchContext+0xd4>)
 8018f2e:	68fa      	ldr	r2, [r7, #12]
 8018f30:	4613      	mov	r3, r2
 8018f32:	009b      	lsls	r3, r3, #2
 8018f34:	4413      	add	r3, r2
 8018f36:	009b      	lsls	r3, r3, #2
 8018f38:	440b      	add	r3, r1
 8018f3a:	681b      	ldr	r3, [r3, #0]
 8018f3c:	2b00      	cmp	r3, #0
 8018f3e:	d0e4      	beq.n	8018f0a <vTaskSwitchContext+0x46>
 8018f40:	68fa      	ldr	r2, [r7, #12]
 8018f42:	4613      	mov	r3, r2
 8018f44:	009b      	lsls	r3, r3, #2
 8018f46:	4413      	add	r3, r2
 8018f48:	009b      	lsls	r3, r3, #2
 8018f4a:	4a13      	ldr	r2, [pc, #76]	; (8018f98 <vTaskSwitchContext+0xd4>)
 8018f4c:	4413      	add	r3, r2
 8018f4e:	60bb      	str	r3, [r7, #8]
 8018f50:	68bb      	ldr	r3, [r7, #8]
 8018f52:	685b      	ldr	r3, [r3, #4]
 8018f54:	685a      	ldr	r2, [r3, #4]
 8018f56:	68bb      	ldr	r3, [r7, #8]
 8018f58:	605a      	str	r2, [r3, #4]
 8018f5a:	68bb      	ldr	r3, [r7, #8]
 8018f5c:	685a      	ldr	r2, [r3, #4]
 8018f5e:	68bb      	ldr	r3, [r7, #8]
 8018f60:	3308      	adds	r3, #8
 8018f62:	429a      	cmp	r2, r3
 8018f64:	d104      	bne.n	8018f70 <vTaskSwitchContext+0xac>
 8018f66:	68bb      	ldr	r3, [r7, #8]
 8018f68:	685b      	ldr	r3, [r3, #4]
 8018f6a:	685a      	ldr	r2, [r3, #4]
 8018f6c:	68bb      	ldr	r3, [r7, #8]
 8018f6e:	605a      	str	r2, [r3, #4]
 8018f70:	68bb      	ldr	r3, [r7, #8]
 8018f72:	685b      	ldr	r3, [r3, #4]
 8018f74:	68db      	ldr	r3, [r3, #12]
 8018f76:	4a06      	ldr	r2, [pc, #24]	; (8018f90 <vTaskSwitchContext+0xcc>)
 8018f78:	6013      	str	r3, [r2, #0]
 8018f7a:	4a06      	ldr	r2, [pc, #24]	; (8018f94 <vTaskSwitchContext+0xd0>)
 8018f7c:	68fb      	ldr	r3, [r7, #12]
 8018f7e:	6013      	str	r3, [r2, #0]
}
 8018f80:	bf00      	nop
 8018f82:	3710      	adds	r7, #16
 8018f84:	46bd      	mov	sp, r7
 8018f86:	bd80      	pop	{r7, pc}
 8018f88:	24002c14 	.word	0x24002c14
 8018f8c:	24002c00 	.word	0x24002c00
 8018f90:	24002718 	.word	0x24002718
 8018f94:	24002bf4 	.word	0x24002bf4
 8018f98:	2400271c 	.word	0x2400271c

08018f9c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8018f9c:	b580      	push	{r7, lr}
 8018f9e:	b084      	sub	sp, #16
 8018fa0:	af00      	add	r7, sp, #0
 8018fa2:	6078      	str	r0, [r7, #4]
 8018fa4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8018fa6:	687b      	ldr	r3, [r7, #4]
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	d10a      	bne.n	8018fc2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8018fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018fb0:	f383 8811 	msr	BASEPRI, r3
 8018fb4:	f3bf 8f6f 	isb	sy
 8018fb8:	f3bf 8f4f 	dsb	sy
 8018fbc:	60fb      	str	r3, [r7, #12]
}
 8018fbe:	bf00      	nop
 8018fc0:	e7fe      	b.n	8018fc0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8018fc2:	4b07      	ldr	r3, [pc, #28]	; (8018fe0 <vTaskPlaceOnEventList+0x44>)
 8018fc4:	681b      	ldr	r3, [r3, #0]
 8018fc6:	3318      	adds	r3, #24
 8018fc8:	4619      	mov	r1, r3
 8018fca:	6878      	ldr	r0, [r7, #4]
 8018fcc:	f7fe fd6b 	bl	8017aa6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8018fd0:	2101      	movs	r1, #1
 8018fd2:	6838      	ldr	r0, [r7, #0]
 8018fd4:	f000 fb32 	bl	801963c <prvAddCurrentTaskToDelayedList>
}
 8018fd8:	bf00      	nop
 8018fda:	3710      	adds	r7, #16
 8018fdc:	46bd      	mov	sp, r7
 8018fde:	bd80      	pop	{r7, pc}
 8018fe0:	24002718 	.word	0x24002718

08018fe4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8018fe4:	b580      	push	{r7, lr}
 8018fe6:	b086      	sub	sp, #24
 8018fe8:	af00      	add	r7, sp, #0
 8018fea:	60f8      	str	r0, [r7, #12]
 8018fec:	60b9      	str	r1, [r7, #8]
 8018fee:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8018ff0:	68fb      	ldr	r3, [r7, #12]
 8018ff2:	2b00      	cmp	r3, #0
 8018ff4:	d10a      	bne.n	801900c <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8018ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018ffa:	f383 8811 	msr	BASEPRI, r3
 8018ffe:	f3bf 8f6f 	isb	sy
 8019002:	f3bf 8f4f 	dsb	sy
 8019006:	617b      	str	r3, [r7, #20]
}
 8019008:	bf00      	nop
 801900a:	e7fe      	b.n	801900a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 801900c:	4b11      	ldr	r3, [pc, #68]	; (8019054 <vTaskPlaceOnUnorderedEventList+0x70>)
 801900e:	681b      	ldr	r3, [r3, #0]
 8019010:	2b00      	cmp	r3, #0
 8019012:	d10a      	bne.n	801902a <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8019014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019018:	f383 8811 	msr	BASEPRI, r3
 801901c:	f3bf 8f6f 	isb	sy
 8019020:	f3bf 8f4f 	dsb	sy
 8019024:	613b      	str	r3, [r7, #16]
}
 8019026:	bf00      	nop
 8019028:	e7fe      	b.n	8019028 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 801902a:	4b0b      	ldr	r3, [pc, #44]	; (8019058 <vTaskPlaceOnUnorderedEventList+0x74>)
 801902c:	681b      	ldr	r3, [r3, #0]
 801902e:	68ba      	ldr	r2, [r7, #8]
 8019030:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8019034:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8019036:	4b08      	ldr	r3, [pc, #32]	; (8019058 <vTaskPlaceOnUnorderedEventList+0x74>)
 8019038:	681b      	ldr	r3, [r3, #0]
 801903a:	3318      	adds	r3, #24
 801903c:	4619      	mov	r1, r3
 801903e:	68f8      	ldr	r0, [r7, #12]
 8019040:	f7fe fd0d 	bl	8017a5e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8019044:	2101      	movs	r1, #1
 8019046:	6878      	ldr	r0, [r7, #4]
 8019048:	f000 faf8 	bl	801963c <prvAddCurrentTaskToDelayedList>
}
 801904c:	bf00      	nop
 801904e:	3718      	adds	r7, #24
 8019050:	46bd      	mov	sp, r7
 8019052:	bd80      	pop	{r7, pc}
 8019054:	24002c14 	.word	0x24002c14
 8019058:	24002718 	.word	0x24002718

0801905c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801905c:	b580      	push	{r7, lr}
 801905e:	b086      	sub	sp, #24
 8019060:	af00      	add	r7, sp, #0
 8019062:	60f8      	str	r0, [r7, #12]
 8019064:	60b9      	str	r1, [r7, #8]
 8019066:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8019068:	68fb      	ldr	r3, [r7, #12]
 801906a:	2b00      	cmp	r3, #0
 801906c:	d10a      	bne.n	8019084 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801906e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019072:	f383 8811 	msr	BASEPRI, r3
 8019076:	f3bf 8f6f 	isb	sy
 801907a:	f3bf 8f4f 	dsb	sy
 801907e:	617b      	str	r3, [r7, #20]
}
 8019080:	bf00      	nop
 8019082:	e7fe      	b.n	8019082 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8019084:	4b0a      	ldr	r3, [pc, #40]	; (80190b0 <vTaskPlaceOnEventListRestricted+0x54>)
 8019086:	681b      	ldr	r3, [r3, #0]
 8019088:	3318      	adds	r3, #24
 801908a:	4619      	mov	r1, r3
 801908c:	68f8      	ldr	r0, [r7, #12]
 801908e:	f7fe fce6 	bl	8017a5e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8019092:	687b      	ldr	r3, [r7, #4]
 8019094:	2b00      	cmp	r3, #0
 8019096:	d002      	beq.n	801909e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8019098:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801909c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801909e:	6879      	ldr	r1, [r7, #4]
 80190a0:	68b8      	ldr	r0, [r7, #8]
 80190a2:	f000 facb 	bl	801963c <prvAddCurrentTaskToDelayedList>
	}
 80190a6:	bf00      	nop
 80190a8:	3718      	adds	r7, #24
 80190aa:	46bd      	mov	sp, r7
 80190ac:	bd80      	pop	{r7, pc}
 80190ae:	bf00      	nop
 80190b0:	24002718 	.word	0x24002718

080190b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80190b4:	b580      	push	{r7, lr}
 80190b6:	b086      	sub	sp, #24
 80190b8:	af00      	add	r7, sp, #0
 80190ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80190bc:	687b      	ldr	r3, [r7, #4]
 80190be:	68db      	ldr	r3, [r3, #12]
 80190c0:	68db      	ldr	r3, [r3, #12]
 80190c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80190c4:	693b      	ldr	r3, [r7, #16]
 80190c6:	2b00      	cmp	r3, #0
 80190c8:	d10a      	bne.n	80190e0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80190ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80190ce:	f383 8811 	msr	BASEPRI, r3
 80190d2:	f3bf 8f6f 	isb	sy
 80190d6:	f3bf 8f4f 	dsb	sy
 80190da:	60fb      	str	r3, [r7, #12]
}
 80190dc:	bf00      	nop
 80190de:	e7fe      	b.n	80190de <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80190e0:	693b      	ldr	r3, [r7, #16]
 80190e2:	3318      	adds	r3, #24
 80190e4:	4618      	mov	r0, r3
 80190e6:	f7fe fd17 	bl	8017b18 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80190ea:	4b1e      	ldr	r3, [pc, #120]	; (8019164 <xTaskRemoveFromEventList+0xb0>)
 80190ec:	681b      	ldr	r3, [r3, #0]
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	d11d      	bne.n	801912e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80190f2:	693b      	ldr	r3, [r7, #16]
 80190f4:	3304      	adds	r3, #4
 80190f6:	4618      	mov	r0, r3
 80190f8:	f7fe fd0e 	bl	8017b18 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80190fc:	693b      	ldr	r3, [r7, #16]
 80190fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019100:	4b19      	ldr	r3, [pc, #100]	; (8019168 <xTaskRemoveFromEventList+0xb4>)
 8019102:	681b      	ldr	r3, [r3, #0]
 8019104:	429a      	cmp	r2, r3
 8019106:	d903      	bls.n	8019110 <xTaskRemoveFromEventList+0x5c>
 8019108:	693b      	ldr	r3, [r7, #16]
 801910a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801910c:	4a16      	ldr	r2, [pc, #88]	; (8019168 <xTaskRemoveFromEventList+0xb4>)
 801910e:	6013      	str	r3, [r2, #0]
 8019110:	693b      	ldr	r3, [r7, #16]
 8019112:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019114:	4613      	mov	r3, r2
 8019116:	009b      	lsls	r3, r3, #2
 8019118:	4413      	add	r3, r2
 801911a:	009b      	lsls	r3, r3, #2
 801911c:	4a13      	ldr	r2, [pc, #76]	; (801916c <xTaskRemoveFromEventList+0xb8>)
 801911e:	441a      	add	r2, r3
 8019120:	693b      	ldr	r3, [r7, #16]
 8019122:	3304      	adds	r3, #4
 8019124:	4619      	mov	r1, r3
 8019126:	4610      	mov	r0, r2
 8019128:	f7fe fc99 	bl	8017a5e <vListInsertEnd>
 801912c:	e005      	b.n	801913a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801912e:	693b      	ldr	r3, [r7, #16]
 8019130:	3318      	adds	r3, #24
 8019132:	4619      	mov	r1, r3
 8019134:	480e      	ldr	r0, [pc, #56]	; (8019170 <xTaskRemoveFromEventList+0xbc>)
 8019136:	f7fe fc92 	bl	8017a5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801913a:	693b      	ldr	r3, [r7, #16]
 801913c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801913e:	4b0d      	ldr	r3, [pc, #52]	; (8019174 <xTaskRemoveFromEventList+0xc0>)
 8019140:	681b      	ldr	r3, [r3, #0]
 8019142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019144:	429a      	cmp	r2, r3
 8019146:	d905      	bls.n	8019154 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8019148:	2301      	movs	r3, #1
 801914a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801914c:	4b0a      	ldr	r3, [pc, #40]	; (8019178 <xTaskRemoveFromEventList+0xc4>)
 801914e:	2201      	movs	r2, #1
 8019150:	601a      	str	r2, [r3, #0]
 8019152:	e001      	b.n	8019158 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8019154:	2300      	movs	r3, #0
 8019156:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8019158:	697b      	ldr	r3, [r7, #20]
}
 801915a:	4618      	mov	r0, r3
 801915c:	3718      	adds	r7, #24
 801915e:	46bd      	mov	sp, r7
 8019160:	bd80      	pop	{r7, pc}
 8019162:	bf00      	nop
 8019164:	24002c14 	.word	0x24002c14
 8019168:	24002bf4 	.word	0x24002bf4
 801916c:	2400271c 	.word	0x2400271c
 8019170:	24002bac 	.word	0x24002bac
 8019174:	24002718 	.word	0x24002718
 8019178:	24002c00 	.word	0x24002c00

0801917c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 801917c:	b580      	push	{r7, lr}
 801917e:	b086      	sub	sp, #24
 8019180:	af00      	add	r7, sp, #0
 8019182:	6078      	str	r0, [r7, #4]
 8019184:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8019186:	4b29      	ldr	r3, [pc, #164]	; (801922c <vTaskRemoveFromUnorderedEventList+0xb0>)
 8019188:	681b      	ldr	r3, [r3, #0]
 801918a:	2b00      	cmp	r3, #0
 801918c:	d10a      	bne.n	80191a4 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 801918e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019192:	f383 8811 	msr	BASEPRI, r3
 8019196:	f3bf 8f6f 	isb	sy
 801919a:	f3bf 8f4f 	dsb	sy
 801919e:	613b      	str	r3, [r7, #16]
}
 80191a0:	bf00      	nop
 80191a2:	e7fe      	b.n	80191a2 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80191a4:	683b      	ldr	r3, [r7, #0]
 80191a6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80191aa:	687b      	ldr	r3, [r7, #4]
 80191ac:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80191ae:	687b      	ldr	r3, [r7, #4]
 80191b0:	68db      	ldr	r3, [r3, #12]
 80191b2:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80191b4:	697b      	ldr	r3, [r7, #20]
 80191b6:	2b00      	cmp	r3, #0
 80191b8:	d10a      	bne.n	80191d0 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 80191ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80191be:	f383 8811 	msr	BASEPRI, r3
 80191c2:	f3bf 8f6f 	isb	sy
 80191c6:	f3bf 8f4f 	dsb	sy
 80191ca:	60fb      	str	r3, [r7, #12]
}
 80191cc:	bf00      	nop
 80191ce:	e7fe      	b.n	80191ce <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 80191d0:	6878      	ldr	r0, [r7, #4]
 80191d2:	f7fe fca1 	bl	8017b18 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80191d6:	697b      	ldr	r3, [r7, #20]
 80191d8:	3304      	adds	r3, #4
 80191da:	4618      	mov	r0, r3
 80191dc:	f7fe fc9c 	bl	8017b18 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80191e0:	697b      	ldr	r3, [r7, #20]
 80191e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80191e4:	4b12      	ldr	r3, [pc, #72]	; (8019230 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80191e6:	681b      	ldr	r3, [r3, #0]
 80191e8:	429a      	cmp	r2, r3
 80191ea:	d903      	bls.n	80191f4 <vTaskRemoveFromUnorderedEventList+0x78>
 80191ec:	697b      	ldr	r3, [r7, #20]
 80191ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80191f0:	4a0f      	ldr	r2, [pc, #60]	; (8019230 <vTaskRemoveFromUnorderedEventList+0xb4>)
 80191f2:	6013      	str	r3, [r2, #0]
 80191f4:	697b      	ldr	r3, [r7, #20]
 80191f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80191f8:	4613      	mov	r3, r2
 80191fa:	009b      	lsls	r3, r3, #2
 80191fc:	4413      	add	r3, r2
 80191fe:	009b      	lsls	r3, r3, #2
 8019200:	4a0c      	ldr	r2, [pc, #48]	; (8019234 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8019202:	441a      	add	r2, r3
 8019204:	697b      	ldr	r3, [r7, #20]
 8019206:	3304      	adds	r3, #4
 8019208:	4619      	mov	r1, r3
 801920a:	4610      	mov	r0, r2
 801920c:	f7fe fc27 	bl	8017a5e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8019210:	697b      	ldr	r3, [r7, #20]
 8019212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019214:	4b08      	ldr	r3, [pc, #32]	; (8019238 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8019216:	681b      	ldr	r3, [r3, #0]
 8019218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801921a:	429a      	cmp	r2, r3
 801921c:	d902      	bls.n	8019224 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 801921e:	4b07      	ldr	r3, [pc, #28]	; (801923c <vTaskRemoveFromUnorderedEventList+0xc0>)
 8019220:	2201      	movs	r2, #1
 8019222:	601a      	str	r2, [r3, #0]
	}
}
 8019224:	bf00      	nop
 8019226:	3718      	adds	r7, #24
 8019228:	46bd      	mov	sp, r7
 801922a:	bd80      	pop	{r7, pc}
 801922c:	24002c14 	.word	0x24002c14
 8019230:	24002bf4 	.word	0x24002bf4
 8019234:	2400271c 	.word	0x2400271c
 8019238:	24002718 	.word	0x24002718
 801923c:	24002c00 	.word	0x24002c00

08019240 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8019240:	b480      	push	{r7}
 8019242:	b083      	sub	sp, #12
 8019244:	af00      	add	r7, sp, #0
 8019246:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8019248:	4b06      	ldr	r3, [pc, #24]	; (8019264 <vTaskInternalSetTimeOutState+0x24>)
 801924a:	681a      	ldr	r2, [r3, #0]
 801924c:	687b      	ldr	r3, [r7, #4]
 801924e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8019250:	4b05      	ldr	r3, [pc, #20]	; (8019268 <vTaskInternalSetTimeOutState+0x28>)
 8019252:	681a      	ldr	r2, [r3, #0]
 8019254:	687b      	ldr	r3, [r7, #4]
 8019256:	605a      	str	r2, [r3, #4]
}
 8019258:	bf00      	nop
 801925a:	370c      	adds	r7, #12
 801925c:	46bd      	mov	sp, r7
 801925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019262:	4770      	bx	lr
 8019264:	24002c04 	.word	0x24002c04
 8019268:	24002bf0 	.word	0x24002bf0

0801926c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801926c:	b580      	push	{r7, lr}
 801926e:	b088      	sub	sp, #32
 8019270:	af00      	add	r7, sp, #0
 8019272:	6078      	str	r0, [r7, #4]
 8019274:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8019276:	687b      	ldr	r3, [r7, #4]
 8019278:	2b00      	cmp	r3, #0
 801927a:	d10a      	bne.n	8019292 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 801927c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019280:	f383 8811 	msr	BASEPRI, r3
 8019284:	f3bf 8f6f 	isb	sy
 8019288:	f3bf 8f4f 	dsb	sy
 801928c:	613b      	str	r3, [r7, #16]
}
 801928e:	bf00      	nop
 8019290:	e7fe      	b.n	8019290 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8019292:	683b      	ldr	r3, [r7, #0]
 8019294:	2b00      	cmp	r3, #0
 8019296:	d10a      	bne.n	80192ae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8019298:	f04f 0350 	mov.w	r3, #80	; 0x50
 801929c:	f383 8811 	msr	BASEPRI, r3
 80192a0:	f3bf 8f6f 	isb	sy
 80192a4:	f3bf 8f4f 	dsb	sy
 80192a8:	60fb      	str	r3, [r7, #12]
}
 80192aa:	bf00      	nop
 80192ac:	e7fe      	b.n	80192ac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80192ae:	f000 feb1 	bl	801a014 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80192b2:	4b1d      	ldr	r3, [pc, #116]	; (8019328 <xTaskCheckForTimeOut+0xbc>)
 80192b4:	681b      	ldr	r3, [r3, #0]
 80192b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80192b8:	687b      	ldr	r3, [r7, #4]
 80192ba:	685b      	ldr	r3, [r3, #4]
 80192bc:	69ba      	ldr	r2, [r7, #24]
 80192be:	1ad3      	subs	r3, r2, r3
 80192c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80192c2:	683b      	ldr	r3, [r7, #0]
 80192c4:	681b      	ldr	r3, [r3, #0]
 80192c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80192ca:	d102      	bne.n	80192d2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80192cc:	2300      	movs	r3, #0
 80192ce:	61fb      	str	r3, [r7, #28]
 80192d0:	e023      	b.n	801931a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80192d2:	687b      	ldr	r3, [r7, #4]
 80192d4:	681a      	ldr	r2, [r3, #0]
 80192d6:	4b15      	ldr	r3, [pc, #84]	; (801932c <xTaskCheckForTimeOut+0xc0>)
 80192d8:	681b      	ldr	r3, [r3, #0]
 80192da:	429a      	cmp	r2, r3
 80192dc:	d007      	beq.n	80192ee <xTaskCheckForTimeOut+0x82>
 80192de:	687b      	ldr	r3, [r7, #4]
 80192e0:	685b      	ldr	r3, [r3, #4]
 80192e2:	69ba      	ldr	r2, [r7, #24]
 80192e4:	429a      	cmp	r2, r3
 80192e6:	d302      	bcc.n	80192ee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80192e8:	2301      	movs	r3, #1
 80192ea:	61fb      	str	r3, [r7, #28]
 80192ec:	e015      	b.n	801931a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80192ee:	683b      	ldr	r3, [r7, #0]
 80192f0:	681b      	ldr	r3, [r3, #0]
 80192f2:	697a      	ldr	r2, [r7, #20]
 80192f4:	429a      	cmp	r2, r3
 80192f6:	d20b      	bcs.n	8019310 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80192f8:	683b      	ldr	r3, [r7, #0]
 80192fa:	681a      	ldr	r2, [r3, #0]
 80192fc:	697b      	ldr	r3, [r7, #20]
 80192fe:	1ad2      	subs	r2, r2, r3
 8019300:	683b      	ldr	r3, [r7, #0]
 8019302:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8019304:	6878      	ldr	r0, [r7, #4]
 8019306:	f7ff ff9b 	bl	8019240 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801930a:	2300      	movs	r3, #0
 801930c:	61fb      	str	r3, [r7, #28]
 801930e:	e004      	b.n	801931a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8019310:	683b      	ldr	r3, [r7, #0]
 8019312:	2200      	movs	r2, #0
 8019314:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8019316:	2301      	movs	r3, #1
 8019318:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801931a:	f000 feab 	bl	801a074 <vPortExitCritical>

	return xReturn;
 801931e:	69fb      	ldr	r3, [r7, #28]
}
 8019320:	4618      	mov	r0, r3
 8019322:	3720      	adds	r7, #32
 8019324:	46bd      	mov	sp, r7
 8019326:	bd80      	pop	{r7, pc}
 8019328:	24002bf0 	.word	0x24002bf0
 801932c:	24002c04 	.word	0x24002c04

08019330 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8019330:	b480      	push	{r7}
 8019332:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8019334:	4b03      	ldr	r3, [pc, #12]	; (8019344 <vTaskMissedYield+0x14>)
 8019336:	2201      	movs	r2, #1
 8019338:	601a      	str	r2, [r3, #0]
}
 801933a:	bf00      	nop
 801933c:	46bd      	mov	sp, r7
 801933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019342:	4770      	bx	lr
 8019344:	24002c00 	.word	0x24002c00

08019348 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8019348:	b580      	push	{r7, lr}
 801934a:	b082      	sub	sp, #8
 801934c:	af00      	add	r7, sp, #0
 801934e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8019350:	f000 f852 	bl	80193f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8019354:	4b06      	ldr	r3, [pc, #24]	; (8019370 <prvIdleTask+0x28>)
 8019356:	681b      	ldr	r3, [r3, #0]
 8019358:	2b01      	cmp	r3, #1
 801935a:	d9f9      	bls.n	8019350 <prvIdleTask+0x8>
			{
				taskYIELD();
 801935c:	4b05      	ldr	r3, [pc, #20]	; (8019374 <prvIdleTask+0x2c>)
 801935e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8019362:	601a      	str	r2, [r3, #0]
 8019364:	f3bf 8f4f 	dsb	sy
 8019368:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801936c:	e7f0      	b.n	8019350 <prvIdleTask+0x8>
 801936e:	bf00      	nop
 8019370:	2400271c 	.word	0x2400271c
 8019374:	e000ed04 	.word	0xe000ed04

08019378 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8019378:	b580      	push	{r7, lr}
 801937a:	b082      	sub	sp, #8
 801937c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801937e:	2300      	movs	r3, #0
 8019380:	607b      	str	r3, [r7, #4]
 8019382:	e00c      	b.n	801939e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8019384:	687a      	ldr	r2, [r7, #4]
 8019386:	4613      	mov	r3, r2
 8019388:	009b      	lsls	r3, r3, #2
 801938a:	4413      	add	r3, r2
 801938c:	009b      	lsls	r3, r3, #2
 801938e:	4a12      	ldr	r2, [pc, #72]	; (80193d8 <prvInitialiseTaskLists+0x60>)
 8019390:	4413      	add	r3, r2
 8019392:	4618      	mov	r0, r3
 8019394:	f7fe fb36 	bl	8017a04 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8019398:	687b      	ldr	r3, [r7, #4]
 801939a:	3301      	adds	r3, #1
 801939c:	607b      	str	r3, [r7, #4]
 801939e:	687b      	ldr	r3, [r7, #4]
 80193a0:	2b37      	cmp	r3, #55	; 0x37
 80193a2:	d9ef      	bls.n	8019384 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80193a4:	480d      	ldr	r0, [pc, #52]	; (80193dc <prvInitialiseTaskLists+0x64>)
 80193a6:	f7fe fb2d 	bl	8017a04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80193aa:	480d      	ldr	r0, [pc, #52]	; (80193e0 <prvInitialiseTaskLists+0x68>)
 80193ac:	f7fe fb2a 	bl	8017a04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80193b0:	480c      	ldr	r0, [pc, #48]	; (80193e4 <prvInitialiseTaskLists+0x6c>)
 80193b2:	f7fe fb27 	bl	8017a04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80193b6:	480c      	ldr	r0, [pc, #48]	; (80193e8 <prvInitialiseTaskLists+0x70>)
 80193b8:	f7fe fb24 	bl	8017a04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80193bc:	480b      	ldr	r0, [pc, #44]	; (80193ec <prvInitialiseTaskLists+0x74>)
 80193be:	f7fe fb21 	bl	8017a04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80193c2:	4b0b      	ldr	r3, [pc, #44]	; (80193f0 <prvInitialiseTaskLists+0x78>)
 80193c4:	4a05      	ldr	r2, [pc, #20]	; (80193dc <prvInitialiseTaskLists+0x64>)
 80193c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80193c8:	4b0a      	ldr	r3, [pc, #40]	; (80193f4 <prvInitialiseTaskLists+0x7c>)
 80193ca:	4a05      	ldr	r2, [pc, #20]	; (80193e0 <prvInitialiseTaskLists+0x68>)
 80193cc:	601a      	str	r2, [r3, #0]
}
 80193ce:	bf00      	nop
 80193d0:	3708      	adds	r7, #8
 80193d2:	46bd      	mov	sp, r7
 80193d4:	bd80      	pop	{r7, pc}
 80193d6:	bf00      	nop
 80193d8:	2400271c 	.word	0x2400271c
 80193dc:	24002b7c 	.word	0x24002b7c
 80193e0:	24002b90 	.word	0x24002b90
 80193e4:	24002bac 	.word	0x24002bac
 80193e8:	24002bc0 	.word	0x24002bc0
 80193ec:	24002bd8 	.word	0x24002bd8
 80193f0:	24002ba4 	.word	0x24002ba4
 80193f4:	24002ba8 	.word	0x24002ba8

080193f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80193f8:	b580      	push	{r7, lr}
 80193fa:	b082      	sub	sp, #8
 80193fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80193fe:	e019      	b.n	8019434 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8019400:	f000 fe08 	bl	801a014 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8019404:	4b10      	ldr	r3, [pc, #64]	; (8019448 <prvCheckTasksWaitingTermination+0x50>)
 8019406:	68db      	ldr	r3, [r3, #12]
 8019408:	68db      	ldr	r3, [r3, #12]
 801940a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801940c:	687b      	ldr	r3, [r7, #4]
 801940e:	3304      	adds	r3, #4
 8019410:	4618      	mov	r0, r3
 8019412:	f7fe fb81 	bl	8017b18 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8019416:	4b0d      	ldr	r3, [pc, #52]	; (801944c <prvCheckTasksWaitingTermination+0x54>)
 8019418:	681b      	ldr	r3, [r3, #0]
 801941a:	3b01      	subs	r3, #1
 801941c:	4a0b      	ldr	r2, [pc, #44]	; (801944c <prvCheckTasksWaitingTermination+0x54>)
 801941e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8019420:	4b0b      	ldr	r3, [pc, #44]	; (8019450 <prvCheckTasksWaitingTermination+0x58>)
 8019422:	681b      	ldr	r3, [r3, #0]
 8019424:	3b01      	subs	r3, #1
 8019426:	4a0a      	ldr	r2, [pc, #40]	; (8019450 <prvCheckTasksWaitingTermination+0x58>)
 8019428:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801942a:	f000 fe23 	bl	801a074 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801942e:	6878      	ldr	r0, [r7, #4]
 8019430:	f000 f810 	bl	8019454 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8019434:	4b06      	ldr	r3, [pc, #24]	; (8019450 <prvCheckTasksWaitingTermination+0x58>)
 8019436:	681b      	ldr	r3, [r3, #0]
 8019438:	2b00      	cmp	r3, #0
 801943a:	d1e1      	bne.n	8019400 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801943c:	bf00      	nop
 801943e:	bf00      	nop
 8019440:	3708      	adds	r7, #8
 8019442:	46bd      	mov	sp, r7
 8019444:	bd80      	pop	{r7, pc}
 8019446:	bf00      	nop
 8019448:	24002bc0 	.word	0x24002bc0
 801944c:	24002bec 	.word	0x24002bec
 8019450:	24002bd4 	.word	0x24002bd4

08019454 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8019454:	b580      	push	{r7, lr}
 8019456:	b084      	sub	sp, #16
 8019458:	af00      	add	r7, sp, #0
 801945a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801945c:	687b      	ldr	r3, [r7, #4]
 801945e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8019462:	2b00      	cmp	r3, #0
 8019464:	d108      	bne.n	8019478 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8019466:	687b      	ldr	r3, [r7, #4]
 8019468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801946a:	4618      	mov	r0, r3
 801946c:	f000 ffc0 	bl	801a3f0 <vPortFree>
				vPortFree( pxTCB );
 8019470:	6878      	ldr	r0, [r7, #4]
 8019472:	f000 ffbd 	bl	801a3f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8019476:	e018      	b.n	80194aa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8019478:	687b      	ldr	r3, [r7, #4]
 801947a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 801947e:	2b01      	cmp	r3, #1
 8019480:	d103      	bne.n	801948a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8019482:	6878      	ldr	r0, [r7, #4]
 8019484:	f000 ffb4 	bl	801a3f0 <vPortFree>
	}
 8019488:	e00f      	b.n	80194aa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801948a:	687b      	ldr	r3, [r7, #4]
 801948c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8019490:	2b02      	cmp	r3, #2
 8019492:	d00a      	beq.n	80194aa <prvDeleteTCB+0x56>
	__asm volatile
 8019494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019498:	f383 8811 	msr	BASEPRI, r3
 801949c:	f3bf 8f6f 	isb	sy
 80194a0:	f3bf 8f4f 	dsb	sy
 80194a4:	60fb      	str	r3, [r7, #12]
}
 80194a6:	bf00      	nop
 80194a8:	e7fe      	b.n	80194a8 <prvDeleteTCB+0x54>
	}
 80194aa:	bf00      	nop
 80194ac:	3710      	adds	r7, #16
 80194ae:	46bd      	mov	sp, r7
 80194b0:	bd80      	pop	{r7, pc}
	...

080194b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80194b4:	b480      	push	{r7}
 80194b6:	b083      	sub	sp, #12
 80194b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80194ba:	4b0c      	ldr	r3, [pc, #48]	; (80194ec <prvResetNextTaskUnblockTime+0x38>)
 80194bc:	681b      	ldr	r3, [r3, #0]
 80194be:	681b      	ldr	r3, [r3, #0]
 80194c0:	2b00      	cmp	r3, #0
 80194c2:	d104      	bne.n	80194ce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80194c4:	4b0a      	ldr	r3, [pc, #40]	; (80194f0 <prvResetNextTaskUnblockTime+0x3c>)
 80194c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80194ca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80194cc:	e008      	b.n	80194e0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80194ce:	4b07      	ldr	r3, [pc, #28]	; (80194ec <prvResetNextTaskUnblockTime+0x38>)
 80194d0:	681b      	ldr	r3, [r3, #0]
 80194d2:	68db      	ldr	r3, [r3, #12]
 80194d4:	68db      	ldr	r3, [r3, #12]
 80194d6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80194d8:	687b      	ldr	r3, [r7, #4]
 80194da:	685b      	ldr	r3, [r3, #4]
 80194dc:	4a04      	ldr	r2, [pc, #16]	; (80194f0 <prvResetNextTaskUnblockTime+0x3c>)
 80194de:	6013      	str	r3, [r2, #0]
}
 80194e0:	bf00      	nop
 80194e2:	370c      	adds	r7, #12
 80194e4:	46bd      	mov	sp, r7
 80194e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194ea:	4770      	bx	lr
 80194ec:	24002ba4 	.word	0x24002ba4
 80194f0:	24002c0c 	.word	0x24002c0c

080194f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80194f4:	b480      	push	{r7}
 80194f6:	b083      	sub	sp, #12
 80194f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80194fa:	4b0b      	ldr	r3, [pc, #44]	; (8019528 <xTaskGetSchedulerState+0x34>)
 80194fc:	681b      	ldr	r3, [r3, #0]
 80194fe:	2b00      	cmp	r3, #0
 8019500:	d102      	bne.n	8019508 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8019502:	2301      	movs	r3, #1
 8019504:	607b      	str	r3, [r7, #4]
 8019506:	e008      	b.n	801951a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8019508:	4b08      	ldr	r3, [pc, #32]	; (801952c <xTaskGetSchedulerState+0x38>)
 801950a:	681b      	ldr	r3, [r3, #0]
 801950c:	2b00      	cmp	r3, #0
 801950e:	d102      	bne.n	8019516 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8019510:	2302      	movs	r3, #2
 8019512:	607b      	str	r3, [r7, #4]
 8019514:	e001      	b.n	801951a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8019516:	2300      	movs	r3, #0
 8019518:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801951a:	687b      	ldr	r3, [r7, #4]
	}
 801951c:	4618      	mov	r0, r3
 801951e:	370c      	adds	r7, #12
 8019520:	46bd      	mov	sp, r7
 8019522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019526:	4770      	bx	lr
 8019528:	24002bf8 	.word	0x24002bf8
 801952c:	24002c14 	.word	0x24002c14

08019530 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8019530:	b580      	push	{r7, lr}
 8019532:	b086      	sub	sp, #24
 8019534:	af00      	add	r7, sp, #0
 8019536:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8019538:	687b      	ldr	r3, [r7, #4]
 801953a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801953c:	2300      	movs	r3, #0
 801953e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8019540:	687b      	ldr	r3, [r7, #4]
 8019542:	2b00      	cmp	r3, #0
 8019544:	d056      	beq.n	80195f4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8019546:	4b2e      	ldr	r3, [pc, #184]	; (8019600 <xTaskPriorityDisinherit+0xd0>)
 8019548:	681b      	ldr	r3, [r3, #0]
 801954a:	693a      	ldr	r2, [r7, #16]
 801954c:	429a      	cmp	r2, r3
 801954e:	d00a      	beq.n	8019566 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8019550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019554:	f383 8811 	msr	BASEPRI, r3
 8019558:	f3bf 8f6f 	isb	sy
 801955c:	f3bf 8f4f 	dsb	sy
 8019560:	60fb      	str	r3, [r7, #12]
}
 8019562:	bf00      	nop
 8019564:	e7fe      	b.n	8019564 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8019566:	693b      	ldr	r3, [r7, #16]
 8019568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801956a:	2b00      	cmp	r3, #0
 801956c:	d10a      	bne.n	8019584 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801956e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019572:	f383 8811 	msr	BASEPRI, r3
 8019576:	f3bf 8f6f 	isb	sy
 801957a:	f3bf 8f4f 	dsb	sy
 801957e:	60bb      	str	r3, [r7, #8]
}
 8019580:	bf00      	nop
 8019582:	e7fe      	b.n	8019582 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8019584:	693b      	ldr	r3, [r7, #16]
 8019586:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019588:	1e5a      	subs	r2, r3, #1
 801958a:	693b      	ldr	r3, [r7, #16]
 801958c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801958e:	693b      	ldr	r3, [r7, #16]
 8019590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019592:	693b      	ldr	r3, [r7, #16]
 8019594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8019596:	429a      	cmp	r2, r3
 8019598:	d02c      	beq.n	80195f4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801959a:	693b      	ldr	r3, [r7, #16]
 801959c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801959e:	2b00      	cmp	r3, #0
 80195a0:	d128      	bne.n	80195f4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80195a2:	693b      	ldr	r3, [r7, #16]
 80195a4:	3304      	adds	r3, #4
 80195a6:	4618      	mov	r0, r3
 80195a8:	f7fe fab6 	bl	8017b18 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80195ac:	693b      	ldr	r3, [r7, #16]
 80195ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80195b0:	693b      	ldr	r3, [r7, #16]
 80195b2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80195b4:	693b      	ldr	r3, [r7, #16]
 80195b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80195b8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80195bc:	693b      	ldr	r3, [r7, #16]
 80195be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80195c0:	693b      	ldr	r3, [r7, #16]
 80195c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80195c4:	4b0f      	ldr	r3, [pc, #60]	; (8019604 <xTaskPriorityDisinherit+0xd4>)
 80195c6:	681b      	ldr	r3, [r3, #0]
 80195c8:	429a      	cmp	r2, r3
 80195ca:	d903      	bls.n	80195d4 <xTaskPriorityDisinherit+0xa4>
 80195cc:	693b      	ldr	r3, [r7, #16]
 80195ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80195d0:	4a0c      	ldr	r2, [pc, #48]	; (8019604 <xTaskPriorityDisinherit+0xd4>)
 80195d2:	6013      	str	r3, [r2, #0]
 80195d4:	693b      	ldr	r3, [r7, #16]
 80195d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80195d8:	4613      	mov	r3, r2
 80195da:	009b      	lsls	r3, r3, #2
 80195dc:	4413      	add	r3, r2
 80195de:	009b      	lsls	r3, r3, #2
 80195e0:	4a09      	ldr	r2, [pc, #36]	; (8019608 <xTaskPriorityDisinherit+0xd8>)
 80195e2:	441a      	add	r2, r3
 80195e4:	693b      	ldr	r3, [r7, #16]
 80195e6:	3304      	adds	r3, #4
 80195e8:	4619      	mov	r1, r3
 80195ea:	4610      	mov	r0, r2
 80195ec:	f7fe fa37 	bl	8017a5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80195f0:	2301      	movs	r3, #1
 80195f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80195f4:	697b      	ldr	r3, [r7, #20]
	}
 80195f6:	4618      	mov	r0, r3
 80195f8:	3718      	adds	r7, #24
 80195fa:	46bd      	mov	sp, r7
 80195fc:	bd80      	pop	{r7, pc}
 80195fe:	bf00      	nop
 8019600:	24002718 	.word	0x24002718
 8019604:	24002bf4 	.word	0x24002bf4
 8019608:	2400271c 	.word	0x2400271c

0801960c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 801960c:	b480      	push	{r7}
 801960e:	b083      	sub	sp, #12
 8019610:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8019612:	4b09      	ldr	r3, [pc, #36]	; (8019638 <uxTaskResetEventItemValue+0x2c>)
 8019614:	681b      	ldr	r3, [r3, #0]
 8019616:	699b      	ldr	r3, [r3, #24]
 8019618:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801961a:	4b07      	ldr	r3, [pc, #28]	; (8019638 <uxTaskResetEventItemValue+0x2c>)
 801961c:	681b      	ldr	r3, [r3, #0]
 801961e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8019620:	4b05      	ldr	r3, [pc, #20]	; (8019638 <uxTaskResetEventItemValue+0x2c>)
 8019622:	681b      	ldr	r3, [r3, #0]
 8019624:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8019628:	619a      	str	r2, [r3, #24]

	return uxReturn;
 801962a:	687b      	ldr	r3, [r7, #4]
}
 801962c:	4618      	mov	r0, r3
 801962e:	370c      	adds	r7, #12
 8019630:	46bd      	mov	sp, r7
 8019632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019636:	4770      	bx	lr
 8019638:	24002718 	.word	0x24002718

0801963c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801963c:	b580      	push	{r7, lr}
 801963e:	b084      	sub	sp, #16
 8019640:	af00      	add	r7, sp, #0
 8019642:	6078      	str	r0, [r7, #4]
 8019644:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8019646:	4b21      	ldr	r3, [pc, #132]	; (80196cc <prvAddCurrentTaskToDelayedList+0x90>)
 8019648:	681b      	ldr	r3, [r3, #0]
 801964a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801964c:	4b20      	ldr	r3, [pc, #128]	; (80196d0 <prvAddCurrentTaskToDelayedList+0x94>)
 801964e:	681b      	ldr	r3, [r3, #0]
 8019650:	3304      	adds	r3, #4
 8019652:	4618      	mov	r0, r3
 8019654:	f7fe fa60 	bl	8017b18 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8019658:	687b      	ldr	r3, [r7, #4]
 801965a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801965e:	d10a      	bne.n	8019676 <prvAddCurrentTaskToDelayedList+0x3a>
 8019660:	683b      	ldr	r3, [r7, #0]
 8019662:	2b00      	cmp	r3, #0
 8019664:	d007      	beq.n	8019676 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8019666:	4b1a      	ldr	r3, [pc, #104]	; (80196d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8019668:	681b      	ldr	r3, [r3, #0]
 801966a:	3304      	adds	r3, #4
 801966c:	4619      	mov	r1, r3
 801966e:	4819      	ldr	r0, [pc, #100]	; (80196d4 <prvAddCurrentTaskToDelayedList+0x98>)
 8019670:	f7fe f9f5 	bl	8017a5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8019674:	e026      	b.n	80196c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8019676:	68fa      	ldr	r2, [r7, #12]
 8019678:	687b      	ldr	r3, [r7, #4]
 801967a:	4413      	add	r3, r2
 801967c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801967e:	4b14      	ldr	r3, [pc, #80]	; (80196d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8019680:	681b      	ldr	r3, [r3, #0]
 8019682:	68ba      	ldr	r2, [r7, #8]
 8019684:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8019686:	68ba      	ldr	r2, [r7, #8]
 8019688:	68fb      	ldr	r3, [r7, #12]
 801968a:	429a      	cmp	r2, r3
 801968c:	d209      	bcs.n	80196a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801968e:	4b12      	ldr	r3, [pc, #72]	; (80196d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8019690:	681a      	ldr	r2, [r3, #0]
 8019692:	4b0f      	ldr	r3, [pc, #60]	; (80196d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8019694:	681b      	ldr	r3, [r3, #0]
 8019696:	3304      	adds	r3, #4
 8019698:	4619      	mov	r1, r3
 801969a:	4610      	mov	r0, r2
 801969c:	f7fe fa03 	bl	8017aa6 <vListInsert>
}
 80196a0:	e010      	b.n	80196c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80196a2:	4b0e      	ldr	r3, [pc, #56]	; (80196dc <prvAddCurrentTaskToDelayedList+0xa0>)
 80196a4:	681a      	ldr	r2, [r3, #0]
 80196a6:	4b0a      	ldr	r3, [pc, #40]	; (80196d0 <prvAddCurrentTaskToDelayedList+0x94>)
 80196a8:	681b      	ldr	r3, [r3, #0]
 80196aa:	3304      	adds	r3, #4
 80196ac:	4619      	mov	r1, r3
 80196ae:	4610      	mov	r0, r2
 80196b0:	f7fe f9f9 	bl	8017aa6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80196b4:	4b0a      	ldr	r3, [pc, #40]	; (80196e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80196b6:	681b      	ldr	r3, [r3, #0]
 80196b8:	68ba      	ldr	r2, [r7, #8]
 80196ba:	429a      	cmp	r2, r3
 80196bc:	d202      	bcs.n	80196c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80196be:	4a08      	ldr	r2, [pc, #32]	; (80196e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80196c0:	68bb      	ldr	r3, [r7, #8]
 80196c2:	6013      	str	r3, [r2, #0]
}
 80196c4:	bf00      	nop
 80196c6:	3710      	adds	r7, #16
 80196c8:	46bd      	mov	sp, r7
 80196ca:	bd80      	pop	{r7, pc}
 80196cc:	24002bf0 	.word	0x24002bf0
 80196d0:	24002718 	.word	0x24002718
 80196d4:	24002bd8 	.word	0x24002bd8
 80196d8:	24002ba8 	.word	0x24002ba8
 80196dc:	24002ba4 	.word	0x24002ba4
 80196e0:	24002c0c 	.word	0x24002c0c

080196e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80196e4:	b580      	push	{r7, lr}
 80196e6:	b08a      	sub	sp, #40	; 0x28
 80196e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80196ea:	2300      	movs	r3, #0
 80196ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80196ee:	f000 fb07 	bl	8019d00 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80196f2:	4b1c      	ldr	r3, [pc, #112]	; (8019764 <xTimerCreateTimerTask+0x80>)
 80196f4:	681b      	ldr	r3, [r3, #0]
 80196f6:	2b00      	cmp	r3, #0
 80196f8:	d021      	beq.n	801973e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80196fa:	2300      	movs	r3, #0
 80196fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80196fe:	2300      	movs	r3, #0
 8019700:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8019702:	1d3a      	adds	r2, r7, #4
 8019704:	f107 0108 	add.w	r1, r7, #8
 8019708:	f107 030c 	add.w	r3, r7, #12
 801970c:	4618      	mov	r0, r3
 801970e:	f7fd fef3 	bl	80174f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8019712:	6879      	ldr	r1, [r7, #4]
 8019714:	68bb      	ldr	r3, [r7, #8]
 8019716:	68fa      	ldr	r2, [r7, #12]
 8019718:	9202      	str	r2, [sp, #8]
 801971a:	9301      	str	r3, [sp, #4]
 801971c:	2302      	movs	r3, #2
 801971e:	9300      	str	r3, [sp, #0]
 8019720:	2300      	movs	r3, #0
 8019722:	460a      	mov	r2, r1
 8019724:	4910      	ldr	r1, [pc, #64]	; (8019768 <xTimerCreateTimerTask+0x84>)
 8019726:	4811      	ldr	r0, [pc, #68]	; (801976c <xTimerCreateTimerTask+0x88>)
 8019728:	f7fe ff0c 	bl	8018544 <xTaskCreateStatic>
 801972c:	4603      	mov	r3, r0
 801972e:	4a10      	ldr	r2, [pc, #64]	; (8019770 <xTimerCreateTimerTask+0x8c>)
 8019730:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8019732:	4b0f      	ldr	r3, [pc, #60]	; (8019770 <xTimerCreateTimerTask+0x8c>)
 8019734:	681b      	ldr	r3, [r3, #0]
 8019736:	2b00      	cmp	r3, #0
 8019738:	d001      	beq.n	801973e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801973a:	2301      	movs	r3, #1
 801973c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801973e:	697b      	ldr	r3, [r7, #20]
 8019740:	2b00      	cmp	r3, #0
 8019742:	d10a      	bne.n	801975a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8019744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019748:	f383 8811 	msr	BASEPRI, r3
 801974c:	f3bf 8f6f 	isb	sy
 8019750:	f3bf 8f4f 	dsb	sy
 8019754:	613b      	str	r3, [r7, #16]
}
 8019756:	bf00      	nop
 8019758:	e7fe      	b.n	8019758 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801975a:	697b      	ldr	r3, [r7, #20]
}
 801975c:	4618      	mov	r0, r3
 801975e:	3718      	adds	r7, #24
 8019760:	46bd      	mov	sp, r7
 8019762:	bd80      	pop	{r7, pc}
 8019764:	24002c48 	.word	0x24002c48
 8019768:	0801b318 	.word	0x0801b318
 801976c:	080198a9 	.word	0x080198a9
 8019770:	24002c4c 	.word	0x24002c4c

08019774 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8019774:	b580      	push	{r7, lr}
 8019776:	b08a      	sub	sp, #40	; 0x28
 8019778:	af00      	add	r7, sp, #0
 801977a:	60f8      	str	r0, [r7, #12]
 801977c:	60b9      	str	r1, [r7, #8]
 801977e:	607a      	str	r2, [r7, #4]
 8019780:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8019782:	2300      	movs	r3, #0
 8019784:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8019786:	68fb      	ldr	r3, [r7, #12]
 8019788:	2b00      	cmp	r3, #0
 801978a:	d10a      	bne.n	80197a2 <xTimerGenericCommand+0x2e>
	__asm volatile
 801978c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019790:	f383 8811 	msr	BASEPRI, r3
 8019794:	f3bf 8f6f 	isb	sy
 8019798:	f3bf 8f4f 	dsb	sy
 801979c:	623b      	str	r3, [r7, #32]
}
 801979e:	bf00      	nop
 80197a0:	e7fe      	b.n	80197a0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80197a2:	4b1a      	ldr	r3, [pc, #104]	; (801980c <xTimerGenericCommand+0x98>)
 80197a4:	681b      	ldr	r3, [r3, #0]
 80197a6:	2b00      	cmp	r3, #0
 80197a8:	d02a      	beq.n	8019800 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80197aa:	68bb      	ldr	r3, [r7, #8]
 80197ac:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80197ae:	687b      	ldr	r3, [r7, #4]
 80197b0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80197b2:	68fb      	ldr	r3, [r7, #12]
 80197b4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80197b6:	68bb      	ldr	r3, [r7, #8]
 80197b8:	2b05      	cmp	r3, #5
 80197ba:	dc18      	bgt.n	80197ee <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80197bc:	f7ff fe9a 	bl	80194f4 <xTaskGetSchedulerState>
 80197c0:	4603      	mov	r3, r0
 80197c2:	2b02      	cmp	r3, #2
 80197c4:	d109      	bne.n	80197da <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80197c6:	4b11      	ldr	r3, [pc, #68]	; (801980c <xTimerGenericCommand+0x98>)
 80197c8:	6818      	ldr	r0, [r3, #0]
 80197ca:	f107 0110 	add.w	r1, r7, #16
 80197ce:	2300      	movs	r3, #0
 80197d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80197d2:	f7fe facf 	bl	8017d74 <xQueueGenericSend>
 80197d6:	6278      	str	r0, [r7, #36]	; 0x24
 80197d8:	e012      	b.n	8019800 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80197da:	4b0c      	ldr	r3, [pc, #48]	; (801980c <xTimerGenericCommand+0x98>)
 80197dc:	6818      	ldr	r0, [r3, #0]
 80197de:	f107 0110 	add.w	r1, r7, #16
 80197e2:	2300      	movs	r3, #0
 80197e4:	2200      	movs	r2, #0
 80197e6:	f7fe fac5 	bl	8017d74 <xQueueGenericSend>
 80197ea:	6278      	str	r0, [r7, #36]	; 0x24
 80197ec:	e008      	b.n	8019800 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80197ee:	4b07      	ldr	r3, [pc, #28]	; (801980c <xTimerGenericCommand+0x98>)
 80197f0:	6818      	ldr	r0, [r3, #0]
 80197f2:	f107 0110 	add.w	r1, r7, #16
 80197f6:	2300      	movs	r3, #0
 80197f8:	683a      	ldr	r2, [r7, #0]
 80197fa:	f7fe fbb9 	bl	8017f70 <xQueueGenericSendFromISR>
 80197fe:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8019800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8019802:	4618      	mov	r0, r3
 8019804:	3728      	adds	r7, #40	; 0x28
 8019806:	46bd      	mov	sp, r7
 8019808:	bd80      	pop	{r7, pc}
 801980a:	bf00      	nop
 801980c:	24002c48 	.word	0x24002c48

08019810 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8019810:	b580      	push	{r7, lr}
 8019812:	b088      	sub	sp, #32
 8019814:	af02      	add	r7, sp, #8
 8019816:	6078      	str	r0, [r7, #4]
 8019818:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801981a:	4b22      	ldr	r3, [pc, #136]	; (80198a4 <prvProcessExpiredTimer+0x94>)
 801981c:	681b      	ldr	r3, [r3, #0]
 801981e:	68db      	ldr	r3, [r3, #12]
 8019820:	68db      	ldr	r3, [r3, #12]
 8019822:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8019824:	697b      	ldr	r3, [r7, #20]
 8019826:	3304      	adds	r3, #4
 8019828:	4618      	mov	r0, r3
 801982a:	f7fe f975 	bl	8017b18 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801982e:	697b      	ldr	r3, [r7, #20]
 8019830:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019834:	f003 0304 	and.w	r3, r3, #4
 8019838:	2b00      	cmp	r3, #0
 801983a:	d022      	beq.n	8019882 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801983c:	697b      	ldr	r3, [r7, #20]
 801983e:	699a      	ldr	r2, [r3, #24]
 8019840:	687b      	ldr	r3, [r7, #4]
 8019842:	18d1      	adds	r1, r2, r3
 8019844:	687b      	ldr	r3, [r7, #4]
 8019846:	683a      	ldr	r2, [r7, #0]
 8019848:	6978      	ldr	r0, [r7, #20]
 801984a:	f000 f8d1 	bl	80199f0 <prvInsertTimerInActiveList>
 801984e:	4603      	mov	r3, r0
 8019850:	2b00      	cmp	r3, #0
 8019852:	d01f      	beq.n	8019894 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8019854:	2300      	movs	r3, #0
 8019856:	9300      	str	r3, [sp, #0]
 8019858:	2300      	movs	r3, #0
 801985a:	687a      	ldr	r2, [r7, #4]
 801985c:	2100      	movs	r1, #0
 801985e:	6978      	ldr	r0, [r7, #20]
 8019860:	f7ff ff88 	bl	8019774 <xTimerGenericCommand>
 8019864:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8019866:	693b      	ldr	r3, [r7, #16]
 8019868:	2b00      	cmp	r3, #0
 801986a:	d113      	bne.n	8019894 <prvProcessExpiredTimer+0x84>
	__asm volatile
 801986c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019870:	f383 8811 	msr	BASEPRI, r3
 8019874:	f3bf 8f6f 	isb	sy
 8019878:	f3bf 8f4f 	dsb	sy
 801987c:	60fb      	str	r3, [r7, #12]
}
 801987e:	bf00      	nop
 8019880:	e7fe      	b.n	8019880 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8019882:	697b      	ldr	r3, [r7, #20]
 8019884:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019888:	f023 0301 	bic.w	r3, r3, #1
 801988c:	b2da      	uxtb	r2, r3
 801988e:	697b      	ldr	r3, [r7, #20]
 8019890:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8019894:	697b      	ldr	r3, [r7, #20]
 8019896:	6a1b      	ldr	r3, [r3, #32]
 8019898:	6978      	ldr	r0, [r7, #20]
 801989a:	4798      	blx	r3
}
 801989c:	bf00      	nop
 801989e:	3718      	adds	r7, #24
 80198a0:	46bd      	mov	sp, r7
 80198a2:	bd80      	pop	{r7, pc}
 80198a4:	24002c40 	.word	0x24002c40

080198a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80198a8:	b580      	push	{r7, lr}
 80198aa:	b084      	sub	sp, #16
 80198ac:	af00      	add	r7, sp, #0
 80198ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80198b0:	f107 0308 	add.w	r3, r7, #8
 80198b4:	4618      	mov	r0, r3
 80198b6:	f000 f857 	bl	8019968 <prvGetNextExpireTime>
 80198ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80198bc:	68bb      	ldr	r3, [r7, #8]
 80198be:	4619      	mov	r1, r3
 80198c0:	68f8      	ldr	r0, [r7, #12]
 80198c2:	f000 f803 	bl	80198cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80198c6:	f000 f8d5 	bl	8019a74 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80198ca:	e7f1      	b.n	80198b0 <prvTimerTask+0x8>

080198cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80198cc:	b580      	push	{r7, lr}
 80198ce:	b084      	sub	sp, #16
 80198d0:	af00      	add	r7, sp, #0
 80198d2:	6078      	str	r0, [r7, #4]
 80198d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80198d6:	f7ff f977 	bl	8018bc8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80198da:	f107 0308 	add.w	r3, r7, #8
 80198de:	4618      	mov	r0, r3
 80198e0:	f000 f866 	bl	80199b0 <prvSampleTimeNow>
 80198e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80198e6:	68bb      	ldr	r3, [r7, #8]
 80198e8:	2b00      	cmp	r3, #0
 80198ea:	d130      	bne.n	801994e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80198ec:	683b      	ldr	r3, [r7, #0]
 80198ee:	2b00      	cmp	r3, #0
 80198f0:	d10a      	bne.n	8019908 <prvProcessTimerOrBlockTask+0x3c>
 80198f2:	687a      	ldr	r2, [r7, #4]
 80198f4:	68fb      	ldr	r3, [r7, #12]
 80198f6:	429a      	cmp	r2, r3
 80198f8:	d806      	bhi.n	8019908 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80198fa:	f7ff f973 	bl	8018be4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80198fe:	68f9      	ldr	r1, [r7, #12]
 8019900:	6878      	ldr	r0, [r7, #4]
 8019902:	f7ff ff85 	bl	8019810 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8019906:	e024      	b.n	8019952 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8019908:	683b      	ldr	r3, [r7, #0]
 801990a:	2b00      	cmp	r3, #0
 801990c:	d008      	beq.n	8019920 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801990e:	4b13      	ldr	r3, [pc, #76]	; (801995c <prvProcessTimerOrBlockTask+0x90>)
 8019910:	681b      	ldr	r3, [r3, #0]
 8019912:	681b      	ldr	r3, [r3, #0]
 8019914:	2b00      	cmp	r3, #0
 8019916:	d101      	bne.n	801991c <prvProcessTimerOrBlockTask+0x50>
 8019918:	2301      	movs	r3, #1
 801991a:	e000      	b.n	801991e <prvProcessTimerOrBlockTask+0x52>
 801991c:	2300      	movs	r3, #0
 801991e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8019920:	4b0f      	ldr	r3, [pc, #60]	; (8019960 <prvProcessTimerOrBlockTask+0x94>)
 8019922:	6818      	ldr	r0, [r3, #0]
 8019924:	687a      	ldr	r2, [r7, #4]
 8019926:	68fb      	ldr	r3, [r7, #12]
 8019928:	1ad3      	subs	r3, r2, r3
 801992a:	683a      	ldr	r2, [r7, #0]
 801992c:	4619      	mov	r1, r3
 801992e:	f7fe fdd5 	bl	80184dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8019932:	f7ff f957 	bl	8018be4 <xTaskResumeAll>
 8019936:	4603      	mov	r3, r0
 8019938:	2b00      	cmp	r3, #0
 801993a:	d10a      	bne.n	8019952 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801993c:	4b09      	ldr	r3, [pc, #36]	; (8019964 <prvProcessTimerOrBlockTask+0x98>)
 801993e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8019942:	601a      	str	r2, [r3, #0]
 8019944:	f3bf 8f4f 	dsb	sy
 8019948:	f3bf 8f6f 	isb	sy
}
 801994c:	e001      	b.n	8019952 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801994e:	f7ff f949 	bl	8018be4 <xTaskResumeAll>
}
 8019952:	bf00      	nop
 8019954:	3710      	adds	r7, #16
 8019956:	46bd      	mov	sp, r7
 8019958:	bd80      	pop	{r7, pc}
 801995a:	bf00      	nop
 801995c:	24002c44 	.word	0x24002c44
 8019960:	24002c48 	.word	0x24002c48
 8019964:	e000ed04 	.word	0xe000ed04

08019968 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8019968:	b480      	push	{r7}
 801996a:	b085      	sub	sp, #20
 801996c:	af00      	add	r7, sp, #0
 801996e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8019970:	4b0e      	ldr	r3, [pc, #56]	; (80199ac <prvGetNextExpireTime+0x44>)
 8019972:	681b      	ldr	r3, [r3, #0]
 8019974:	681b      	ldr	r3, [r3, #0]
 8019976:	2b00      	cmp	r3, #0
 8019978:	d101      	bne.n	801997e <prvGetNextExpireTime+0x16>
 801997a:	2201      	movs	r2, #1
 801997c:	e000      	b.n	8019980 <prvGetNextExpireTime+0x18>
 801997e:	2200      	movs	r2, #0
 8019980:	687b      	ldr	r3, [r7, #4]
 8019982:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8019984:	687b      	ldr	r3, [r7, #4]
 8019986:	681b      	ldr	r3, [r3, #0]
 8019988:	2b00      	cmp	r3, #0
 801998a:	d105      	bne.n	8019998 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801998c:	4b07      	ldr	r3, [pc, #28]	; (80199ac <prvGetNextExpireTime+0x44>)
 801998e:	681b      	ldr	r3, [r3, #0]
 8019990:	68db      	ldr	r3, [r3, #12]
 8019992:	681b      	ldr	r3, [r3, #0]
 8019994:	60fb      	str	r3, [r7, #12]
 8019996:	e001      	b.n	801999c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8019998:	2300      	movs	r3, #0
 801999a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801999c:	68fb      	ldr	r3, [r7, #12]
}
 801999e:	4618      	mov	r0, r3
 80199a0:	3714      	adds	r7, #20
 80199a2:	46bd      	mov	sp, r7
 80199a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80199a8:	4770      	bx	lr
 80199aa:	bf00      	nop
 80199ac:	24002c40 	.word	0x24002c40

080199b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80199b0:	b580      	push	{r7, lr}
 80199b2:	b084      	sub	sp, #16
 80199b4:	af00      	add	r7, sp, #0
 80199b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80199b8:	f7ff f9b2 	bl	8018d20 <xTaskGetTickCount>
 80199bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80199be:	4b0b      	ldr	r3, [pc, #44]	; (80199ec <prvSampleTimeNow+0x3c>)
 80199c0:	681b      	ldr	r3, [r3, #0]
 80199c2:	68fa      	ldr	r2, [r7, #12]
 80199c4:	429a      	cmp	r2, r3
 80199c6:	d205      	bcs.n	80199d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80199c8:	f000 f936 	bl	8019c38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80199cc:	687b      	ldr	r3, [r7, #4]
 80199ce:	2201      	movs	r2, #1
 80199d0:	601a      	str	r2, [r3, #0]
 80199d2:	e002      	b.n	80199da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80199d4:	687b      	ldr	r3, [r7, #4]
 80199d6:	2200      	movs	r2, #0
 80199d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80199da:	4a04      	ldr	r2, [pc, #16]	; (80199ec <prvSampleTimeNow+0x3c>)
 80199dc:	68fb      	ldr	r3, [r7, #12]
 80199de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80199e0:	68fb      	ldr	r3, [r7, #12]
}
 80199e2:	4618      	mov	r0, r3
 80199e4:	3710      	adds	r7, #16
 80199e6:	46bd      	mov	sp, r7
 80199e8:	bd80      	pop	{r7, pc}
 80199ea:	bf00      	nop
 80199ec:	24002c50 	.word	0x24002c50

080199f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80199f0:	b580      	push	{r7, lr}
 80199f2:	b086      	sub	sp, #24
 80199f4:	af00      	add	r7, sp, #0
 80199f6:	60f8      	str	r0, [r7, #12]
 80199f8:	60b9      	str	r1, [r7, #8]
 80199fa:	607a      	str	r2, [r7, #4]
 80199fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80199fe:	2300      	movs	r3, #0
 8019a00:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8019a02:	68fb      	ldr	r3, [r7, #12]
 8019a04:	68ba      	ldr	r2, [r7, #8]
 8019a06:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8019a08:	68fb      	ldr	r3, [r7, #12]
 8019a0a:	68fa      	ldr	r2, [r7, #12]
 8019a0c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8019a0e:	68ba      	ldr	r2, [r7, #8]
 8019a10:	687b      	ldr	r3, [r7, #4]
 8019a12:	429a      	cmp	r2, r3
 8019a14:	d812      	bhi.n	8019a3c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8019a16:	687a      	ldr	r2, [r7, #4]
 8019a18:	683b      	ldr	r3, [r7, #0]
 8019a1a:	1ad2      	subs	r2, r2, r3
 8019a1c:	68fb      	ldr	r3, [r7, #12]
 8019a1e:	699b      	ldr	r3, [r3, #24]
 8019a20:	429a      	cmp	r2, r3
 8019a22:	d302      	bcc.n	8019a2a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8019a24:	2301      	movs	r3, #1
 8019a26:	617b      	str	r3, [r7, #20]
 8019a28:	e01b      	b.n	8019a62 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8019a2a:	4b10      	ldr	r3, [pc, #64]	; (8019a6c <prvInsertTimerInActiveList+0x7c>)
 8019a2c:	681a      	ldr	r2, [r3, #0]
 8019a2e:	68fb      	ldr	r3, [r7, #12]
 8019a30:	3304      	adds	r3, #4
 8019a32:	4619      	mov	r1, r3
 8019a34:	4610      	mov	r0, r2
 8019a36:	f7fe f836 	bl	8017aa6 <vListInsert>
 8019a3a:	e012      	b.n	8019a62 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8019a3c:	687a      	ldr	r2, [r7, #4]
 8019a3e:	683b      	ldr	r3, [r7, #0]
 8019a40:	429a      	cmp	r2, r3
 8019a42:	d206      	bcs.n	8019a52 <prvInsertTimerInActiveList+0x62>
 8019a44:	68ba      	ldr	r2, [r7, #8]
 8019a46:	683b      	ldr	r3, [r7, #0]
 8019a48:	429a      	cmp	r2, r3
 8019a4a:	d302      	bcc.n	8019a52 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8019a4c:	2301      	movs	r3, #1
 8019a4e:	617b      	str	r3, [r7, #20]
 8019a50:	e007      	b.n	8019a62 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8019a52:	4b07      	ldr	r3, [pc, #28]	; (8019a70 <prvInsertTimerInActiveList+0x80>)
 8019a54:	681a      	ldr	r2, [r3, #0]
 8019a56:	68fb      	ldr	r3, [r7, #12]
 8019a58:	3304      	adds	r3, #4
 8019a5a:	4619      	mov	r1, r3
 8019a5c:	4610      	mov	r0, r2
 8019a5e:	f7fe f822 	bl	8017aa6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8019a62:	697b      	ldr	r3, [r7, #20]
}
 8019a64:	4618      	mov	r0, r3
 8019a66:	3718      	adds	r7, #24
 8019a68:	46bd      	mov	sp, r7
 8019a6a:	bd80      	pop	{r7, pc}
 8019a6c:	24002c44 	.word	0x24002c44
 8019a70:	24002c40 	.word	0x24002c40

08019a74 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8019a74:	b580      	push	{r7, lr}
 8019a76:	b08e      	sub	sp, #56	; 0x38
 8019a78:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8019a7a:	e0ca      	b.n	8019c12 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8019a7c:	687b      	ldr	r3, [r7, #4]
 8019a7e:	2b00      	cmp	r3, #0
 8019a80:	da18      	bge.n	8019ab4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8019a82:	1d3b      	adds	r3, r7, #4
 8019a84:	3304      	adds	r3, #4
 8019a86:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8019a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019a8a:	2b00      	cmp	r3, #0
 8019a8c:	d10a      	bne.n	8019aa4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8019a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019a92:	f383 8811 	msr	BASEPRI, r3
 8019a96:	f3bf 8f6f 	isb	sy
 8019a9a:	f3bf 8f4f 	dsb	sy
 8019a9e:	61fb      	str	r3, [r7, #28]
}
 8019aa0:	bf00      	nop
 8019aa2:	e7fe      	b.n	8019aa2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8019aa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019aa6:	681b      	ldr	r3, [r3, #0]
 8019aa8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019aaa:	6850      	ldr	r0, [r2, #4]
 8019aac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019aae:	6892      	ldr	r2, [r2, #8]
 8019ab0:	4611      	mov	r1, r2
 8019ab2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8019ab4:	687b      	ldr	r3, [r7, #4]
 8019ab6:	2b00      	cmp	r3, #0
 8019ab8:	f2c0 80aa 	blt.w	8019c10 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8019abc:	68fb      	ldr	r3, [r7, #12]
 8019abe:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8019ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019ac2:	695b      	ldr	r3, [r3, #20]
 8019ac4:	2b00      	cmp	r3, #0
 8019ac6:	d004      	beq.n	8019ad2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8019ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019aca:	3304      	adds	r3, #4
 8019acc:	4618      	mov	r0, r3
 8019ace:	f7fe f823 	bl	8017b18 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8019ad2:	463b      	mov	r3, r7
 8019ad4:	4618      	mov	r0, r3
 8019ad6:	f7ff ff6b 	bl	80199b0 <prvSampleTimeNow>
 8019ada:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8019adc:	687b      	ldr	r3, [r7, #4]
 8019ade:	2b09      	cmp	r3, #9
 8019ae0:	f200 8097 	bhi.w	8019c12 <prvProcessReceivedCommands+0x19e>
 8019ae4:	a201      	add	r2, pc, #4	; (adr r2, 8019aec <prvProcessReceivedCommands+0x78>)
 8019ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019aea:	bf00      	nop
 8019aec:	08019b15 	.word	0x08019b15
 8019af0:	08019b15 	.word	0x08019b15
 8019af4:	08019b15 	.word	0x08019b15
 8019af8:	08019b89 	.word	0x08019b89
 8019afc:	08019b9d 	.word	0x08019b9d
 8019b00:	08019be7 	.word	0x08019be7
 8019b04:	08019b15 	.word	0x08019b15
 8019b08:	08019b15 	.word	0x08019b15
 8019b0c:	08019b89 	.word	0x08019b89
 8019b10:	08019b9d 	.word	0x08019b9d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8019b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019b1a:	f043 0301 	orr.w	r3, r3, #1
 8019b1e:	b2da      	uxtb	r2, r3
 8019b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8019b26:	68ba      	ldr	r2, [r7, #8]
 8019b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b2a:	699b      	ldr	r3, [r3, #24]
 8019b2c:	18d1      	adds	r1, r2, r3
 8019b2e:	68bb      	ldr	r3, [r7, #8]
 8019b30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019b32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019b34:	f7ff ff5c 	bl	80199f0 <prvInsertTimerInActiveList>
 8019b38:	4603      	mov	r3, r0
 8019b3a:	2b00      	cmp	r3, #0
 8019b3c:	d069      	beq.n	8019c12 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8019b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b40:	6a1b      	ldr	r3, [r3, #32]
 8019b42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019b44:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8019b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019b4c:	f003 0304 	and.w	r3, r3, #4
 8019b50:	2b00      	cmp	r3, #0
 8019b52:	d05e      	beq.n	8019c12 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8019b54:	68ba      	ldr	r2, [r7, #8]
 8019b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b58:	699b      	ldr	r3, [r3, #24]
 8019b5a:	441a      	add	r2, r3
 8019b5c:	2300      	movs	r3, #0
 8019b5e:	9300      	str	r3, [sp, #0]
 8019b60:	2300      	movs	r3, #0
 8019b62:	2100      	movs	r1, #0
 8019b64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019b66:	f7ff fe05 	bl	8019774 <xTimerGenericCommand>
 8019b6a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8019b6c:	6a3b      	ldr	r3, [r7, #32]
 8019b6e:	2b00      	cmp	r3, #0
 8019b70:	d14f      	bne.n	8019c12 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8019b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019b76:	f383 8811 	msr	BASEPRI, r3
 8019b7a:	f3bf 8f6f 	isb	sy
 8019b7e:	f3bf 8f4f 	dsb	sy
 8019b82:	61bb      	str	r3, [r7, #24]
}
 8019b84:	bf00      	nop
 8019b86:	e7fe      	b.n	8019b86 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8019b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b8a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019b8e:	f023 0301 	bic.w	r3, r3, #1
 8019b92:	b2da      	uxtb	r2, r3
 8019b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b96:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8019b9a:	e03a      	b.n	8019c12 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8019b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019b9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019ba2:	f043 0301 	orr.w	r3, r3, #1
 8019ba6:	b2da      	uxtb	r2, r3
 8019ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019baa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8019bae:	68ba      	ldr	r2, [r7, #8]
 8019bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019bb2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8019bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019bb6:	699b      	ldr	r3, [r3, #24]
 8019bb8:	2b00      	cmp	r3, #0
 8019bba:	d10a      	bne.n	8019bd2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8019bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019bc0:	f383 8811 	msr	BASEPRI, r3
 8019bc4:	f3bf 8f6f 	isb	sy
 8019bc8:	f3bf 8f4f 	dsb	sy
 8019bcc:	617b      	str	r3, [r7, #20]
}
 8019bce:	bf00      	nop
 8019bd0:	e7fe      	b.n	8019bd0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8019bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019bd4:	699a      	ldr	r2, [r3, #24]
 8019bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bd8:	18d1      	adds	r1, r2, r3
 8019bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019bde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019be0:	f7ff ff06 	bl	80199f0 <prvInsertTimerInActiveList>
					break;
 8019be4:	e015      	b.n	8019c12 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8019be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019be8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019bec:	f003 0302 	and.w	r3, r3, #2
 8019bf0:	2b00      	cmp	r3, #0
 8019bf2:	d103      	bne.n	8019bfc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8019bf4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8019bf6:	f000 fbfb 	bl	801a3f0 <vPortFree>
 8019bfa:	e00a      	b.n	8019c12 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8019bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019bfe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019c02:	f023 0301 	bic.w	r3, r3, #1
 8019c06:	b2da      	uxtb	r2, r3
 8019c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019c0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8019c0e:	e000      	b.n	8019c12 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8019c10:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8019c12:	4b08      	ldr	r3, [pc, #32]	; (8019c34 <prvProcessReceivedCommands+0x1c0>)
 8019c14:	681b      	ldr	r3, [r3, #0]
 8019c16:	1d39      	adds	r1, r7, #4
 8019c18:	2200      	movs	r2, #0
 8019c1a:	4618      	mov	r0, r3
 8019c1c:	f7fe fa44 	bl	80180a8 <xQueueReceive>
 8019c20:	4603      	mov	r3, r0
 8019c22:	2b00      	cmp	r3, #0
 8019c24:	f47f af2a 	bne.w	8019a7c <prvProcessReceivedCommands+0x8>
	}
}
 8019c28:	bf00      	nop
 8019c2a:	bf00      	nop
 8019c2c:	3730      	adds	r7, #48	; 0x30
 8019c2e:	46bd      	mov	sp, r7
 8019c30:	bd80      	pop	{r7, pc}
 8019c32:	bf00      	nop
 8019c34:	24002c48 	.word	0x24002c48

08019c38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8019c38:	b580      	push	{r7, lr}
 8019c3a:	b088      	sub	sp, #32
 8019c3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8019c3e:	e048      	b.n	8019cd2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8019c40:	4b2d      	ldr	r3, [pc, #180]	; (8019cf8 <prvSwitchTimerLists+0xc0>)
 8019c42:	681b      	ldr	r3, [r3, #0]
 8019c44:	68db      	ldr	r3, [r3, #12]
 8019c46:	681b      	ldr	r3, [r3, #0]
 8019c48:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8019c4a:	4b2b      	ldr	r3, [pc, #172]	; (8019cf8 <prvSwitchTimerLists+0xc0>)
 8019c4c:	681b      	ldr	r3, [r3, #0]
 8019c4e:	68db      	ldr	r3, [r3, #12]
 8019c50:	68db      	ldr	r3, [r3, #12]
 8019c52:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8019c54:	68fb      	ldr	r3, [r7, #12]
 8019c56:	3304      	adds	r3, #4
 8019c58:	4618      	mov	r0, r3
 8019c5a:	f7fd ff5d 	bl	8017b18 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8019c5e:	68fb      	ldr	r3, [r7, #12]
 8019c60:	6a1b      	ldr	r3, [r3, #32]
 8019c62:	68f8      	ldr	r0, [r7, #12]
 8019c64:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8019c66:	68fb      	ldr	r3, [r7, #12]
 8019c68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8019c6c:	f003 0304 	and.w	r3, r3, #4
 8019c70:	2b00      	cmp	r3, #0
 8019c72:	d02e      	beq.n	8019cd2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8019c74:	68fb      	ldr	r3, [r7, #12]
 8019c76:	699b      	ldr	r3, [r3, #24]
 8019c78:	693a      	ldr	r2, [r7, #16]
 8019c7a:	4413      	add	r3, r2
 8019c7c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8019c7e:	68ba      	ldr	r2, [r7, #8]
 8019c80:	693b      	ldr	r3, [r7, #16]
 8019c82:	429a      	cmp	r2, r3
 8019c84:	d90e      	bls.n	8019ca4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8019c86:	68fb      	ldr	r3, [r7, #12]
 8019c88:	68ba      	ldr	r2, [r7, #8]
 8019c8a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8019c8c:	68fb      	ldr	r3, [r7, #12]
 8019c8e:	68fa      	ldr	r2, [r7, #12]
 8019c90:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8019c92:	4b19      	ldr	r3, [pc, #100]	; (8019cf8 <prvSwitchTimerLists+0xc0>)
 8019c94:	681a      	ldr	r2, [r3, #0]
 8019c96:	68fb      	ldr	r3, [r7, #12]
 8019c98:	3304      	adds	r3, #4
 8019c9a:	4619      	mov	r1, r3
 8019c9c:	4610      	mov	r0, r2
 8019c9e:	f7fd ff02 	bl	8017aa6 <vListInsert>
 8019ca2:	e016      	b.n	8019cd2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8019ca4:	2300      	movs	r3, #0
 8019ca6:	9300      	str	r3, [sp, #0]
 8019ca8:	2300      	movs	r3, #0
 8019caa:	693a      	ldr	r2, [r7, #16]
 8019cac:	2100      	movs	r1, #0
 8019cae:	68f8      	ldr	r0, [r7, #12]
 8019cb0:	f7ff fd60 	bl	8019774 <xTimerGenericCommand>
 8019cb4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8019cb6:	687b      	ldr	r3, [r7, #4]
 8019cb8:	2b00      	cmp	r3, #0
 8019cba:	d10a      	bne.n	8019cd2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8019cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019cc0:	f383 8811 	msr	BASEPRI, r3
 8019cc4:	f3bf 8f6f 	isb	sy
 8019cc8:	f3bf 8f4f 	dsb	sy
 8019ccc:	603b      	str	r3, [r7, #0]
}
 8019cce:	bf00      	nop
 8019cd0:	e7fe      	b.n	8019cd0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8019cd2:	4b09      	ldr	r3, [pc, #36]	; (8019cf8 <prvSwitchTimerLists+0xc0>)
 8019cd4:	681b      	ldr	r3, [r3, #0]
 8019cd6:	681b      	ldr	r3, [r3, #0]
 8019cd8:	2b00      	cmp	r3, #0
 8019cda:	d1b1      	bne.n	8019c40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8019cdc:	4b06      	ldr	r3, [pc, #24]	; (8019cf8 <prvSwitchTimerLists+0xc0>)
 8019cde:	681b      	ldr	r3, [r3, #0]
 8019ce0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8019ce2:	4b06      	ldr	r3, [pc, #24]	; (8019cfc <prvSwitchTimerLists+0xc4>)
 8019ce4:	681b      	ldr	r3, [r3, #0]
 8019ce6:	4a04      	ldr	r2, [pc, #16]	; (8019cf8 <prvSwitchTimerLists+0xc0>)
 8019ce8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8019cea:	4a04      	ldr	r2, [pc, #16]	; (8019cfc <prvSwitchTimerLists+0xc4>)
 8019cec:	697b      	ldr	r3, [r7, #20]
 8019cee:	6013      	str	r3, [r2, #0]
}
 8019cf0:	bf00      	nop
 8019cf2:	3718      	adds	r7, #24
 8019cf4:	46bd      	mov	sp, r7
 8019cf6:	bd80      	pop	{r7, pc}
 8019cf8:	24002c40 	.word	0x24002c40
 8019cfc:	24002c44 	.word	0x24002c44

08019d00 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8019d00:	b580      	push	{r7, lr}
 8019d02:	b082      	sub	sp, #8
 8019d04:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8019d06:	f000 f985 	bl	801a014 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8019d0a:	4b15      	ldr	r3, [pc, #84]	; (8019d60 <prvCheckForValidListAndQueue+0x60>)
 8019d0c:	681b      	ldr	r3, [r3, #0]
 8019d0e:	2b00      	cmp	r3, #0
 8019d10:	d120      	bne.n	8019d54 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8019d12:	4814      	ldr	r0, [pc, #80]	; (8019d64 <prvCheckForValidListAndQueue+0x64>)
 8019d14:	f7fd fe76 	bl	8017a04 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8019d18:	4813      	ldr	r0, [pc, #76]	; (8019d68 <prvCheckForValidListAndQueue+0x68>)
 8019d1a:	f7fd fe73 	bl	8017a04 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8019d1e:	4b13      	ldr	r3, [pc, #76]	; (8019d6c <prvCheckForValidListAndQueue+0x6c>)
 8019d20:	4a10      	ldr	r2, [pc, #64]	; (8019d64 <prvCheckForValidListAndQueue+0x64>)
 8019d22:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8019d24:	4b12      	ldr	r3, [pc, #72]	; (8019d70 <prvCheckForValidListAndQueue+0x70>)
 8019d26:	4a10      	ldr	r2, [pc, #64]	; (8019d68 <prvCheckForValidListAndQueue+0x68>)
 8019d28:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8019d2a:	2300      	movs	r3, #0
 8019d2c:	9300      	str	r3, [sp, #0]
 8019d2e:	4b11      	ldr	r3, [pc, #68]	; (8019d74 <prvCheckForValidListAndQueue+0x74>)
 8019d30:	4a11      	ldr	r2, [pc, #68]	; (8019d78 <prvCheckForValidListAndQueue+0x78>)
 8019d32:	2110      	movs	r1, #16
 8019d34:	200a      	movs	r0, #10
 8019d36:	f7fd ff81 	bl	8017c3c <xQueueGenericCreateStatic>
 8019d3a:	4603      	mov	r3, r0
 8019d3c:	4a08      	ldr	r2, [pc, #32]	; (8019d60 <prvCheckForValidListAndQueue+0x60>)
 8019d3e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8019d40:	4b07      	ldr	r3, [pc, #28]	; (8019d60 <prvCheckForValidListAndQueue+0x60>)
 8019d42:	681b      	ldr	r3, [r3, #0]
 8019d44:	2b00      	cmp	r3, #0
 8019d46:	d005      	beq.n	8019d54 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8019d48:	4b05      	ldr	r3, [pc, #20]	; (8019d60 <prvCheckForValidListAndQueue+0x60>)
 8019d4a:	681b      	ldr	r3, [r3, #0]
 8019d4c:	490b      	ldr	r1, [pc, #44]	; (8019d7c <prvCheckForValidListAndQueue+0x7c>)
 8019d4e:	4618      	mov	r0, r3
 8019d50:	f7fe fb9a 	bl	8018488 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8019d54:	f000 f98e 	bl	801a074 <vPortExitCritical>
}
 8019d58:	bf00      	nop
 8019d5a:	46bd      	mov	sp, r7
 8019d5c:	bd80      	pop	{r7, pc}
 8019d5e:	bf00      	nop
 8019d60:	24002c48 	.word	0x24002c48
 8019d64:	24002c18 	.word	0x24002c18
 8019d68:	24002c2c 	.word	0x24002c2c
 8019d6c:	24002c40 	.word	0x24002c40
 8019d70:	24002c44 	.word	0x24002c44
 8019d74:	24002cf4 	.word	0x24002cf4
 8019d78:	24002c54 	.word	0x24002c54
 8019d7c:	0801b320 	.word	0x0801b320

08019d80 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8019d80:	b580      	push	{r7, lr}
 8019d82:	b08a      	sub	sp, #40	; 0x28
 8019d84:	af00      	add	r7, sp, #0
 8019d86:	60f8      	str	r0, [r7, #12]
 8019d88:	60b9      	str	r1, [r7, #8]
 8019d8a:	607a      	str	r2, [r7, #4]
 8019d8c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8019d8e:	f06f 0301 	mvn.w	r3, #1
 8019d92:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8019d94:	68fb      	ldr	r3, [r7, #12]
 8019d96:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8019d98:	68bb      	ldr	r3, [r7, #8]
 8019d9a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8019d9c:	687b      	ldr	r3, [r7, #4]
 8019d9e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8019da0:	4b06      	ldr	r3, [pc, #24]	; (8019dbc <xTimerPendFunctionCallFromISR+0x3c>)
 8019da2:	6818      	ldr	r0, [r3, #0]
 8019da4:	f107 0114 	add.w	r1, r7, #20
 8019da8:	2300      	movs	r3, #0
 8019daa:	683a      	ldr	r2, [r7, #0]
 8019dac:	f7fe f8e0 	bl	8017f70 <xQueueGenericSendFromISR>
 8019db0:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8019db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8019db4:	4618      	mov	r0, r3
 8019db6:	3728      	adds	r7, #40	; 0x28
 8019db8:	46bd      	mov	sp, r7
 8019dba:	bd80      	pop	{r7, pc}
 8019dbc:	24002c48 	.word	0x24002c48

08019dc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8019dc0:	b480      	push	{r7}
 8019dc2:	b085      	sub	sp, #20
 8019dc4:	af00      	add	r7, sp, #0
 8019dc6:	60f8      	str	r0, [r7, #12]
 8019dc8:	60b9      	str	r1, [r7, #8]
 8019dca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8019dcc:	68fb      	ldr	r3, [r7, #12]
 8019dce:	3b04      	subs	r3, #4
 8019dd0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8019dd2:	68fb      	ldr	r3, [r7, #12]
 8019dd4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8019dd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8019dda:	68fb      	ldr	r3, [r7, #12]
 8019ddc:	3b04      	subs	r3, #4
 8019dde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8019de0:	68bb      	ldr	r3, [r7, #8]
 8019de2:	f023 0201 	bic.w	r2, r3, #1
 8019de6:	68fb      	ldr	r3, [r7, #12]
 8019de8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8019dea:	68fb      	ldr	r3, [r7, #12]
 8019dec:	3b04      	subs	r3, #4
 8019dee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8019df0:	4a0c      	ldr	r2, [pc, #48]	; (8019e24 <pxPortInitialiseStack+0x64>)
 8019df2:	68fb      	ldr	r3, [r7, #12]
 8019df4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8019df6:	68fb      	ldr	r3, [r7, #12]
 8019df8:	3b14      	subs	r3, #20
 8019dfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8019dfc:	687a      	ldr	r2, [r7, #4]
 8019dfe:	68fb      	ldr	r3, [r7, #12]
 8019e00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8019e02:	68fb      	ldr	r3, [r7, #12]
 8019e04:	3b04      	subs	r3, #4
 8019e06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8019e08:	68fb      	ldr	r3, [r7, #12]
 8019e0a:	f06f 0202 	mvn.w	r2, #2
 8019e0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8019e10:	68fb      	ldr	r3, [r7, #12]
 8019e12:	3b20      	subs	r3, #32
 8019e14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8019e16:	68fb      	ldr	r3, [r7, #12]
}
 8019e18:	4618      	mov	r0, r3
 8019e1a:	3714      	adds	r7, #20
 8019e1c:	46bd      	mov	sp, r7
 8019e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e22:	4770      	bx	lr
 8019e24:	08019e29 	.word	0x08019e29

08019e28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8019e28:	b480      	push	{r7}
 8019e2a:	b085      	sub	sp, #20
 8019e2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8019e2e:	2300      	movs	r3, #0
 8019e30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8019e32:	4b12      	ldr	r3, [pc, #72]	; (8019e7c <prvTaskExitError+0x54>)
 8019e34:	681b      	ldr	r3, [r3, #0]
 8019e36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8019e3a:	d00a      	beq.n	8019e52 <prvTaskExitError+0x2a>
	__asm volatile
 8019e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019e40:	f383 8811 	msr	BASEPRI, r3
 8019e44:	f3bf 8f6f 	isb	sy
 8019e48:	f3bf 8f4f 	dsb	sy
 8019e4c:	60fb      	str	r3, [r7, #12]
}
 8019e4e:	bf00      	nop
 8019e50:	e7fe      	b.n	8019e50 <prvTaskExitError+0x28>
	__asm volatile
 8019e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019e56:	f383 8811 	msr	BASEPRI, r3
 8019e5a:	f3bf 8f6f 	isb	sy
 8019e5e:	f3bf 8f4f 	dsb	sy
 8019e62:	60bb      	str	r3, [r7, #8]
}
 8019e64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8019e66:	bf00      	nop
 8019e68:	687b      	ldr	r3, [r7, #4]
 8019e6a:	2b00      	cmp	r3, #0
 8019e6c:	d0fc      	beq.n	8019e68 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8019e6e:	bf00      	nop
 8019e70:	bf00      	nop
 8019e72:	3714      	adds	r7, #20
 8019e74:	46bd      	mov	sp, r7
 8019e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e7a:	4770      	bx	lr
 8019e7c:	240000d4 	.word	0x240000d4

08019e80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8019e80:	4b07      	ldr	r3, [pc, #28]	; (8019ea0 <pxCurrentTCBConst2>)
 8019e82:	6819      	ldr	r1, [r3, #0]
 8019e84:	6808      	ldr	r0, [r1, #0]
 8019e86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019e8a:	f380 8809 	msr	PSP, r0
 8019e8e:	f3bf 8f6f 	isb	sy
 8019e92:	f04f 0000 	mov.w	r0, #0
 8019e96:	f380 8811 	msr	BASEPRI, r0
 8019e9a:	4770      	bx	lr
 8019e9c:	f3af 8000 	nop.w

08019ea0 <pxCurrentTCBConst2>:
 8019ea0:	24002718 	.word	0x24002718
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8019ea4:	bf00      	nop
 8019ea6:	bf00      	nop

08019ea8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8019ea8:	4808      	ldr	r0, [pc, #32]	; (8019ecc <prvPortStartFirstTask+0x24>)
 8019eaa:	6800      	ldr	r0, [r0, #0]
 8019eac:	6800      	ldr	r0, [r0, #0]
 8019eae:	f380 8808 	msr	MSP, r0
 8019eb2:	f04f 0000 	mov.w	r0, #0
 8019eb6:	f380 8814 	msr	CONTROL, r0
 8019eba:	b662      	cpsie	i
 8019ebc:	b661      	cpsie	f
 8019ebe:	f3bf 8f4f 	dsb	sy
 8019ec2:	f3bf 8f6f 	isb	sy
 8019ec6:	df00      	svc	0
 8019ec8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8019eca:	bf00      	nop
 8019ecc:	e000ed08 	.word	0xe000ed08

08019ed0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8019ed0:	b580      	push	{r7, lr}
 8019ed2:	b086      	sub	sp, #24
 8019ed4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8019ed6:	4b46      	ldr	r3, [pc, #280]	; (8019ff0 <xPortStartScheduler+0x120>)
 8019ed8:	681b      	ldr	r3, [r3, #0]
 8019eda:	4a46      	ldr	r2, [pc, #280]	; (8019ff4 <xPortStartScheduler+0x124>)
 8019edc:	4293      	cmp	r3, r2
 8019ede:	d10a      	bne.n	8019ef6 <xPortStartScheduler+0x26>
	__asm volatile
 8019ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019ee4:	f383 8811 	msr	BASEPRI, r3
 8019ee8:	f3bf 8f6f 	isb	sy
 8019eec:	f3bf 8f4f 	dsb	sy
 8019ef0:	613b      	str	r3, [r7, #16]
}
 8019ef2:	bf00      	nop
 8019ef4:	e7fe      	b.n	8019ef4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8019ef6:	4b3e      	ldr	r3, [pc, #248]	; (8019ff0 <xPortStartScheduler+0x120>)
 8019ef8:	681b      	ldr	r3, [r3, #0]
 8019efa:	4a3f      	ldr	r2, [pc, #252]	; (8019ff8 <xPortStartScheduler+0x128>)
 8019efc:	4293      	cmp	r3, r2
 8019efe:	d10a      	bne.n	8019f16 <xPortStartScheduler+0x46>
	__asm volatile
 8019f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019f04:	f383 8811 	msr	BASEPRI, r3
 8019f08:	f3bf 8f6f 	isb	sy
 8019f0c:	f3bf 8f4f 	dsb	sy
 8019f10:	60fb      	str	r3, [r7, #12]
}
 8019f12:	bf00      	nop
 8019f14:	e7fe      	b.n	8019f14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8019f16:	4b39      	ldr	r3, [pc, #228]	; (8019ffc <xPortStartScheduler+0x12c>)
 8019f18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8019f1a:	697b      	ldr	r3, [r7, #20]
 8019f1c:	781b      	ldrb	r3, [r3, #0]
 8019f1e:	b2db      	uxtb	r3, r3
 8019f20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8019f22:	697b      	ldr	r3, [r7, #20]
 8019f24:	22ff      	movs	r2, #255	; 0xff
 8019f26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8019f28:	697b      	ldr	r3, [r7, #20]
 8019f2a:	781b      	ldrb	r3, [r3, #0]
 8019f2c:	b2db      	uxtb	r3, r3
 8019f2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8019f30:	78fb      	ldrb	r3, [r7, #3]
 8019f32:	b2db      	uxtb	r3, r3
 8019f34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8019f38:	b2da      	uxtb	r2, r3
 8019f3a:	4b31      	ldr	r3, [pc, #196]	; (801a000 <xPortStartScheduler+0x130>)
 8019f3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8019f3e:	4b31      	ldr	r3, [pc, #196]	; (801a004 <xPortStartScheduler+0x134>)
 8019f40:	2207      	movs	r2, #7
 8019f42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8019f44:	e009      	b.n	8019f5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8019f46:	4b2f      	ldr	r3, [pc, #188]	; (801a004 <xPortStartScheduler+0x134>)
 8019f48:	681b      	ldr	r3, [r3, #0]
 8019f4a:	3b01      	subs	r3, #1
 8019f4c:	4a2d      	ldr	r2, [pc, #180]	; (801a004 <xPortStartScheduler+0x134>)
 8019f4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8019f50:	78fb      	ldrb	r3, [r7, #3]
 8019f52:	b2db      	uxtb	r3, r3
 8019f54:	005b      	lsls	r3, r3, #1
 8019f56:	b2db      	uxtb	r3, r3
 8019f58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8019f5a:	78fb      	ldrb	r3, [r7, #3]
 8019f5c:	b2db      	uxtb	r3, r3
 8019f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8019f62:	2b80      	cmp	r3, #128	; 0x80
 8019f64:	d0ef      	beq.n	8019f46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8019f66:	4b27      	ldr	r3, [pc, #156]	; (801a004 <xPortStartScheduler+0x134>)
 8019f68:	681b      	ldr	r3, [r3, #0]
 8019f6a:	f1c3 0307 	rsb	r3, r3, #7
 8019f6e:	2b04      	cmp	r3, #4
 8019f70:	d00a      	beq.n	8019f88 <xPortStartScheduler+0xb8>
	__asm volatile
 8019f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019f76:	f383 8811 	msr	BASEPRI, r3
 8019f7a:	f3bf 8f6f 	isb	sy
 8019f7e:	f3bf 8f4f 	dsb	sy
 8019f82:	60bb      	str	r3, [r7, #8]
}
 8019f84:	bf00      	nop
 8019f86:	e7fe      	b.n	8019f86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8019f88:	4b1e      	ldr	r3, [pc, #120]	; (801a004 <xPortStartScheduler+0x134>)
 8019f8a:	681b      	ldr	r3, [r3, #0]
 8019f8c:	021b      	lsls	r3, r3, #8
 8019f8e:	4a1d      	ldr	r2, [pc, #116]	; (801a004 <xPortStartScheduler+0x134>)
 8019f90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8019f92:	4b1c      	ldr	r3, [pc, #112]	; (801a004 <xPortStartScheduler+0x134>)
 8019f94:	681b      	ldr	r3, [r3, #0]
 8019f96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8019f9a:	4a1a      	ldr	r2, [pc, #104]	; (801a004 <xPortStartScheduler+0x134>)
 8019f9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8019f9e:	687b      	ldr	r3, [r7, #4]
 8019fa0:	b2da      	uxtb	r2, r3
 8019fa2:	697b      	ldr	r3, [r7, #20]
 8019fa4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8019fa6:	4b18      	ldr	r3, [pc, #96]	; (801a008 <xPortStartScheduler+0x138>)
 8019fa8:	681b      	ldr	r3, [r3, #0]
 8019faa:	4a17      	ldr	r2, [pc, #92]	; (801a008 <xPortStartScheduler+0x138>)
 8019fac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8019fb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8019fb2:	4b15      	ldr	r3, [pc, #84]	; (801a008 <xPortStartScheduler+0x138>)
 8019fb4:	681b      	ldr	r3, [r3, #0]
 8019fb6:	4a14      	ldr	r2, [pc, #80]	; (801a008 <xPortStartScheduler+0x138>)
 8019fb8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8019fbc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8019fbe:	f000 f8dd 	bl	801a17c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8019fc2:	4b12      	ldr	r3, [pc, #72]	; (801a00c <xPortStartScheduler+0x13c>)
 8019fc4:	2200      	movs	r2, #0
 8019fc6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8019fc8:	f000 f8fc 	bl	801a1c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8019fcc:	4b10      	ldr	r3, [pc, #64]	; (801a010 <xPortStartScheduler+0x140>)
 8019fce:	681b      	ldr	r3, [r3, #0]
 8019fd0:	4a0f      	ldr	r2, [pc, #60]	; (801a010 <xPortStartScheduler+0x140>)
 8019fd2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8019fd6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8019fd8:	f7ff ff66 	bl	8019ea8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8019fdc:	f7fe ff72 	bl	8018ec4 <vTaskSwitchContext>
	prvTaskExitError();
 8019fe0:	f7ff ff22 	bl	8019e28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8019fe4:	2300      	movs	r3, #0
}
 8019fe6:	4618      	mov	r0, r3
 8019fe8:	3718      	adds	r7, #24
 8019fea:	46bd      	mov	sp, r7
 8019fec:	bd80      	pop	{r7, pc}
 8019fee:	bf00      	nop
 8019ff0:	e000ed00 	.word	0xe000ed00
 8019ff4:	410fc271 	.word	0x410fc271
 8019ff8:	410fc270 	.word	0x410fc270
 8019ffc:	e000e400 	.word	0xe000e400
 801a000:	24002d44 	.word	0x24002d44
 801a004:	24002d48 	.word	0x24002d48
 801a008:	e000ed20 	.word	0xe000ed20
 801a00c:	240000d4 	.word	0x240000d4
 801a010:	e000ef34 	.word	0xe000ef34

0801a014 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801a014:	b480      	push	{r7}
 801a016:	b083      	sub	sp, #12
 801a018:	af00      	add	r7, sp, #0
	__asm volatile
 801a01a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a01e:	f383 8811 	msr	BASEPRI, r3
 801a022:	f3bf 8f6f 	isb	sy
 801a026:	f3bf 8f4f 	dsb	sy
 801a02a:	607b      	str	r3, [r7, #4]
}
 801a02c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801a02e:	4b0f      	ldr	r3, [pc, #60]	; (801a06c <vPortEnterCritical+0x58>)
 801a030:	681b      	ldr	r3, [r3, #0]
 801a032:	3301      	adds	r3, #1
 801a034:	4a0d      	ldr	r2, [pc, #52]	; (801a06c <vPortEnterCritical+0x58>)
 801a036:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801a038:	4b0c      	ldr	r3, [pc, #48]	; (801a06c <vPortEnterCritical+0x58>)
 801a03a:	681b      	ldr	r3, [r3, #0]
 801a03c:	2b01      	cmp	r3, #1
 801a03e:	d10f      	bne.n	801a060 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801a040:	4b0b      	ldr	r3, [pc, #44]	; (801a070 <vPortEnterCritical+0x5c>)
 801a042:	681b      	ldr	r3, [r3, #0]
 801a044:	b2db      	uxtb	r3, r3
 801a046:	2b00      	cmp	r3, #0
 801a048:	d00a      	beq.n	801a060 <vPortEnterCritical+0x4c>
	__asm volatile
 801a04a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a04e:	f383 8811 	msr	BASEPRI, r3
 801a052:	f3bf 8f6f 	isb	sy
 801a056:	f3bf 8f4f 	dsb	sy
 801a05a:	603b      	str	r3, [r7, #0]
}
 801a05c:	bf00      	nop
 801a05e:	e7fe      	b.n	801a05e <vPortEnterCritical+0x4a>
	}
}
 801a060:	bf00      	nop
 801a062:	370c      	adds	r7, #12
 801a064:	46bd      	mov	sp, r7
 801a066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a06a:	4770      	bx	lr
 801a06c:	240000d4 	.word	0x240000d4
 801a070:	e000ed04 	.word	0xe000ed04

0801a074 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801a074:	b480      	push	{r7}
 801a076:	b083      	sub	sp, #12
 801a078:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801a07a:	4b12      	ldr	r3, [pc, #72]	; (801a0c4 <vPortExitCritical+0x50>)
 801a07c:	681b      	ldr	r3, [r3, #0]
 801a07e:	2b00      	cmp	r3, #0
 801a080:	d10a      	bne.n	801a098 <vPortExitCritical+0x24>
	__asm volatile
 801a082:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a086:	f383 8811 	msr	BASEPRI, r3
 801a08a:	f3bf 8f6f 	isb	sy
 801a08e:	f3bf 8f4f 	dsb	sy
 801a092:	607b      	str	r3, [r7, #4]
}
 801a094:	bf00      	nop
 801a096:	e7fe      	b.n	801a096 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 801a098:	4b0a      	ldr	r3, [pc, #40]	; (801a0c4 <vPortExitCritical+0x50>)
 801a09a:	681b      	ldr	r3, [r3, #0]
 801a09c:	3b01      	subs	r3, #1
 801a09e:	4a09      	ldr	r2, [pc, #36]	; (801a0c4 <vPortExitCritical+0x50>)
 801a0a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801a0a2:	4b08      	ldr	r3, [pc, #32]	; (801a0c4 <vPortExitCritical+0x50>)
 801a0a4:	681b      	ldr	r3, [r3, #0]
 801a0a6:	2b00      	cmp	r3, #0
 801a0a8:	d105      	bne.n	801a0b6 <vPortExitCritical+0x42>
 801a0aa:	2300      	movs	r3, #0
 801a0ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 801a0ae:	683b      	ldr	r3, [r7, #0]
 801a0b0:	f383 8811 	msr	BASEPRI, r3
}
 801a0b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 801a0b6:	bf00      	nop
 801a0b8:	370c      	adds	r7, #12
 801a0ba:	46bd      	mov	sp, r7
 801a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a0c0:	4770      	bx	lr
 801a0c2:	bf00      	nop
 801a0c4:	240000d4 	.word	0x240000d4
	...

0801a0d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 801a0d0:	f3ef 8009 	mrs	r0, PSP
 801a0d4:	f3bf 8f6f 	isb	sy
 801a0d8:	4b15      	ldr	r3, [pc, #84]	; (801a130 <pxCurrentTCBConst>)
 801a0da:	681a      	ldr	r2, [r3, #0]
 801a0dc:	f01e 0f10 	tst.w	lr, #16
 801a0e0:	bf08      	it	eq
 801a0e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 801a0e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0ea:	6010      	str	r0, [r2, #0]
 801a0ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 801a0f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 801a0f4:	f380 8811 	msr	BASEPRI, r0
 801a0f8:	f3bf 8f4f 	dsb	sy
 801a0fc:	f3bf 8f6f 	isb	sy
 801a100:	f7fe fee0 	bl	8018ec4 <vTaskSwitchContext>
 801a104:	f04f 0000 	mov.w	r0, #0
 801a108:	f380 8811 	msr	BASEPRI, r0
 801a10c:	bc09      	pop	{r0, r3}
 801a10e:	6819      	ldr	r1, [r3, #0]
 801a110:	6808      	ldr	r0, [r1, #0]
 801a112:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a116:	f01e 0f10 	tst.w	lr, #16
 801a11a:	bf08      	it	eq
 801a11c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 801a120:	f380 8809 	msr	PSP, r0
 801a124:	f3bf 8f6f 	isb	sy
 801a128:	4770      	bx	lr
 801a12a:	bf00      	nop
 801a12c:	f3af 8000 	nop.w

0801a130 <pxCurrentTCBConst>:
 801a130:	24002718 	.word	0x24002718
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 801a134:	bf00      	nop
 801a136:	bf00      	nop

0801a138 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 801a138:	b580      	push	{r7, lr}
 801a13a:	b082      	sub	sp, #8
 801a13c:	af00      	add	r7, sp, #0
	__asm volatile
 801a13e:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a142:	f383 8811 	msr	BASEPRI, r3
 801a146:	f3bf 8f6f 	isb	sy
 801a14a:	f3bf 8f4f 	dsb	sy
 801a14e:	607b      	str	r3, [r7, #4]
}
 801a150:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 801a152:	f7fe fdf5 	bl	8018d40 <xTaskIncrementTick>
 801a156:	4603      	mov	r3, r0
 801a158:	2b00      	cmp	r3, #0
 801a15a:	d003      	beq.n	801a164 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801a15c:	4b06      	ldr	r3, [pc, #24]	; (801a178 <xPortSysTickHandler+0x40>)
 801a15e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801a162:	601a      	str	r2, [r3, #0]
 801a164:	2300      	movs	r3, #0
 801a166:	603b      	str	r3, [r7, #0]
	__asm volatile
 801a168:	683b      	ldr	r3, [r7, #0]
 801a16a:	f383 8811 	msr	BASEPRI, r3
}
 801a16e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 801a170:	bf00      	nop
 801a172:	3708      	adds	r7, #8
 801a174:	46bd      	mov	sp, r7
 801a176:	bd80      	pop	{r7, pc}
 801a178:	e000ed04 	.word	0xe000ed04

0801a17c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801a17c:	b480      	push	{r7}
 801a17e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 801a180:	4b0b      	ldr	r3, [pc, #44]	; (801a1b0 <vPortSetupTimerInterrupt+0x34>)
 801a182:	2200      	movs	r2, #0
 801a184:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801a186:	4b0b      	ldr	r3, [pc, #44]	; (801a1b4 <vPortSetupTimerInterrupt+0x38>)
 801a188:	2200      	movs	r2, #0
 801a18a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801a18c:	4b0a      	ldr	r3, [pc, #40]	; (801a1b8 <vPortSetupTimerInterrupt+0x3c>)
 801a18e:	681b      	ldr	r3, [r3, #0]
 801a190:	4a0a      	ldr	r2, [pc, #40]	; (801a1bc <vPortSetupTimerInterrupt+0x40>)
 801a192:	fba2 2303 	umull	r2, r3, r2, r3
 801a196:	099b      	lsrs	r3, r3, #6
 801a198:	4a09      	ldr	r2, [pc, #36]	; (801a1c0 <vPortSetupTimerInterrupt+0x44>)
 801a19a:	3b01      	subs	r3, #1
 801a19c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801a19e:	4b04      	ldr	r3, [pc, #16]	; (801a1b0 <vPortSetupTimerInterrupt+0x34>)
 801a1a0:	2207      	movs	r2, #7
 801a1a2:	601a      	str	r2, [r3, #0]
}
 801a1a4:	bf00      	nop
 801a1a6:	46bd      	mov	sp, r7
 801a1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a1ac:	4770      	bx	lr
 801a1ae:	bf00      	nop
 801a1b0:	e000e010 	.word	0xe000e010
 801a1b4:	e000e018 	.word	0xe000e018
 801a1b8:	240000c4 	.word	0x240000c4
 801a1bc:	10624dd3 	.word	0x10624dd3
 801a1c0:	e000e014 	.word	0xe000e014

0801a1c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 801a1c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 801a1d4 <vPortEnableVFP+0x10>
 801a1c8:	6801      	ldr	r1, [r0, #0]
 801a1ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801a1ce:	6001      	str	r1, [r0, #0]
 801a1d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 801a1d2:	bf00      	nop
 801a1d4:	e000ed88 	.word	0xe000ed88

0801a1d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801a1d8:	b480      	push	{r7}
 801a1da:	b085      	sub	sp, #20
 801a1dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801a1de:	f3ef 8305 	mrs	r3, IPSR
 801a1e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 801a1e4:	68fb      	ldr	r3, [r7, #12]
 801a1e6:	2b0f      	cmp	r3, #15
 801a1e8:	d914      	bls.n	801a214 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801a1ea:	4a17      	ldr	r2, [pc, #92]	; (801a248 <vPortValidateInterruptPriority+0x70>)
 801a1ec:	68fb      	ldr	r3, [r7, #12]
 801a1ee:	4413      	add	r3, r2
 801a1f0:	781b      	ldrb	r3, [r3, #0]
 801a1f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 801a1f4:	4b15      	ldr	r3, [pc, #84]	; (801a24c <vPortValidateInterruptPriority+0x74>)
 801a1f6:	781b      	ldrb	r3, [r3, #0]
 801a1f8:	7afa      	ldrb	r2, [r7, #11]
 801a1fa:	429a      	cmp	r2, r3
 801a1fc:	d20a      	bcs.n	801a214 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801a1fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a202:	f383 8811 	msr	BASEPRI, r3
 801a206:	f3bf 8f6f 	isb	sy
 801a20a:	f3bf 8f4f 	dsb	sy
 801a20e:	607b      	str	r3, [r7, #4]
}
 801a210:	bf00      	nop
 801a212:	e7fe      	b.n	801a212 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801a214:	4b0e      	ldr	r3, [pc, #56]	; (801a250 <vPortValidateInterruptPriority+0x78>)
 801a216:	681b      	ldr	r3, [r3, #0]
 801a218:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801a21c:	4b0d      	ldr	r3, [pc, #52]	; (801a254 <vPortValidateInterruptPriority+0x7c>)
 801a21e:	681b      	ldr	r3, [r3, #0]
 801a220:	429a      	cmp	r2, r3
 801a222:	d90a      	bls.n	801a23a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 801a224:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a228:	f383 8811 	msr	BASEPRI, r3
 801a22c:	f3bf 8f6f 	isb	sy
 801a230:	f3bf 8f4f 	dsb	sy
 801a234:	603b      	str	r3, [r7, #0]
}
 801a236:	bf00      	nop
 801a238:	e7fe      	b.n	801a238 <vPortValidateInterruptPriority+0x60>
	}
 801a23a:	bf00      	nop
 801a23c:	3714      	adds	r7, #20
 801a23e:	46bd      	mov	sp, r7
 801a240:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a244:	4770      	bx	lr
 801a246:	bf00      	nop
 801a248:	e000e3f0 	.word	0xe000e3f0
 801a24c:	24002d44 	.word	0x24002d44
 801a250:	e000ed0c 	.word	0xe000ed0c
 801a254:	24002d48 	.word	0x24002d48

0801a258 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801a258:	b580      	push	{r7, lr}
 801a25a:	b08a      	sub	sp, #40	; 0x28
 801a25c:	af00      	add	r7, sp, #0
 801a25e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 801a260:	2300      	movs	r3, #0
 801a262:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 801a264:	f7fe fcb0 	bl	8018bc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801a268:	4b5b      	ldr	r3, [pc, #364]	; (801a3d8 <pvPortMalloc+0x180>)
 801a26a:	681b      	ldr	r3, [r3, #0]
 801a26c:	2b00      	cmp	r3, #0
 801a26e:	d101      	bne.n	801a274 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 801a270:	f000 f920 	bl	801a4b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801a274:	4b59      	ldr	r3, [pc, #356]	; (801a3dc <pvPortMalloc+0x184>)
 801a276:	681a      	ldr	r2, [r3, #0]
 801a278:	687b      	ldr	r3, [r7, #4]
 801a27a:	4013      	ands	r3, r2
 801a27c:	2b00      	cmp	r3, #0
 801a27e:	f040 8093 	bne.w	801a3a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 801a282:	687b      	ldr	r3, [r7, #4]
 801a284:	2b00      	cmp	r3, #0
 801a286:	d01d      	beq.n	801a2c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 801a288:	2208      	movs	r2, #8
 801a28a:	687b      	ldr	r3, [r7, #4]
 801a28c:	4413      	add	r3, r2
 801a28e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 801a290:	687b      	ldr	r3, [r7, #4]
 801a292:	f003 0307 	and.w	r3, r3, #7
 801a296:	2b00      	cmp	r3, #0
 801a298:	d014      	beq.n	801a2c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801a29a:	687b      	ldr	r3, [r7, #4]
 801a29c:	f023 0307 	bic.w	r3, r3, #7
 801a2a0:	3308      	adds	r3, #8
 801a2a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 801a2a4:	687b      	ldr	r3, [r7, #4]
 801a2a6:	f003 0307 	and.w	r3, r3, #7
 801a2aa:	2b00      	cmp	r3, #0
 801a2ac:	d00a      	beq.n	801a2c4 <pvPortMalloc+0x6c>
	__asm volatile
 801a2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a2b2:	f383 8811 	msr	BASEPRI, r3
 801a2b6:	f3bf 8f6f 	isb	sy
 801a2ba:	f3bf 8f4f 	dsb	sy
 801a2be:	617b      	str	r3, [r7, #20]
}
 801a2c0:	bf00      	nop
 801a2c2:	e7fe      	b.n	801a2c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801a2c4:	687b      	ldr	r3, [r7, #4]
 801a2c6:	2b00      	cmp	r3, #0
 801a2c8:	d06e      	beq.n	801a3a8 <pvPortMalloc+0x150>
 801a2ca:	4b45      	ldr	r3, [pc, #276]	; (801a3e0 <pvPortMalloc+0x188>)
 801a2cc:	681b      	ldr	r3, [r3, #0]
 801a2ce:	687a      	ldr	r2, [r7, #4]
 801a2d0:	429a      	cmp	r2, r3
 801a2d2:	d869      	bhi.n	801a3a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801a2d4:	4b43      	ldr	r3, [pc, #268]	; (801a3e4 <pvPortMalloc+0x18c>)
 801a2d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801a2d8:	4b42      	ldr	r3, [pc, #264]	; (801a3e4 <pvPortMalloc+0x18c>)
 801a2da:	681b      	ldr	r3, [r3, #0]
 801a2dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801a2de:	e004      	b.n	801a2ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 801a2e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a2e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801a2e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a2e6:	681b      	ldr	r3, [r3, #0]
 801a2e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801a2ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a2ec:	685b      	ldr	r3, [r3, #4]
 801a2ee:	687a      	ldr	r2, [r7, #4]
 801a2f0:	429a      	cmp	r2, r3
 801a2f2:	d903      	bls.n	801a2fc <pvPortMalloc+0xa4>
 801a2f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a2f6:	681b      	ldr	r3, [r3, #0]
 801a2f8:	2b00      	cmp	r3, #0
 801a2fa:	d1f1      	bne.n	801a2e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801a2fc:	4b36      	ldr	r3, [pc, #216]	; (801a3d8 <pvPortMalloc+0x180>)
 801a2fe:	681b      	ldr	r3, [r3, #0]
 801a300:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a302:	429a      	cmp	r2, r3
 801a304:	d050      	beq.n	801a3a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801a306:	6a3b      	ldr	r3, [r7, #32]
 801a308:	681b      	ldr	r3, [r3, #0]
 801a30a:	2208      	movs	r2, #8
 801a30c:	4413      	add	r3, r2
 801a30e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 801a310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a312:	681a      	ldr	r2, [r3, #0]
 801a314:	6a3b      	ldr	r3, [r7, #32]
 801a316:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801a318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a31a:	685a      	ldr	r2, [r3, #4]
 801a31c:	687b      	ldr	r3, [r7, #4]
 801a31e:	1ad2      	subs	r2, r2, r3
 801a320:	2308      	movs	r3, #8
 801a322:	005b      	lsls	r3, r3, #1
 801a324:	429a      	cmp	r2, r3
 801a326:	d91f      	bls.n	801a368 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801a328:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a32a:	687b      	ldr	r3, [r7, #4]
 801a32c:	4413      	add	r3, r2
 801a32e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 801a330:	69bb      	ldr	r3, [r7, #24]
 801a332:	f003 0307 	and.w	r3, r3, #7
 801a336:	2b00      	cmp	r3, #0
 801a338:	d00a      	beq.n	801a350 <pvPortMalloc+0xf8>
	__asm volatile
 801a33a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a33e:	f383 8811 	msr	BASEPRI, r3
 801a342:	f3bf 8f6f 	isb	sy
 801a346:	f3bf 8f4f 	dsb	sy
 801a34a:	613b      	str	r3, [r7, #16]
}
 801a34c:	bf00      	nop
 801a34e:	e7fe      	b.n	801a34e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801a350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a352:	685a      	ldr	r2, [r3, #4]
 801a354:	687b      	ldr	r3, [r7, #4]
 801a356:	1ad2      	subs	r2, r2, r3
 801a358:	69bb      	ldr	r3, [r7, #24]
 801a35a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801a35c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a35e:	687a      	ldr	r2, [r7, #4]
 801a360:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801a362:	69b8      	ldr	r0, [r7, #24]
 801a364:	f000 f908 	bl	801a578 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801a368:	4b1d      	ldr	r3, [pc, #116]	; (801a3e0 <pvPortMalloc+0x188>)
 801a36a:	681a      	ldr	r2, [r3, #0]
 801a36c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a36e:	685b      	ldr	r3, [r3, #4]
 801a370:	1ad3      	subs	r3, r2, r3
 801a372:	4a1b      	ldr	r2, [pc, #108]	; (801a3e0 <pvPortMalloc+0x188>)
 801a374:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801a376:	4b1a      	ldr	r3, [pc, #104]	; (801a3e0 <pvPortMalloc+0x188>)
 801a378:	681a      	ldr	r2, [r3, #0]
 801a37a:	4b1b      	ldr	r3, [pc, #108]	; (801a3e8 <pvPortMalloc+0x190>)
 801a37c:	681b      	ldr	r3, [r3, #0]
 801a37e:	429a      	cmp	r2, r3
 801a380:	d203      	bcs.n	801a38a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801a382:	4b17      	ldr	r3, [pc, #92]	; (801a3e0 <pvPortMalloc+0x188>)
 801a384:	681b      	ldr	r3, [r3, #0]
 801a386:	4a18      	ldr	r2, [pc, #96]	; (801a3e8 <pvPortMalloc+0x190>)
 801a388:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801a38a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a38c:	685a      	ldr	r2, [r3, #4]
 801a38e:	4b13      	ldr	r3, [pc, #76]	; (801a3dc <pvPortMalloc+0x184>)
 801a390:	681b      	ldr	r3, [r3, #0]
 801a392:	431a      	orrs	r2, r3
 801a394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a396:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801a398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a39a:	2200      	movs	r2, #0
 801a39c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801a39e:	4b13      	ldr	r3, [pc, #76]	; (801a3ec <pvPortMalloc+0x194>)
 801a3a0:	681b      	ldr	r3, [r3, #0]
 801a3a2:	3301      	adds	r3, #1
 801a3a4:	4a11      	ldr	r2, [pc, #68]	; (801a3ec <pvPortMalloc+0x194>)
 801a3a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801a3a8:	f7fe fc1c 	bl	8018be4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801a3ac:	69fb      	ldr	r3, [r7, #28]
 801a3ae:	f003 0307 	and.w	r3, r3, #7
 801a3b2:	2b00      	cmp	r3, #0
 801a3b4:	d00a      	beq.n	801a3cc <pvPortMalloc+0x174>
	__asm volatile
 801a3b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a3ba:	f383 8811 	msr	BASEPRI, r3
 801a3be:	f3bf 8f6f 	isb	sy
 801a3c2:	f3bf 8f4f 	dsb	sy
 801a3c6:	60fb      	str	r3, [r7, #12]
}
 801a3c8:	bf00      	nop
 801a3ca:	e7fe      	b.n	801a3ca <pvPortMalloc+0x172>
	return pvReturn;
 801a3cc:	69fb      	ldr	r3, [r7, #28]
}
 801a3ce:	4618      	mov	r0, r3
 801a3d0:	3728      	adds	r7, #40	; 0x28
 801a3d2:	46bd      	mov	sp, r7
 801a3d4:	bd80      	pop	{r7, pc}
 801a3d6:	bf00      	nop
 801a3d8:	24006954 	.word	0x24006954
 801a3dc:	24006968 	.word	0x24006968
 801a3e0:	24006958 	.word	0x24006958
 801a3e4:	2400694c 	.word	0x2400694c
 801a3e8:	2400695c 	.word	0x2400695c
 801a3ec:	24006960 	.word	0x24006960

0801a3f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801a3f0:	b580      	push	{r7, lr}
 801a3f2:	b086      	sub	sp, #24
 801a3f4:	af00      	add	r7, sp, #0
 801a3f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801a3f8:	687b      	ldr	r3, [r7, #4]
 801a3fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801a3fc:	687b      	ldr	r3, [r7, #4]
 801a3fe:	2b00      	cmp	r3, #0
 801a400:	d04d      	beq.n	801a49e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801a402:	2308      	movs	r3, #8
 801a404:	425b      	negs	r3, r3
 801a406:	697a      	ldr	r2, [r7, #20]
 801a408:	4413      	add	r3, r2
 801a40a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801a40c:	697b      	ldr	r3, [r7, #20]
 801a40e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801a410:	693b      	ldr	r3, [r7, #16]
 801a412:	685a      	ldr	r2, [r3, #4]
 801a414:	4b24      	ldr	r3, [pc, #144]	; (801a4a8 <vPortFree+0xb8>)
 801a416:	681b      	ldr	r3, [r3, #0]
 801a418:	4013      	ands	r3, r2
 801a41a:	2b00      	cmp	r3, #0
 801a41c:	d10a      	bne.n	801a434 <vPortFree+0x44>
	__asm volatile
 801a41e:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a422:	f383 8811 	msr	BASEPRI, r3
 801a426:	f3bf 8f6f 	isb	sy
 801a42a:	f3bf 8f4f 	dsb	sy
 801a42e:	60fb      	str	r3, [r7, #12]
}
 801a430:	bf00      	nop
 801a432:	e7fe      	b.n	801a432 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801a434:	693b      	ldr	r3, [r7, #16]
 801a436:	681b      	ldr	r3, [r3, #0]
 801a438:	2b00      	cmp	r3, #0
 801a43a:	d00a      	beq.n	801a452 <vPortFree+0x62>
	__asm volatile
 801a43c:	f04f 0350 	mov.w	r3, #80	; 0x50
 801a440:	f383 8811 	msr	BASEPRI, r3
 801a444:	f3bf 8f6f 	isb	sy
 801a448:	f3bf 8f4f 	dsb	sy
 801a44c:	60bb      	str	r3, [r7, #8]
}
 801a44e:	bf00      	nop
 801a450:	e7fe      	b.n	801a450 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801a452:	693b      	ldr	r3, [r7, #16]
 801a454:	685a      	ldr	r2, [r3, #4]
 801a456:	4b14      	ldr	r3, [pc, #80]	; (801a4a8 <vPortFree+0xb8>)
 801a458:	681b      	ldr	r3, [r3, #0]
 801a45a:	4013      	ands	r3, r2
 801a45c:	2b00      	cmp	r3, #0
 801a45e:	d01e      	beq.n	801a49e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801a460:	693b      	ldr	r3, [r7, #16]
 801a462:	681b      	ldr	r3, [r3, #0]
 801a464:	2b00      	cmp	r3, #0
 801a466:	d11a      	bne.n	801a49e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 801a468:	693b      	ldr	r3, [r7, #16]
 801a46a:	685a      	ldr	r2, [r3, #4]
 801a46c:	4b0e      	ldr	r3, [pc, #56]	; (801a4a8 <vPortFree+0xb8>)
 801a46e:	681b      	ldr	r3, [r3, #0]
 801a470:	43db      	mvns	r3, r3
 801a472:	401a      	ands	r2, r3
 801a474:	693b      	ldr	r3, [r7, #16]
 801a476:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 801a478:	f7fe fba6 	bl	8018bc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801a47c:	693b      	ldr	r3, [r7, #16]
 801a47e:	685a      	ldr	r2, [r3, #4]
 801a480:	4b0a      	ldr	r3, [pc, #40]	; (801a4ac <vPortFree+0xbc>)
 801a482:	681b      	ldr	r3, [r3, #0]
 801a484:	4413      	add	r3, r2
 801a486:	4a09      	ldr	r2, [pc, #36]	; (801a4ac <vPortFree+0xbc>)
 801a488:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801a48a:	6938      	ldr	r0, [r7, #16]
 801a48c:	f000 f874 	bl	801a578 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801a490:	4b07      	ldr	r3, [pc, #28]	; (801a4b0 <vPortFree+0xc0>)
 801a492:	681b      	ldr	r3, [r3, #0]
 801a494:	3301      	adds	r3, #1
 801a496:	4a06      	ldr	r2, [pc, #24]	; (801a4b0 <vPortFree+0xc0>)
 801a498:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801a49a:	f7fe fba3 	bl	8018be4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801a49e:	bf00      	nop
 801a4a0:	3718      	adds	r7, #24
 801a4a2:	46bd      	mov	sp, r7
 801a4a4:	bd80      	pop	{r7, pc}
 801a4a6:	bf00      	nop
 801a4a8:	24006968 	.word	0x24006968
 801a4ac:	24006958 	.word	0x24006958
 801a4b0:	24006964 	.word	0x24006964

0801a4b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801a4b4:	b480      	push	{r7}
 801a4b6:	b085      	sub	sp, #20
 801a4b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801a4ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801a4be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801a4c0:	4b27      	ldr	r3, [pc, #156]	; (801a560 <prvHeapInit+0xac>)
 801a4c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801a4c4:	68fb      	ldr	r3, [r7, #12]
 801a4c6:	f003 0307 	and.w	r3, r3, #7
 801a4ca:	2b00      	cmp	r3, #0
 801a4cc:	d00c      	beq.n	801a4e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801a4ce:	68fb      	ldr	r3, [r7, #12]
 801a4d0:	3307      	adds	r3, #7
 801a4d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801a4d4:	68fb      	ldr	r3, [r7, #12]
 801a4d6:	f023 0307 	bic.w	r3, r3, #7
 801a4da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801a4dc:	68ba      	ldr	r2, [r7, #8]
 801a4de:	68fb      	ldr	r3, [r7, #12]
 801a4e0:	1ad3      	subs	r3, r2, r3
 801a4e2:	4a1f      	ldr	r2, [pc, #124]	; (801a560 <prvHeapInit+0xac>)
 801a4e4:	4413      	add	r3, r2
 801a4e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801a4e8:	68fb      	ldr	r3, [r7, #12]
 801a4ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801a4ec:	4a1d      	ldr	r2, [pc, #116]	; (801a564 <prvHeapInit+0xb0>)
 801a4ee:	687b      	ldr	r3, [r7, #4]
 801a4f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801a4f2:	4b1c      	ldr	r3, [pc, #112]	; (801a564 <prvHeapInit+0xb0>)
 801a4f4:	2200      	movs	r2, #0
 801a4f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801a4f8:	687b      	ldr	r3, [r7, #4]
 801a4fa:	68ba      	ldr	r2, [r7, #8]
 801a4fc:	4413      	add	r3, r2
 801a4fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801a500:	2208      	movs	r2, #8
 801a502:	68fb      	ldr	r3, [r7, #12]
 801a504:	1a9b      	subs	r3, r3, r2
 801a506:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801a508:	68fb      	ldr	r3, [r7, #12]
 801a50a:	f023 0307 	bic.w	r3, r3, #7
 801a50e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801a510:	68fb      	ldr	r3, [r7, #12]
 801a512:	4a15      	ldr	r2, [pc, #84]	; (801a568 <prvHeapInit+0xb4>)
 801a514:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801a516:	4b14      	ldr	r3, [pc, #80]	; (801a568 <prvHeapInit+0xb4>)
 801a518:	681b      	ldr	r3, [r3, #0]
 801a51a:	2200      	movs	r2, #0
 801a51c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801a51e:	4b12      	ldr	r3, [pc, #72]	; (801a568 <prvHeapInit+0xb4>)
 801a520:	681b      	ldr	r3, [r3, #0]
 801a522:	2200      	movs	r2, #0
 801a524:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801a526:	687b      	ldr	r3, [r7, #4]
 801a528:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801a52a:	683b      	ldr	r3, [r7, #0]
 801a52c:	68fa      	ldr	r2, [r7, #12]
 801a52e:	1ad2      	subs	r2, r2, r3
 801a530:	683b      	ldr	r3, [r7, #0]
 801a532:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801a534:	4b0c      	ldr	r3, [pc, #48]	; (801a568 <prvHeapInit+0xb4>)
 801a536:	681a      	ldr	r2, [r3, #0]
 801a538:	683b      	ldr	r3, [r7, #0]
 801a53a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801a53c:	683b      	ldr	r3, [r7, #0]
 801a53e:	685b      	ldr	r3, [r3, #4]
 801a540:	4a0a      	ldr	r2, [pc, #40]	; (801a56c <prvHeapInit+0xb8>)
 801a542:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801a544:	683b      	ldr	r3, [r7, #0]
 801a546:	685b      	ldr	r3, [r3, #4]
 801a548:	4a09      	ldr	r2, [pc, #36]	; (801a570 <prvHeapInit+0xbc>)
 801a54a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801a54c:	4b09      	ldr	r3, [pc, #36]	; (801a574 <prvHeapInit+0xc0>)
 801a54e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 801a552:	601a      	str	r2, [r3, #0]
}
 801a554:	bf00      	nop
 801a556:	3714      	adds	r7, #20
 801a558:	46bd      	mov	sp, r7
 801a55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a55e:	4770      	bx	lr
 801a560:	24002d4c 	.word	0x24002d4c
 801a564:	2400694c 	.word	0x2400694c
 801a568:	24006954 	.word	0x24006954
 801a56c:	2400695c 	.word	0x2400695c
 801a570:	24006958 	.word	0x24006958
 801a574:	24006968 	.word	0x24006968

0801a578 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801a578:	b480      	push	{r7}
 801a57a:	b085      	sub	sp, #20
 801a57c:	af00      	add	r7, sp, #0
 801a57e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801a580:	4b28      	ldr	r3, [pc, #160]	; (801a624 <prvInsertBlockIntoFreeList+0xac>)
 801a582:	60fb      	str	r3, [r7, #12]
 801a584:	e002      	b.n	801a58c <prvInsertBlockIntoFreeList+0x14>
 801a586:	68fb      	ldr	r3, [r7, #12]
 801a588:	681b      	ldr	r3, [r3, #0]
 801a58a:	60fb      	str	r3, [r7, #12]
 801a58c:	68fb      	ldr	r3, [r7, #12]
 801a58e:	681b      	ldr	r3, [r3, #0]
 801a590:	687a      	ldr	r2, [r7, #4]
 801a592:	429a      	cmp	r2, r3
 801a594:	d8f7      	bhi.n	801a586 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801a596:	68fb      	ldr	r3, [r7, #12]
 801a598:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801a59a:	68fb      	ldr	r3, [r7, #12]
 801a59c:	685b      	ldr	r3, [r3, #4]
 801a59e:	68ba      	ldr	r2, [r7, #8]
 801a5a0:	4413      	add	r3, r2
 801a5a2:	687a      	ldr	r2, [r7, #4]
 801a5a4:	429a      	cmp	r2, r3
 801a5a6:	d108      	bne.n	801a5ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801a5a8:	68fb      	ldr	r3, [r7, #12]
 801a5aa:	685a      	ldr	r2, [r3, #4]
 801a5ac:	687b      	ldr	r3, [r7, #4]
 801a5ae:	685b      	ldr	r3, [r3, #4]
 801a5b0:	441a      	add	r2, r3
 801a5b2:	68fb      	ldr	r3, [r7, #12]
 801a5b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801a5b6:	68fb      	ldr	r3, [r7, #12]
 801a5b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801a5ba:	687b      	ldr	r3, [r7, #4]
 801a5bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801a5be:	687b      	ldr	r3, [r7, #4]
 801a5c0:	685b      	ldr	r3, [r3, #4]
 801a5c2:	68ba      	ldr	r2, [r7, #8]
 801a5c4:	441a      	add	r2, r3
 801a5c6:	68fb      	ldr	r3, [r7, #12]
 801a5c8:	681b      	ldr	r3, [r3, #0]
 801a5ca:	429a      	cmp	r2, r3
 801a5cc:	d118      	bne.n	801a600 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801a5ce:	68fb      	ldr	r3, [r7, #12]
 801a5d0:	681a      	ldr	r2, [r3, #0]
 801a5d2:	4b15      	ldr	r3, [pc, #84]	; (801a628 <prvInsertBlockIntoFreeList+0xb0>)
 801a5d4:	681b      	ldr	r3, [r3, #0]
 801a5d6:	429a      	cmp	r2, r3
 801a5d8:	d00d      	beq.n	801a5f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801a5da:	687b      	ldr	r3, [r7, #4]
 801a5dc:	685a      	ldr	r2, [r3, #4]
 801a5de:	68fb      	ldr	r3, [r7, #12]
 801a5e0:	681b      	ldr	r3, [r3, #0]
 801a5e2:	685b      	ldr	r3, [r3, #4]
 801a5e4:	441a      	add	r2, r3
 801a5e6:	687b      	ldr	r3, [r7, #4]
 801a5e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801a5ea:	68fb      	ldr	r3, [r7, #12]
 801a5ec:	681b      	ldr	r3, [r3, #0]
 801a5ee:	681a      	ldr	r2, [r3, #0]
 801a5f0:	687b      	ldr	r3, [r7, #4]
 801a5f2:	601a      	str	r2, [r3, #0]
 801a5f4:	e008      	b.n	801a608 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801a5f6:	4b0c      	ldr	r3, [pc, #48]	; (801a628 <prvInsertBlockIntoFreeList+0xb0>)
 801a5f8:	681a      	ldr	r2, [r3, #0]
 801a5fa:	687b      	ldr	r3, [r7, #4]
 801a5fc:	601a      	str	r2, [r3, #0]
 801a5fe:	e003      	b.n	801a608 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801a600:	68fb      	ldr	r3, [r7, #12]
 801a602:	681a      	ldr	r2, [r3, #0]
 801a604:	687b      	ldr	r3, [r7, #4]
 801a606:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801a608:	68fa      	ldr	r2, [r7, #12]
 801a60a:	687b      	ldr	r3, [r7, #4]
 801a60c:	429a      	cmp	r2, r3
 801a60e:	d002      	beq.n	801a616 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801a610:	68fb      	ldr	r3, [r7, #12]
 801a612:	687a      	ldr	r2, [r7, #4]
 801a614:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801a616:	bf00      	nop
 801a618:	3714      	adds	r7, #20
 801a61a:	46bd      	mov	sp, r7
 801a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a620:	4770      	bx	lr
 801a622:	bf00      	nop
 801a624:	2400694c 	.word	0x2400694c
 801a628:	24006954 	.word	0x24006954

0801a62c <__errno>:
 801a62c:	4b01      	ldr	r3, [pc, #4]	; (801a634 <__errno+0x8>)
 801a62e:	6818      	ldr	r0, [r3, #0]
 801a630:	4770      	bx	lr
 801a632:	bf00      	nop
 801a634:	240000d8 	.word	0x240000d8

0801a638 <__libc_init_array>:
 801a638:	b570      	push	{r4, r5, r6, lr}
 801a63a:	4d0d      	ldr	r5, [pc, #52]	; (801a670 <__libc_init_array+0x38>)
 801a63c:	4c0d      	ldr	r4, [pc, #52]	; (801a674 <__libc_init_array+0x3c>)
 801a63e:	1b64      	subs	r4, r4, r5
 801a640:	10a4      	asrs	r4, r4, #2
 801a642:	2600      	movs	r6, #0
 801a644:	42a6      	cmp	r6, r4
 801a646:	d109      	bne.n	801a65c <__libc_init_array+0x24>
 801a648:	4d0b      	ldr	r5, [pc, #44]	; (801a678 <__libc_init_array+0x40>)
 801a64a:	4c0c      	ldr	r4, [pc, #48]	; (801a67c <__libc_init_array+0x44>)
 801a64c:	f000 fd2c 	bl	801b0a8 <_init>
 801a650:	1b64      	subs	r4, r4, r5
 801a652:	10a4      	asrs	r4, r4, #2
 801a654:	2600      	movs	r6, #0
 801a656:	42a6      	cmp	r6, r4
 801a658:	d105      	bne.n	801a666 <__libc_init_array+0x2e>
 801a65a:	bd70      	pop	{r4, r5, r6, pc}
 801a65c:	f855 3b04 	ldr.w	r3, [r5], #4
 801a660:	4798      	blx	r3
 801a662:	3601      	adds	r6, #1
 801a664:	e7ee      	b.n	801a644 <__libc_init_array+0xc>
 801a666:	f855 3b04 	ldr.w	r3, [r5], #4
 801a66a:	4798      	blx	r3
 801a66c:	3601      	adds	r6, #1
 801a66e:	e7f2      	b.n	801a656 <__libc_init_array+0x1e>
 801a670:	0801b560 	.word	0x0801b560
 801a674:	0801b560 	.word	0x0801b560
 801a678:	0801b560 	.word	0x0801b560
 801a67c:	0801b564 	.word	0x0801b564

0801a680 <memcpy>:
 801a680:	440a      	add	r2, r1
 801a682:	4291      	cmp	r1, r2
 801a684:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801a688:	d100      	bne.n	801a68c <memcpy+0xc>
 801a68a:	4770      	bx	lr
 801a68c:	b510      	push	{r4, lr}
 801a68e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a692:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a696:	4291      	cmp	r1, r2
 801a698:	d1f9      	bne.n	801a68e <memcpy+0xe>
 801a69a:	bd10      	pop	{r4, pc}

0801a69c <memset>:
 801a69c:	4402      	add	r2, r0
 801a69e:	4603      	mov	r3, r0
 801a6a0:	4293      	cmp	r3, r2
 801a6a2:	d100      	bne.n	801a6a6 <memset+0xa>
 801a6a4:	4770      	bx	lr
 801a6a6:	f803 1b01 	strb.w	r1, [r3], #1
 801a6aa:	e7f9      	b.n	801a6a0 <memset+0x4>

0801a6ac <_puts_r>:
 801a6ac:	b570      	push	{r4, r5, r6, lr}
 801a6ae:	460e      	mov	r6, r1
 801a6b0:	4605      	mov	r5, r0
 801a6b2:	b118      	cbz	r0, 801a6bc <_puts_r+0x10>
 801a6b4:	6983      	ldr	r3, [r0, #24]
 801a6b6:	b90b      	cbnz	r3, 801a6bc <_puts_r+0x10>
 801a6b8:	f000 fa48 	bl	801ab4c <__sinit>
 801a6bc:	69ab      	ldr	r3, [r5, #24]
 801a6be:	68ac      	ldr	r4, [r5, #8]
 801a6c0:	b913      	cbnz	r3, 801a6c8 <_puts_r+0x1c>
 801a6c2:	4628      	mov	r0, r5
 801a6c4:	f000 fa42 	bl	801ab4c <__sinit>
 801a6c8:	4b2c      	ldr	r3, [pc, #176]	; (801a77c <_puts_r+0xd0>)
 801a6ca:	429c      	cmp	r4, r3
 801a6cc:	d120      	bne.n	801a710 <_puts_r+0x64>
 801a6ce:	686c      	ldr	r4, [r5, #4]
 801a6d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a6d2:	07db      	lsls	r3, r3, #31
 801a6d4:	d405      	bmi.n	801a6e2 <_puts_r+0x36>
 801a6d6:	89a3      	ldrh	r3, [r4, #12]
 801a6d8:	0598      	lsls	r0, r3, #22
 801a6da:	d402      	bmi.n	801a6e2 <_puts_r+0x36>
 801a6dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a6de:	f000 fad3 	bl	801ac88 <__retarget_lock_acquire_recursive>
 801a6e2:	89a3      	ldrh	r3, [r4, #12]
 801a6e4:	0719      	lsls	r1, r3, #28
 801a6e6:	d51d      	bpl.n	801a724 <_puts_r+0x78>
 801a6e8:	6923      	ldr	r3, [r4, #16]
 801a6ea:	b1db      	cbz	r3, 801a724 <_puts_r+0x78>
 801a6ec:	3e01      	subs	r6, #1
 801a6ee:	68a3      	ldr	r3, [r4, #8]
 801a6f0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a6f4:	3b01      	subs	r3, #1
 801a6f6:	60a3      	str	r3, [r4, #8]
 801a6f8:	bb39      	cbnz	r1, 801a74a <_puts_r+0x9e>
 801a6fa:	2b00      	cmp	r3, #0
 801a6fc:	da38      	bge.n	801a770 <_puts_r+0xc4>
 801a6fe:	4622      	mov	r2, r4
 801a700:	210a      	movs	r1, #10
 801a702:	4628      	mov	r0, r5
 801a704:	f000 f848 	bl	801a798 <__swbuf_r>
 801a708:	3001      	adds	r0, #1
 801a70a:	d011      	beq.n	801a730 <_puts_r+0x84>
 801a70c:	250a      	movs	r5, #10
 801a70e:	e011      	b.n	801a734 <_puts_r+0x88>
 801a710:	4b1b      	ldr	r3, [pc, #108]	; (801a780 <_puts_r+0xd4>)
 801a712:	429c      	cmp	r4, r3
 801a714:	d101      	bne.n	801a71a <_puts_r+0x6e>
 801a716:	68ac      	ldr	r4, [r5, #8]
 801a718:	e7da      	b.n	801a6d0 <_puts_r+0x24>
 801a71a:	4b1a      	ldr	r3, [pc, #104]	; (801a784 <_puts_r+0xd8>)
 801a71c:	429c      	cmp	r4, r3
 801a71e:	bf08      	it	eq
 801a720:	68ec      	ldreq	r4, [r5, #12]
 801a722:	e7d5      	b.n	801a6d0 <_puts_r+0x24>
 801a724:	4621      	mov	r1, r4
 801a726:	4628      	mov	r0, r5
 801a728:	f000 f888 	bl	801a83c <__swsetup_r>
 801a72c:	2800      	cmp	r0, #0
 801a72e:	d0dd      	beq.n	801a6ec <_puts_r+0x40>
 801a730:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801a734:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a736:	07da      	lsls	r2, r3, #31
 801a738:	d405      	bmi.n	801a746 <_puts_r+0x9a>
 801a73a:	89a3      	ldrh	r3, [r4, #12]
 801a73c:	059b      	lsls	r3, r3, #22
 801a73e:	d402      	bmi.n	801a746 <_puts_r+0x9a>
 801a740:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a742:	f000 faa2 	bl	801ac8a <__retarget_lock_release_recursive>
 801a746:	4628      	mov	r0, r5
 801a748:	bd70      	pop	{r4, r5, r6, pc}
 801a74a:	2b00      	cmp	r3, #0
 801a74c:	da04      	bge.n	801a758 <_puts_r+0xac>
 801a74e:	69a2      	ldr	r2, [r4, #24]
 801a750:	429a      	cmp	r2, r3
 801a752:	dc06      	bgt.n	801a762 <_puts_r+0xb6>
 801a754:	290a      	cmp	r1, #10
 801a756:	d004      	beq.n	801a762 <_puts_r+0xb6>
 801a758:	6823      	ldr	r3, [r4, #0]
 801a75a:	1c5a      	adds	r2, r3, #1
 801a75c:	6022      	str	r2, [r4, #0]
 801a75e:	7019      	strb	r1, [r3, #0]
 801a760:	e7c5      	b.n	801a6ee <_puts_r+0x42>
 801a762:	4622      	mov	r2, r4
 801a764:	4628      	mov	r0, r5
 801a766:	f000 f817 	bl	801a798 <__swbuf_r>
 801a76a:	3001      	adds	r0, #1
 801a76c:	d1bf      	bne.n	801a6ee <_puts_r+0x42>
 801a76e:	e7df      	b.n	801a730 <_puts_r+0x84>
 801a770:	6823      	ldr	r3, [r4, #0]
 801a772:	250a      	movs	r5, #10
 801a774:	1c5a      	adds	r2, r3, #1
 801a776:	6022      	str	r2, [r4, #0]
 801a778:	701d      	strb	r5, [r3, #0]
 801a77a:	e7db      	b.n	801a734 <_puts_r+0x88>
 801a77c:	0801b518 	.word	0x0801b518
 801a780:	0801b538 	.word	0x0801b538
 801a784:	0801b4f8 	.word	0x0801b4f8

0801a788 <puts>:
 801a788:	4b02      	ldr	r3, [pc, #8]	; (801a794 <puts+0xc>)
 801a78a:	4601      	mov	r1, r0
 801a78c:	6818      	ldr	r0, [r3, #0]
 801a78e:	f7ff bf8d 	b.w	801a6ac <_puts_r>
 801a792:	bf00      	nop
 801a794:	240000d8 	.word	0x240000d8

0801a798 <__swbuf_r>:
 801a798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a79a:	460e      	mov	r6, r1
 801a79c:	4614      	mov	r4, r2
 801a79e:	4605      	mov	r5, r0
 801a7a0:	b118      	cbz	r0, 801a7aa <__swbuf_r+0x12>
 801a7a2:	6983      	ldr	r3, [r0, #24]
 801a7a4:	b90b      	cbnz	r3, 801a7aa <__swbuf_r+0x12>
 801a7a6:	f000 f9d1 	bl	801ab4c <__sinit>
 801a7aa:	4b21      	ldr	r3, [pc, #132]	; (801a830 <__swbuf_r+0x98>)
 801a7ac:	429c      	cmp	r4, r3
 801a7ae:	d12b      	bne.n	801a808 <__swbuf_r+0x70>
 801a7b0:	686c      	ldr	r4, [r5, #4]
 801a7b2:	69a3      	ldr	r3, [r4, #24]
 801a7b4:	60a3      	str	r3, [r4, #8]
 801a7b6:	89a3      	ldrh	r3, [r4, #12]
 801a7b8:	071a      	lsls	r2, r3, #28
 801a7ba:	d52f      	bpl.n	801a81c <__swbuf_r+0x84>
 801a7bc:	6923      	ldr	r3, [r4, #16]
 801a7be:	b36b      	cbz	r3, 801a81c <__swbuf_r+0x84>
 801a7c0:	6923      	ldr	r3, [r4, #16]
 801a7c2:	6820      	ldr	r0, [r4, #0]
 801a7c4:	1ac0      	subs	r0, r0, r3
 801a7c6:	6963      	ldr	r3, [r4, #20]
 801a7c8:	b2f6      	uxtb	r6, r6
 801a7ca:	4283      	cmp	r3, r0
 801a7cc:	4637      	mov	r7, r6
 801a7ce:	dc04      	bgt.n	801a7da <__swbuf_r+0x42>
 801a7d0:	4621      	mov	r1, r4
 801a7d2:	4628      	mov	r0, r5
 801a7d4:	f000 f926 	bl	801aa24 <_fflush_r>
 801a7d8:	bb30      	cbnz	r0, 801a828 <__swbuf_r+0x90>
 801a7da:	68a3      	ldr	r3, [r4, #8]
 801a7dc:	3b01      	subs	r3, #1
 801a7de:	60a3      	str	r3, [r4, #8]
 801a7e0:	6823      	ldr	r3, [r4, #0]
 801a7e2:	1c5a      	adds	r2, r3, #1
 801a7e4:	6022      	str	r2, [r4, #0]
 801a7e6:	701e      	strb	r6, [r3, #0]
 801a7e8:	6963      	ldr	r3, [r4, #20]
 801a7ea:	3001      	adds	r0, #1
 801a7ec:	4283      	cmp	r3, r0
 801a7ee:	d004      	beq.n	801a7fa <__swbuf_r+0x62>
 801a7f0:	89a3      	ldrh	r3, [r4, #12]
 801a7f2:	07db      	lsls	r3, r3, #31
 801a7f4:	d506      	bpl.n	801a804 <__swbuf_r+0x6c>
 801a7f6:	2e0a      	cmp	r6, #10
 801a7f8:	d104      	bne.n	801a804 <__swbuf_r+0x6c>
 801a7fa:	4621      	mov	r1, r4
 801a7fc:	4628      	mov	r0, r5
 801a7fe:	f000 f911 	bl	801aa24 <_fflush_r>
 801a802:	b988      	cbnz	r0, 801a828 <__swbuf_r+0x90>
 801a804:	4638      	mov	r0, r7
 801a806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a808:	4b0a      	ldr	r3, [pc, #40]	; (801a834 <__swbuf_r+0x9c>)
 801a80a:	429c      	cmp	r4, r3
 801a80c:	d101      	bne.n	801a812 <__swbuf_r+0x7a>
 801a80e:	68ac      	ldr	r4, [r5, #8]
 801a810:	e7cf      	b.n	801a7b2 <__swbuf_r+0x1a>
 801a812:	4b09      	ldr	r3, [pc, #36]	; (801a838 <__swbuf_r+0xa0>)
 801a814:	429c      	cmp	r4, r3
 801a816:	bf08      	it	eq
 801a818:	68ec      	ldreq	r4, [r5, #12]
 801a81a:	e7ca      	b.n	801a7b2 <__swbuf_r+0x1a>
 801a81c:	4621      	mov	r1, r4
 801a81e:	4628      	mov	r0, r5
 801a820:	f000 f80c 	bl	801a83c <__swsetup_r>
 801a824:	2800      	cmp	r0, #0
 801a826:	d0cb      	beq.n	801a7c0 <__swbuf_r+0x28>
 801a828:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801a82c:	e7ea      	b.n	801a804 <__swbuf_r+0x6c>
 801a82e:	bf00      	nop
 801a830:	0801b518 	.word	0x0801b518
 801a834:	0801b538 	.word	0x0801b538
 801a838:	0801b4f8 	.word	0x0801b4f8

0801a83c <__swsetup_r>:
 801a83c:	4b32      	ldr	r3, [pc, #200]	; (801a908 <__swsetup_r+0xcc>)
 801a83e:	b570      	push	{r4, r5, r6, lr}
 801a840:	681d      	ldr	r5, [r3, #0]
 801a842:	4606      	mov	r6, r0
 801a844:	460c      	mov	r4, r1
 801a846:	b125      	cbz	r5, 801a852 <__swsetup_r+0x16>
 801a848:	69ab      	ldr	r3, [r5, #24]
 801a84a:	b913      	cbnz	r3, 801a852 <__swsetup_r+0x16>
 801a84c:	4628      	mov	r0, r5
 801a84e:	f000 f97d 	bl	801ab4c <__sinit>
 801a852:	4b2e      	ldr	r3, [pc, #184]	; (801a90c <__swsetup_r+0xd0>)
 801a854:	429c      	cmp	r4, r3
 801a856:	d10f      	bne.n	801a878 <__swsetup_r+0x3c>
 801a858:	686c      	ldr	r4, [r5, #4]
 801a85a:	89a3      	ldrh	r3, [r4, #12]
 801a85c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a860:	0719      	lsls	r1, r3, #28
 801a862:	d42c      	bmi.n	801a8be <__swsetup_r+0x82>
 801a864:	06dd      	lsls	r5, r3, #27
 801a866:	d411      	bmi.n	801a88c <__swsetup_r+0x50>
 801a868:	2309      	movs	r3, #9
 801a86a:	6033      	str	r3, [r6, #0]
 801a86c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a870:	81a3      	strh	r3, [r4, #12]
 801a872:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801a876:	e03e      	b.n	801a8f6 <__swsetup_r+0xba>
 801a878:	4b25      	ldr	r3, [pc, #148]	; (801a910 <__swsetup_r+0xd4>)
 801a87a:	429c      	cmp	r4, r3
 801a87c:	d101      	bne.n	801a882 <__swsetup_r+0x46>
 801a87e:	68ac      	ldr	r4, [r5, #8]
 801a880:	e7eb      	b.n	801a85a <__swsetup_r+0x1e>
 801a882:	4b24      	ldr	r3, [pc, #144]	; (801a914 <__swsetup_r+0xd8>)
 801a884:	429c      	cmp	r4, r3
 801a886:	bf08      	it	eq
 801a888:	68ec      	ldreq	r4, [r5, #12]
 801a88a:	e7e6      	b.n	801a85a <__swsetup_r+0x1e>
 801a88c:	0758      	lsls	r0, r3, #29
 801a88e:	d512      	bpl.n	801a8b6 <__swsetup_r+0x7a>
 801a890:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a892:	b141      	cbz	r1, 801a8a6 <__swsetup_r+0x6a>
 801a894:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a898:	4299      	cmp	r1, r3
 801a89a:	d002      	beq.n	801a8a2 <__swsetup_r+0x66>
 801a89c:	4630      	mov	r0, r6
 801a89e:	f000 fa5b 	bl	801ad58 <_free_r>
 801a8a2:	2300      	movs	r3, #0
 801a8a4:	6363      	str	r3, [r4, #52]	; 0x34
 801a8a6:	89a3      	ldrh	r3, [r4, #12]
 801a8a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a8ac:	81a3      	strh	r3, [r4, #12]
 801a8ae:	2300      	movs	r3, #0
 801a8b0:	6063      	str	r3, [r4, #4]
 801a8b2:	6923      	ldr	r3, [r4, #16]
 801a8b4:	6023      	str	r3, [r4, #0]
 801a8b6:	89a3      	ldrh	r3, [r4, #12]
 801a8b8:	f043 0308 	orr.w	r3, r3, #8
 801a8bc:	81a3      	strh	r3, [r4, #12]
 801a8be:	6923      	ldr	r3, [r4, #16]
 801a8c0:	b94b      	cbnz	r3, 801a8d6 <__swsetup_r+0x9a>
 801a8c2:	89a3      	ldrh	r3, [r4, #12]
 801a8c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a8c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a8cc:	d003      	beq.n	801a8d6 <__swsetup_r+0x9a>
 801a8ce:	4621      	mov	r1, r4
 801a8d0:	4630      	mov	r0, r6
 801a8d2:	f000 fa01 	bl	801acd8 <__smakebuf_r>
 801a8d6:	89a0      	ldrh	r0, [r4, #12]
 801a8d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a8dc:	f010 0301 	ands.w	r3, r0, #1
 801a8e0:	d00a      	beq.n	801a8f8 <__swsetup_r+0xbc>
 801a8e2:	2300      	movs	r3, #0
 801a8e4:	60a3      	str	r3, [r4, #8]
 801a8e6:	6963      	ldr	r3, [r4, #20]
 801a8e8:	425b      	negs	r3, r3
 801a8ea:	61a3      	str	r3, [r4, #24]
 801a8ec:	6923      	ldr	r3, [r4, #16]
 801a8ee:	b943      	cbnz	r3, 801a902 <__swsetup_r+0xc6>
 801a8f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a8f4:	d1ba      	bne.n	801a86c <__swsetup_r+0x30>
 801a8f6:	bd70      	pop	{r4, r5, r6, pc}
 801a8f8:	0781      	lsls	r1, r0, #30
 801a8fa:	bf58      	it	pl
 801a8fc:	6963      	ldrpl	r3, [r4, #20]
 801a8fe:	60a3      	str	r3, [r4, #8]
 801a900:	e7f4      	b.n	801a8ec <__swsetup_r+0xb0>
 801a902:	2000      	movs	r0, #0
 801a904:	e7f7      	b.n	801a8f6 <__swsetup_r+0xba>
 801a906:	bf00      	nop
 801a908:	240000d8 	.word	0x240000d8
 801a90c:	0801b518 	.word	0x0801b518
 801a910:	0801b538 	.word	0x0801b538
 801a914:	0801b4f8 	.word	0x0801b4f8

0801a918 <__sflush_r>:
 801a918:	898a      	ldrh	r2, [r1, #12]
 801a91a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a91e:	4605      	mov	r5, r0
 801a920:	0710      	lsls	r0, r2, #28
 801a922:	460c      	mov	r4, r1
 801a924:	d458      	bmi.n	801a9d8 <__sflush_r+0xc0>
 801a926:	684b      	ldr	r3, [r1, #4]
 801a928:	2b00      	cmp	r3, #0
 801a92a:	dc05      	bgt.n	801a938 <__sflush_r+0x20>
 801a92c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a92e:	2b00      	cmp	r3, #0
 801a930:	dc02      	bgt.n	801a938 <__sflush_r+0x20>
 801a932:	2000      	movs	r0, #0
 801a934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a938:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a93a:	2e00      	cmp	r6, #0
 801a93c:	d0f9      	beq.n	801a932 <__sflush_r+0x1a>
 801a93e:	2300      	movs	r3, #0
 801a940:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a944:	682f      	ldr	r7, [r5, #0]
 801a946:	602b      	str	r3, [r5, #0]
 801a948:	d032      	beq.n	801a9b0 <__sflush_r+0x98>
 801a94a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a94c:	89a3      	ldrh	r3, [r4, #12]
 801a94e:	075a      	lsls	r2, r3, #29
 801a950:	d505      	bpl.n	801a95e <__sflush_r+0x46>
 801a952:	6863      	ldr	r3, [r4, #4]
 801a954:	1ac0      	subs	r0, r0, r3
 801a956:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a958:	b10b      	cbz	r3, 801a95e <__sflush_r+0x46>
 801a95a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a95c:	1ac0      	subs	r0, r0, r3
 801a95e:	2300      	movs	r3, #0
 801a960:	4602      	mov	r2, r0
 801a962:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a964:	6a21      	ldr	r1, [r4, #32]
 801a966:	4628      	mov	r0, r5
 801a968:	47b0      	blx	r6
 801a96a:	1c43      	adds	r3, r0, #1
 801a96c:	89a3      	ldrh	r3, [r4, #12]
 801a96e:	d106      	bne.n	801a97e <__sflush_r+0x66>
 801a970:	6829      	ldr	r1, [r5, #0]
 801a972:	291d      	cmp	r1, #29
 801a974:	d82c      	bhi.n	801a9d0 <__sflush_r+0xb8>
 801a976:	4a2a      	ldr	r2, [pc, #168]	; (801aa20 <__sflush_r+0x108>)
 801a978:	40ca      	lsrs	r2, r1
 801a97a:	07d6      	lsls	r6, r2, #31
 801a97c:	d528      	bpl.n	801a9d0 <__sflush_r+0xb8>
 801a97e:	2200      	movs	r2, #0
 801a980:	6062      	str	r2, [r4, #4]
 801a982:	04d9      	lsls	r1, r3, #19
 801a984:	6922      	ldr	r2, [r4, #16]
 801a986:	6022      	str	r2, [r4, #0]
 801a988:	d504      	bpl.n	801a994 <__sflush_r+0x7c>
 801a98a:	1c42      	adds	r2, r0, #1
 801a98c:	d101      	bne.n	801a992 <__sflush_r+0x7a>
 801a98e:	682b      	ldr	r3, [r5, #0]
 801a990:	b903      	cbnz	r3, 801a994 <__sflush_r+0x7c>
 801a992:	6560      	str	r0, [r4, #84]	; 0x54
 801a994:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a996:	602f      	str	r7, [r5, #0]
 801a998:	2900      	cmp	r1, #0
 801a99a:	d0ca      	beq.n	801a932 <__sflush_r+0x1a>
 801a99c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a9a0:	4299      	cmp	r1, r3
 801a9a2:	d002      	beq.n	801a9aa <__sflush_r+0x92>
 801a9a4:	4628      	mov	r0, r5
 801a9a6:	f000 f9d7 	bl	801ad58 <_free_r>
 801a9aa:	2000      	movs	r0, #0
 801a9ac:	6360      	str	r0, [r4, #52]	; 0x34
 801a9ae:	e7c1      	b.n	801a934 <__sflush_r+0x1c>
 801a9b0:	6a21      	ldr	r1, [r4, #32]
 801a9b2:	2301      	movs	r3, #1
 801a9b4:	4628      	mov	r0, r5
 801a9b6:	47b0      	blx	r6
 801a9b8:	1c41      	adds	r1, r0, #1
 801a9ba:	d1c7      	bne.n	801a94c <__sflush_r+0x34>
 801a9bc:	682b      	ldr	r3, [r5, #0]
 801a9be:	2b00      	cmp	r3, #0
 801a9c0:	d0c4      	beq.n	801a94c <__sflush_r+0x34>
 801a9c2:	2b1d      	cmp	r3, #29
 801a9c4:	d001      	beq.n	801a9ca <__sflush_r+0xb2>
 801a9c6:	2b16      	cmp	r3, #22
 801a9c8:	d101      	bne.n	801a9ce <__sflush_r+0xb6>
 801a9ca:	602f      	str	r7, [r5, #0]
 801a9cc:	e7b1      	b.n	801a932 <__sflush_r+0x1a>
 801a9ce:	89a3      	ldrh	r3, [r4, #12]
 801a9d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a9d4:	81a3      	strh	r3, [r4, #12]
 801a9d6:	e7ad      	b.n	801a934 <__sflush_r+0x1c>
 801a9d8:	690f      	ldr	r7, [r1, #16]
 801a9da:	2f00      	cmp	r7, #0
 801a9dc:	d0a9      	beq.n	801a932 <__sflush_r+0x1a>
 801a9de:	0793      	lsls	r3, r2, #30
 801a9e0:	680e      	ldr	r6, [r1, #0]
 801a9e2:	bf08      	it	eq
 801a9e4:	694b      	ldreq	r3, [r1, #20]
 801a9e6:	600f      	str	r7, [r1, #0]
 801a9e8:	bf18      	it	ne
 801a9ea:	2300      	movne	r3, #0
 801a9ec:	eba6 0807 	sub.w	r8, r6, r7
 801a9f0:	608b      	str	r3, [r1, #8]
 801a9f2:	f1b8 0f00 	cmp.w	r8, #0
 801a9f6:	dd9c      	ble.n	801a932 <__sflush_r+0x1a>
 801a9f8:	6a21      	ldr	r1, [r4, #32]
 801a9fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a9fc:	4643      	mov	r3, r8
 801a9fe:	463a      	mov	r2, r7
 801aa00:	4628      	mov	r0, r5
 801aa02:	47b0      	blx	r6
 801aa04:	2800      	cmp	r0, #0
 801aa06:	dc06      	bgt.n	801aa16 <__sflush_r+0xfe>
 801aa08:	89a3      	ldrh	r3, [r4, #12]
 801aa0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801aa0e:	81a3      	strh	r3, [r4, #12]
 801aa10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801aa14:	e78e      	b.n	801a934 <__sflush_r+0x1c>
 801aa16:	4407      	add	r7, r0
 801aa18:	eba8 0800 	sub.w	r8, r8, r0
 801aa1c:	e7e9      	b.n	801a9f2 <__sflush_r+0xda>
 801aa1e:	bf00      	nop
 801aa20:	20400001 	.word	0x20400001

0801aa24 <_fflush_r>:
 801aa24:	b538      	push	{r3, r4, r5, lr}
 801aa26:	690b      	ldr	r3, [r1, #16]
 801aa28:	4605      	mov	r5, r0
 801aa2a:	460c      	mov	r4, r1
 801aa2c:	b913      	cbnz	r3, 801aa34 <_fflush_r+0x10>
 801aa2e:	2500      	movs	r5, #0
 801aa30:	4628      	mov	r0, r5
 801aa32:	bd38      	pop	{r3, r4, r5, pc}
 801aa34:	b118      	cbz	r0, 801aa3e <_fflush_r+0x1a>
 801aa36:	6983      	ldr	r3, [r0, #24]
 801aa38:	b90b      	cbnz	r3, 801aa3e <_fflush_r+0x1a>
 801aa3a:	f000 f887 	bl	801ab4c <__sinit>
 801aa3e:	4b14      	ldr	r3, [pc, #80]	; (801aa90 <_fflush_r+0x6c>)
 801aa40:	429c      	cmp	r4, r3
 801aa42:	d11b      	bne.n	801aa7c <_fflush_r+0x58>
 801aa44:	686c      	ldr	r4, [r5, #4]
 801aa46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801aa4a:	2b00      	cmp	r3, #0
 801aa4c:	d0ef      	beq.n	801aa2e <_fflush_r+0xa>
 801aa4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801aa50:	07d0      	lsls	r0, r2, #31
 801aa52:	d404      	bmi.n	801aa5e <_fflush_r+0x3a>
 801aa54:	0599      	lsls	r1, r3, #22
 801aa56:	d402      	bmi.n	801aa5e <_fflush_r+0x3a>
 801aa58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801aa5a:	f000 f915 	bl	801ac88 <__retarget_lock_acquire_recursive>
 801aa5e:	4628      	mov	r0, r5
 801aa60:	4621      	mov	r1, r4
 801aa62:	f7ff ff59 	bl	801a918 <__sflush_r>
 801aa66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801aa68:	07da      	lsls	r2, r3, #31
 801aa6a:	4605      	mov	r5, r0
 801aa6c:	d4e0      	bmi.n	801aa30 <_fflush_r+0xc>
 801aa6e:	89a3      	ldrh	r3, [r4, #12]
 801aa70:	059b      	lsls	r3, r3, #22
 801aa72:	d4dd      	bmi.n	801aa30 <_fflush_r+0xc>
 801aa74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801aa76:	f000 f908 	bl	801ac8a <__retarget_lock_release_recursive>
 801aa7a:	e7d9      	b.n	801aa30 <_fflush_r+0xc>
 801aa7c:	4b05      	ldr	r3, [pc, #20]	; (801aa94 <_fflush_r+0x70>)
 801aa7e:	429c      	cmp	r4, r3
 801aa80:	d101      	bne.n	801aa86 <_fflush_r+0x62>
 801aa82:	68ac      	ldr	r4, [r5, #8]
 801aa84:	e7df      	b.n	801aa46 <_fflush_r+0x22>
 801aa86:	4b04      	ldr	r3, [pc, #16]	; (801aa98 <_fflush_r+0x74>)
 801aa88:	429c      	cmp	r4, r3
 801aa8a:	bf08      	it	eq
 801aa8c:	68ec      	ldreq	r4, [r5, #12]
 801aa8e:	e7da      	b.n	801aa46 <_fflush_r+0x22>
 801aa90:	0801b518 	.word	0x0801b518
 801aa94:	0801b538 	.word	0x0801b538
 801aa98:	0801b4f8 	.word	0x0801b4f8

0801aa9c <std>:
 801aa9c:	2300      	movs	r3, #0
 801aa9e:	b510      	push	{r4, lr}
 801aaa0:	4604      	mov	r4, r0
 801aaa2:	e9c0 3300 	strd	r3, r3, [r0]
 801aaa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801aaaa:	6083      	str	r3, [r0, #8]
 801aaac:	8181      	strh	r1, [r0, #12]
 801aaae:	6643      	str	r3, [r0, #100]	; 0x64
 801aab0:	81c2      	strh	r2, [r0, #14]
 801aab2:	6183      	str	r3, [r0, #24]
 801aab4:	4619      	mov	r1, r3
 801aab6:	2208      	movs	r2, #8
 801aab8:	305c      	adds	r0, #92	; 0x5c
 801aaba:	f7ff fdef 	bl	801a69c <memset>
 801aabe:	4b05      	ldr	r3, [pc, #20]	; (801aad4 <std+0x38>)
 801aac0:	6263      	str	r3, [r4, #36]	; 0x24
 801aac2:	4b05      	ldr	r3, [pc, #20]	; (801aad8 <std+0x3c>)
 801aac4:	62a3      	str	r3, [r4, #40]	; 0x28
 801aac6:	4b05      	ldr	r3, [pc, #20]	; (801aadc <std+0x40>)
 801aac8:	62e3      	str	r3, [r4, #44]	; 0x2c
 801aaca:	4b05      	ldr	r3, [pc, #20]	; (801aae0 <std+0x44>)
 801aacc:	6224      	str	r4, [r4, #32]
 801aace:	6323      	str	r3, [r4, #48]	; 0x30
 801aad0:	bd10      	pop	{r4, pc}
 801aad2:	bf00      	nop
 801aad4:	0801af39 	.word	0x0801af39
 801aad8:	0801af5b 	.word	0x0801af5b
 801aadc:	0801af93 	.word	0x0801af93
 801aae0:	0801afb7 	.word	0x0801afb7

0801aae4 <_cleanup_r>:
 801aae4:	4901      	ldr	r1, [pc, #4]	; (801aaec <_cleanup_r+0x8>)
 801aae6:	f000 b8af 	b.w	801ac48 <_fwalk_reent>
 801aaea:	bf00      	nop
 801aaec:	0801aa25 	.word	0x0801aa25

0801aaf0 <__sfmoreglue>:
 801aaf0:	b570      	push	{r4, r5, r6, lr}
 801aaf2:	2268      	movs	r2, #104	; 0x68
 801aaf4:	1e4d      	subs	r5, r1, #1
 801aaf6:	4355      	muls	r5, r2
 801aaf8:	460e      	mov	r6, r1
 801aafa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801aafe:	f000 f997 	bl	801ae30 <_malloc_r>
 801ab02:	4604      	mov	r4, r0
 801ab04:	b140      	cbz	r0, 801ab18 <__sfmoreglue+0x28>
 801ab06:	2100      	movs	r1, #0
 801ab08:	e9c0 1600 	strd	r1, r6, [r0]
 801ab0c:	300c      	adds	r0, #12
 801ab0e:	60a0      	str	r0, [r4, #8]
 801ab10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801ab14:	f7ff fdc2 	bl	801a69c <memset>
 801ab18:	4620      	mov	r0, r4
 801ab1a:	bd70      	pop	{r4, r5, r6, pc}

0801ab1c <__sfp_lock_acquire>:
 801ab1c:	4801      	ldr	r0, [pc, #4]	; (801ab24 <__sfp_lock_acquire+0x8>)
 801ab1e:	f000 b8b3 	b.w	801ac88 <__retarget_lock_acquire_recursive>
 801ab22:	bf00      	nop
 801ab24:	2400696d 	.word	0x2400696d

0801ab28 <__sfp_lock_release>:
 801ab28:	4801      	ldr	r0, [pc, #4]	; (801ab30 <__sfp_lock_release+0x8>)
 801ab2a:	f000 b8ae 	b.w	801ac8a <__retarget_lock_release_recursive>
 801ab2e:	bf00      	nop
 801ab30:	2400696d 	.word	0x2400696d

0801ab34 <__sinit_lock_acquire>:
 801ab34:	4801      	ldr	r0, [pc, #4]	; (801ab3c <__sinit_lock_acquire+0x8>)
 801ab36:	f000 b8a7 	b.w	801ac88 <__retarget_lock_acquire_recursive>
 801ab3a:	bf00      	nop
 801ab3c:	2400696e 	.word	0x2400696e

0801ab40 <__sinit_lock_release>:
 801ab40:	4801      	ldr	r0, [pc, #4]	; (801ab48 <__sinit_lock_release+0x8>)
 801ab42:	f000 b8a2 	b.w	801ac8a <__retarget_lock_release_recursive>
 801ab46:	bf00      	nop
 801ab48:	2400696e 	.word	0x2400696e

0801ab4c <__sinit>:
 801ab4c:	b510      	push	{r4, lr}
 801ab4e:	4604      	mov	r4, r0
 801ab50:	f7ff fff0 	bl	801ab34 <__sinit_lock_acquire>
 801ab54:	69a3      	ldr	r3, [r4, #24]
 801ab56:	b11b      	cbz	r3, 801ab60 <__sinit+0x14>
 801ab58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ab5c:	f7ff bff0 	b.w	801ab40 <__sinit_lock_release>
 801ab60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801ab64:	6523      	str	r3, [r4, #80]	; 0x50
 801ab66:	4b13      	ldr	r3, [pc, #76]	; (801abb4 <__sinit+0x68>)
 801ab68:	4a13      	ldr	r2, [pc, #76]	; (801abb8 <__sinit+0x6c>)
 801ab6a:	681b      	ldr	r3, [r3, #0]
 801ab6c:	62a2      	str	r2, [r4, #40]	; 0x28
 801ab6e:	42a3      	cmp	r3, r4
 801ab70:	bf04      	itt	eq
 801ab72:	2301      	moveq	r3, #1
 801ab74:	61a3      	streq	r3, [r4, #24]
 801ab76:	4620      	mov	r0, r4
 801ab78:	f000 f820 	bl	801abbc <__sfp>
 801ab7c:	6060      	str	r0, [r4, #4]
 801ab7e:	4620      	mov	r0, r4
 801ab80:	f000 f81c 	bl	801abbc <__sfp>
 801ab84:	60a0      	str	r0, [r4, #8]
 801ab86:	4620      	mov	r0, r4
 801ab88:	f000 f818 	bl	801abbc <__sfp>
 801ab8c:	2200      	movs	r2, #0
 801ab8e:	60e0      	str	r0, [r4, #12]
 801ab90:	2104      	movs	r1, #4
 801ab92:	6860      	ldr	r0, [r4, #4]
 801ab94:	f7ff ff82 	bl	801aa9c <std>
 801ab98:	68a0      	ldr	r0, [r4, #8]
 801ab9a:	2201      	movs	r2, #1
 801ab9c:	2109      	movs	r1, #9
 801ab9e:	f7ff ff7d 	bl	801aa9c <std>
 801aba2:	68e0      	ldr	r0, [r4, #12]
 801aba4:	2202      	movs	r2, #2
 801aba6:	2112      	movs	r1, #18
 801aba8:	f7ff ff78 	bl	801aa9c <std>
 801abac:	2301      	movs	r3, #1
 801abae:	61a3      	str	r3, [r4, #24]
 801abb0:	e7d2      	b.n	801ab58 <__sinit+0xc>
 801abb2:	bf00      	nop
 801abb4:	0801b4f4 	.word	0x0801b4f4
 801abb8:	0801aae5 	.word	0x0801aae5

0801abbc <__sfp>:
 801abbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801abbe:	4607      	mov	r7, r0
 801abc0:	f7ff ffac 	bl	801ab1c <__sfp_lock_acquire>
 801abc4:	4b1e      	ldr	r3, [pc, #120]	; (801ac40 <__sfp+0x84>)
 801abc6:	681e      	ldr	r6, [r3, #0]
 801abc8:	69b3      	ldr	r3, [r6, #24]
 801abca:	b913      	cbnz	r3, 801abd2 <__sfp+0x16>
 801abcc:	4630      	mov	r0, r6
 801abce:	f7ff ffbd 	bl	801ab4c <__sinit>
 801abd2:	3648      	adds	r6, #72	; 0x48
 801abd4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801abd8:	3b01      	subs	r3, #1
 801abda:	d503      	bpl.n	801abe4 <__sfp+0x28>
 801abdc:	6833      	ldr	r3, [r6, #0]
 801abde:	b30b      	cbz	r3, 801ac24 <__sfp+0x68>
 801abe0:	6836      	ldr	r6, [r6, #0]
 801abe2:	e7f7      	b.n	801abd4 <__sfp+0x18>
 801abe4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801abe8:	b9d5      	cbnz	r5, 801ac20 <__sfp+0x64>
 801abea:	4b16      	ldr	r3, [pc, #88]	; (801ac44 <__sfp+0x88>)
 801abec:	60e3      	str	r3, [r4, #12]
 801abee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801abf2:	6665      	str	r5, [r4, #100]	; 0x64
 801abf4:	f000 f847 	bl	801ac86 <__retarget_lock_init_recursive>
 801abf8:	f7ff ff96 	bl	801ab28 <__sfp_lock_release>
 801abfc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801ac00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801ac04:	6025      	str	r5, [r4, #0]
 801ac06:	61a5      	str	r5, [r4, #24]
 801ac08:	2208      	movs	r2, #8
 801ac0a:	4629      	mov	r1, r5
 801ac0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801ac10:	f7ff fd44 	bl	801a69c <memset>
 801ac14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801ac18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801ac1c:	4620      	mov	r0, r4
 801ac1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ac20:	3468      	adds	r4, #104	; 0x68
 801ac22:	e7d9      	b.n	801abd8 <__sfp+0x1c>
 801ac24:	2104      	movs	r1, #4
 801ac26:	4638      	mov	r0, r7
 801ac28:	f7ff ff62 	bl	801aaf0 <__sfmoreglue>
 801ac2c:	4604      	mov	r4, r0
 801ac2e:	6030      	str	r0, [r6, #0]
 801ac30:	2800      	cmp	r0, #0
 801ac32:	d1d5      	bne.n	801abe0 <__sfp+0x24>
 801ac34:	f7ff ff78 	bl	801ab28 <__sfp_lock_release>
 801ac38:	230c      	movs	r3, #12
 801ac3a:	603b      	str	r3, [r7, #0]
 801ac3c:	e7ee      	b.n	801ac1c <__sfp+0x60>
 801ac3e:	bf00      	nop
 801ac40:	0801b4f4 	.word	0x0801b4f4
 801ac44:	ffff0001 	.word	0xffff0001

0801ac48 <_fwalk_reent>:
 801ac48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ac4c:	4606      	mov	r6, r0
 801ac4e:	4688      	mov	r8, r1
 801ac50:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801ac54:	2700      	movs	r7, #0
 801ac56:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801ac5a:	f1b9 0901 	subs.w	r9, r9, #1
 801ac5e:	d505      	bpl.n	801ac6c <_fwalk_reent+0x24>
 801ac60:	6824      	ldr	r4, [r4, #0]
 801ac62:	2c00      	cmp	r4, #0
 801ac64:	d1f7      	bne.n	801ac56 <_fwalk_reent+0xe>
 801ac66:	4638      	mov	r0, r7
 801ac68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ac6c:	89ab      	ldrh	r3, [r5, #12]
 801ac6e:	2b01      	cmp	r3, #1
 801ac70:	d907      	bls.n	801ac82 <_fwalk_reent+0x3a>
 801ac72:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801ac76:	3301      	adds	r3, #1
 801ac78:	d003      	beq.n	801ac82 <_fwalk_reent+0x3a>
 801ac7a:	4629      	mov	r1, r5
 801ac7c:	4630      	mov	r0, r6
 801ac7e:	47c0      	blx	r8
 801ac80:	4307      	orrs	r7, r0
 801ac82:	3568      	adds	r5, #104	; 0x68
 801ac84:	e7e9      	b.n	801ac5a <_fwalk_reent+0x12>

0801ac86 <__retarget_lock_init_recursive>:
 801ac86:	4770      	bx	lr

0801ac88 <__retarget_lock_acquire_recursive>:
 801ac88:	4770      	bx	lr

0801ac8a <__retarget_lock_release_recursive>:
 801ac8a:	4770      	bx	lr

0801ac8c <__swhatbuf_r>:
 801ac8c:	b570      	push	{r4, r5, r6, lr}
 801ac8e:	460e      	mov	r6, r1
 801ac90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ac94:	2900      	cmp	r1, #0
 801ac96:	b096      	sub	sp, #88	; 0x58
 801ac98:	4614      	mov	r4, r2
 801ac9a:	461d      	mov	r5, r3
 801ac9c:	da08      	bge.n	801acb0 <__swhatbuf_r+0x24>
 801ac9e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801aca2:	2200      	movs	r2, #0
 801aca4:	602a      	str	r2, [r5, #0]
 801aca6:	061a      	lsls	r2, r3, #24
 801aca8:	d410      	bmi.n	801accc <__swhatbuf_r+0x40>
 801acaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801acae:	e00e      	b.n	801acce <__swhatbuf_r+0x42>
 801acb0:	466a      	mov	r2, sp
 801acb2:	f000 f9a7 	bl	801b004 <_fstat_r>
 801acb6:	2800      	cmp	r0, #0
 801acb8:	dbf1      	blt.n	801ac9e <__swhatbuf_r+0x12>
 801acba:	9a01      	ldr	r2, [sp, #4]
 801acbc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801acc0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801acc4:	425a      	negs	r2, r3
 801acc6:	415a      	adcs	r2, r3
 801acc8:	602a      	str	r2, [r5, #0]
 801acca:	e7ee      	b.n	801acaa <__swhatbuf_r+0x1e>
 801accc:	2340      	movs	r3, #64	; 0x40
 801acce:	2000      	movs	r0, #0
 801acd0:	6023      	str	r3, [r4, #0]
 801acd2:	b016      	add	sp, #88	; 0x58
 801acd4:	bd70      	pop	{r4, r5, r6, pc}
	...

0801acd8 <__smakebuf_r>:
 801acd8:	898b      	ldrh	r3, [r1, #12]
 801acda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801acdc:	079d      	lsls	r5, r3, #30
 801acde:	4606      	mov	r6, r0
 801ace0:	460c      	mov	r4, r1
 801ace2:	d507      	bpl.n	801acf4 <__smakebuf_r+0x1c>
 801ace4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801ace8:	6023      	str	r3, [r4, #0]
 801acea:	6123      	str	r3, [r4, #16]
 801acec:	2301      	movs	r3, #1
 801acee:	6163      	str	r3, [r4, #20]
 801acf0:	b002      	add	sp, #8
 801acf2:	bd70      	pop	{r4, r5, r6, pc}
 801acf4:	ab01      	add	r3, sp, #4
 801acf6:	466a      	mov	r2, sp
 801acf8:	f7ff ffc8 	bl	801ac8c <__swhatbuf_r>
 801acfc:	9900      	ldr	r1, [sp, #0]
 801acfe:	4605      	mov	r5, r0
 801ad00:	4630      	mov	r0, r6
 801ad02:	f000 f895 	bl	801ae30 <_malloc_r>
 801ad06:	b948      	cbnz	r0, 801ad1c <__smakebuf_r+0x44>
 801ad08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ad0c:	059a      	lsls	r2, r3, #22
 801ad0e:	d4ef      	bmi.n	801acf0 <__smakebuf_r+0x18>
 801ad10:	f023 0303 	bic.w	r3, r3, #3
 801ad14:	f043 0302 	orr.w	r3, r3, #2
 801ad18:	81a3      	strh	r3, [r4, #12]
 801ad1a:	e7e3      	b.n	801ace4 <__smakebuf_r+0xc>
 801ad1c:	4b0d      	ldr	r3, [pc, #52]	; (801ad54 <__smakebuf_r+0x7c>)
 801ad1e:	62b3      	str	r3, [r6, #40]	; 0x28
 801ad20:	89a3      	ldrh	r3, [r4, #12]
 801ad22:	6020      	str	r0, [r4, #0]
 801ad24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ad28:	81a3      	strh	r3, [r4, #12]
 801ad2a:	9b00      	ldr	r3, [sp, #0]
 801ad2c:	6163      	str	r3, [r4, #20]
 801ad2e:	9b01      	ldr	r3, [sp, #4]
 801ad30:	6120      	str	r0, [r4, #16]
 801ad32:	b15b      	cbz	r3, 801ad4c <__smakebuf_r+0x74>
 801ad34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ad38:	4630      	mov	r0, r6
 801ad3a:	f000 f975 	bl	801b028 <_isatty_r>
 801ad3e:	b128      	cbz	r0, 801ad4c <__smakebuf_r+0x74>
 801ad40:	89a3      	ldrh	r3, [r4, #12]
 801ad42:	f023 0303 	bic.w	r3, r3, #3
 801ad46:	f043 0301 	orr.w	r3, r3, #1
 801ad4a:	81a3      	strh	r3, [r4, #12]
 801ad4c:	89a0      	ldrh	r0, [r4, #12]
 801ad4e:	4305      	orrs	r5, r0
 801ad50:	81a5      	strh	r5, [r4, #12]
 801ad52:	e7cd      	b.n	801acf0 <__smakebuf_r+0x18>
 801ad54:	0801aae5 	.word	0x0801aae5

0801ad58 <_free_r>:
 801ad58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801ad5a:	2900      	cmp	r1, #0
 801ad5c:	d044      	beq.n	801ade8 <_free_r+0x90>
 801ad5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ad62:	9001      	str	r0, [sp, #4]
 801ad64:	2b00      	cmp	r3, #0
 801ad66:	f1a1 0404 	sub.w	r4, r1, #4
 801ad6a:	bfb8      	it	lt
 801ad6c:	18e4      	addlt	r4, r4, r3
 801ad6e:	f000 f97d 	bl	801b06c <__malloc_lock>
 801ad72:	4a1e      	ldr	r2, [pc, #120]	; (801adec <_free_r+0x94>)
 801ad74:	9801      	ldr	r0, [sp, #4]
 801ad76:	6813      	ldr	r3, [r2, #0]
 801ad78:	b933      	cbnz	r3, 801ad88 <_free_r+0x30>
 801ad7a:	6063      	str	r3, [r4, #4]
 801ad7c:	6014      	str	r4, [r2, #0]
 801ad7e:	b003      	add	sp, #12
 801ad80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801ad84:	f000 b978 	b.w	801b078 <__malloc_unlock>
 801ad88:	42a3      	cmp	r3, r4
 801ad8a:	d908      	bls.n	801ad9e <_free_r+0x46>
 801ad8c:	6825      	ldr	r5, [r4, #0]
 801ad8e:	1961      	adds	r1, r4, r5
 801ad90:	428b      	cmp	r3, r1
 801ad92:	bf01      	itttt	eq
 801ad94:	6819      	ldreq	r1, [r3, #0]
 801ad96:	685b      	ldreq	r3, [r3, #4]
 801ad98:	1949      	addeq	r1, r1, r5
 801ad9a:	6021      	streq	r1, [r4, #0]
 801ad9c:	e7ed      	b.n	801ad7a <_free_r+0x22>
 801ad9e:	461a      	mov	r2, r3
 801ada0:	685b      	ldr	r3, [r3, #4]
 801ada2:	b10b      	cbz	r3, 801ada8 <_free_r+0x50>
 801ada4:	42a3      	cmp	r3, r4
 801ada6:	d9fa      	bls.n	801ad9e <_free_r+0x46>
 801ada8:	6811      	ldr	r1, [r2, #0]
 801adaa:	1855      	adds	r5, r2, r1
 801adac:	42a5      	cmp	r5, r4
 801adae:	d10b      	bne.n	801adc8 <_free_r+0x70>
 801adb0:	6824      	ldr	r4, [r4, #0]
 801adb2:	4421      	add	r1, r4
 801adb4:	1854      	adds	r4, r2, r1
 801adb6:	42a3      	cmp	r3, r4
 801adb8:	6011      	str	r1, [r2, #0]
 801adba:	d1e0      	bne.n	801ad7e <_free_r+0x26>
 801adbc:	681c      	ldr	r4, [r3, #0]
 801adbe:	685b      	ldr	r3, [r3, #4]
 801adc0:	6053      	str	r3, [r2, #4]
 801adc2:	4421      	add	r1, r4
 801adc4:	6011      	str	r1, [r2, #0]
 801adc6:	e7da      	b.n	801ad7e <_free_r+0x26>
 801adc8:	d902      	bls.n	801add0 <_free_r+0x78>
 801adca:	230c      	movs	r3, #12
 801adcc:	6003      	str	r3, [r0, #0]
 801adce:	e7d6      	b.n	801ad7e <_free_r+0x26>
 801add0:	6825      	ldr	r5, [r4, #0]
 801add2:	1961      	adds	r1, r4, r5
 801add4:	428b      	cmp	r3, r1
 801add6:	bf04      	itt	eq
 801add8:	6819      	ldreq	r1, [r3, #0]
 801adda:	685b      	ldreq	r3, [r3, #4]
 801addc:	6063      	str	r3, [r4, #4]
 801adde:	bf04      	itt	eq
 801ade0:	1949      	addeq	r1, r1, r5
 801ade2:	6021      	streq	r1, [r4, #0]
 801ade4:	6054      	str	r4, [r2, #4]
 801ade6:	e7ca      	b.n	801ad7e <_free_r+0x26>
 801ade8:	b003      	add	sp, #12
 801adea:	bd30      	pop	{r4, r5, pc}
 801adec:	24006970 	.word	0x24006970

0801adf0 <sbrk_aligned>:
 801adf0:	b570      	push	{r4, r5, r6, lr}
 801adf2:	4e0e      	ldr	r6, [pc, #56]	; (801ae2c <sbrk_aligned+0x3c>)
 801adf4:	460c      	mov	r4, r1
 801adf6:	6831      	ldr	r1, [r6, #0]
 801adf8:	4605      	mov	r5, r0
 801adfa:	b911      	cbnz	r1, 801ae02 <sbrk_aligned+0x12>
 801adfc:	f000 f88c 	bl	801af18 <_sbrk_r>
 801ae00:	6030      	str	r0, [r6, #0]
 801ae02:	4621      	mov	r1, r4
 801ae04:	4628      	mov	r0, r5
 801ae06:	f000 f887 	bl	801af18 <_sbrk_r>
 801ae0a:	1c43      	adds	r3, r0, #1
 801ae0c:	d00a      	beq.n	801ae24 <sbrk_aligned+0x34>
 801ae0e:	1cc4      	adds	r4, r0, #3
 801ae10:	f024 0403 	bic.w	r4, r4, #3
 801ae14:	42a0      	cmp	r0, r4
 801ae16:	d007      	beq.n	801ae28 <sbrk_aligned+0x38>
 801ae18:	1a21      	subs	r1, r4, r0
 801ae1a:	4628      	mov	r0, r5
 801ae1c:	f000 f87c 	bl	801af18 <_sbrk_r>
 801ae20:	3001      	adds	r0, #1
 801ae22:	d101      	bne.n	801ae28 <sbrk_aligned+0x38>
 801ae24:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801ae28:	4620      	mov	r0, r4
 801ae2a:	bd70      	pop	{r4, r5, r6, pc}
 801ae2c:	24006974 	.word	0x24006974

0801ae30 <_malloc_r>:
 801ae30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ae34:	1ccd      	adds	r5, r1, #3
 801ae36:	f025 0503 	bic.w	r5, r5, #3
 801ae3a:	3508      	adds	r5, #8
 801ae3c:	2d0c      	cmp	r5, #12
 801ae3e:	bf38      	it	cc
 801ae40:	250c      	movcc	r5, #12
 801ae42:	2d00      	cmp	r5, #0
 801ae44:	4607      	mov	r7, r0
 801ae46:	db01      	blt.n	801ae4c <_malloc_r+0x1c>
 801ae48:	42a9      	cmp	r1, r5
 801ae4a:	d905      	bls.n	801ae58 <_malloc_r+0x28>
 801ae4c:	230c      	movs	r3, #12
 801ae4e:	603b      	str	r3, [r7, #0]
 801ae50:	2600      	movs	r6, #0
 801ae52:	4630      	mov	r0, r6
 801ae54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ae58:	4e2e      	ldr	r6, [pc, #184]	; (801af14 <_malloc_r+0xe4>)
 801ae5a:	f000 f907 	bl	801b06c <__malloc_lock>
 801ae5e:	6833      	ldr	r3, [r6, #0]
 801ae60:	461c      	mov	r4, r3
 801ae62:	bb34      	cbnz	r4, 801aeb2 <_malloc_r+0x82>
 801ae64:	4629      	mov	r1, r5
 801ae66:	4638      	mov	r0, r7
 801ae68:	f7ff ffc2 	bl	801adf0 <sbrk_aligned>
 801ae6c:	1c43      	adds	r3, r0, #1
 801ae6e:	4604      	mov	r4, r0
 801ae70:	d14d      	bne.n	801af0e <_malloc_r+0xde>
 801ae72:	6834      	ldr	r4, [r6, #0]
 801ae74:	4626      	mov	r6, r4
 801ae76:	2e00      	cmp	r6, #0
 801ae78:	d140      	bne.n	801aefc <_malloc_r+0xcc>
 801ae7a:	6823      	ldr	r3, [r4, #0]
 801ae7c:	4631      	mov	r1, r6
 801ae7e:	4638      	mov	r0, r7
 801ae80:	eb04 0803 	add.w	r8, r4, r3
 801ae84:	f000 f848 	bl	801af18 <_sbrk_r>
 801ae88:	4580      	cmp	r8, r0
 801ae8a:	d13a      	bne.n	801af02 <_malloc_r+0xd2>
 801ae8c:	6821      	ldr	r1, [r4, #0]
 801ae8e:	3503      	adds	r5, #3
 801ae90:	1a6d      	subs	r5, r5, r1
 801ae92:	f025 0503 	bic.w	r5, r5, #3
 801ae96:	3508      	adds	r5, #8
 801ae98:	2d0c      	cmp	r5, #12
 801ae9a:	bf38      	it	cc
 801ae9c:	250c      	movcc	r5, #12
 801ae9e:	4629      	mov	r1, r5
 801aea0:	4638      	mov	r0, r7
 801aea2:	f7ff ffa5 	bl	801adf0 <sbrk_aligned>
 801aea6:	3001      	adds	r0, #1
 801aea8:	d02b      	beq.n	801af02 <_malloc_r+0xd2>
 801aeaa:	6823      	ldr	r3, [r4, #0]
 801aeac:	442b      	add	r3, r5
 801aeae:	6023      	str	r3, [r4, #0]
 801aeb0:	e00e      	b.n	801aed0 <_malloc_r+0xa0>
 801aeb2:	6822      	ldr	r2, [r4, #0]
 801aeb4:	1b52      	subs	r2, r2, r5
 801aeb6:	d41e      	bmi.n	801aef6 <_malloc_r+0xc6>
 801aeb8:	2a0b      	cmp	r2, #11
 801aeba:	d916      	bls.n	801aeea <_malloc_r+0xba>
 801aebc:	1961      	adds	r1, r4, r5
 801aebe:	42a3      	cmp	r3, r4
 801aec0:	6025      	str	r5, [r4, #0]
 801aec2:	bf18      	it	ne
 801aec4:	6059      	strne	r1, [r3, #4]
 801aec6:	6863      	ldr	r3, [r4, #4]
 801aec8:	bf08      	it	eq
 801aeca:	6031      	streq	r1, [r6, #0]
 801aecc:	5162      	str	r2, [r4, r5]
 801aece:	604b      	str	r3, [r1, #4]
 801aed0:	4638      	mov	r0, r7
 801aed2:	f104 060b 	add.w	r6, r4, #11
 801aed6:	f000 f8cf 	bl	801b078 <__malloc_unlock>
 801aeda:	f026 0607 	bic.w	r6, r6, #7
 801aede:	1d23      	adds	r3, r4, #4
 801aee0:	1af2      	subs	r2, r6, r3
 801aee2:	d0b6      	beq.n	801ae52 <_malloc_r+0x22>
 801aee4:	1b9b      	subs	r3, r3, r6
 801aee6:	50a3      	str	r3, [r4, r2]
 801aee8:	e7b3      	b.n	801ae52 <_malloc_r+0x22>
 801aeea:	6862      	ldr	r2, [r4, #4]
 801aeec:	42a3      	cmp	r3, r4
 801aeee:	bf0c      	ite	eq
 801aef0:	6032      	streq	r2, [r6, #0]
 801aef2:	605a      	strne	r2, [r3, #4]
 801aef4:	e7ec      	b.n	801aed0 <_malloc_r+0xa0>
 801aef6:	4623      	mov	r3, r4
 801aef8:	6864      	ldr	r4, [r4, #4]
 801aefa:	e7b2      	b.n	801ae62 <_malloc_r+0x32>
 801aefc:	4634      	mov	r4, r6
 801aefe:	6876      	ldr	r6, [r6, #4]
 801af00:	e7b9      	b.n	801ae76 <_malloc_r+0x46>
 801af02:	230c      	movs	r3, #12
 801af04:	603b      	str	r3, [r7, #0]
 801af06:	4638      	mov	r0, r7
 801af08:	f000 f8b6 	bl	801b078 <__malloc_unlock>
 801af0c:	e7a1      	b.n	801ae52 <_malloc_r+0x22>
 801af0e:	6025      	str	r5, [r4, #0]
 801af10:	e7de      	b.n	801aed0 <_malloc_r+0xa0>
 801af12:	bf00      	nop
 801af14:	24006970 	.word	0x24006970

0801af18 <_sbrk_r>:
 801af18:	b538      	push	{r3, r4, r5, lr}
 801af1a:	4d06      	ldr	r5, [pc, #24]	; (801af34 <_sbrk_r+0x1c>)
 801af1c:	2300      	movs	r3, #0
 801af1e:	4604      	mov	r4, r0
 801af20:	4608      	mov	r0, r1
 801af22:	602b      	str	r3, [r5, #0]
 801af24:	f7e9 fdde 	bl	8004ae4 <_sbrk>
 801af28:	1c43      	adds	r3, r0, #1
 801af2a:	d102      	bne.n	801af32 <_sbrk_r+0x1a>
 801af2c:	682b      	ldr	r3, [r5, #0]
 801af2e:	b103      	cbz	r3, 801af32 <_sbrk_r+0x1a>
 801af30:	6023      	str	r3, [r4, #0]
 801af32:	bd38      	pop	{r3, r4, r5, pc}
 801af34:	24006978 	.word	0x24006978

0801af38 <__sread>:
 801af38:	b510      	push	{r4, lr}
 801af3a:	460c      	mov	r4, r1
 801af3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801af40:	f000 f8a0 	bl	801b084 <_read_r>
 801af44:	2800      	cmp	r0, #0
 801af46:	bfab      	itete	ge
 801af48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801af4a:	89a3      	ldrhlt	r3, [r4, #12]
 801af4c:	181b      	addge	r3, r3, r0
 801af4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801af52:	bfac      	ite	ge
 801af54:	6563      	strge	r3, [r4, #84]	; 0x54
 801af56:	81a3      	strhlt	r3, [r4, #12]
 801af58:	bd10      	pop	{r4, pc}

0801af5a <__swrite>:
 801af5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af5e:	461f      	mov	r7, r3
 801af60:	898b      	ldrh	r3, [r1, #12]
 801af62:	05db      	lsls	r3, r3, #23
 801af64:	4605      	mov	r5, r0
 801af66:	460c      	mov	r4, r1
 801af68:	4616      	mov	r6, r2
 801af6a:	d505      	bpl.n	801af78 <__swrite+0x1e>
 801af6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801af70:	2302      	movs	r3, #2
 801af72:	2200      	movs	r2, #0
 801af74:	f000 f868 	bl	801b048 <_lseek_r>
 801af78:	89a3      	ldrh	r3, [r4, #12]
 801af7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801af7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801af82:	81a3      	strh	r3, [r4, #12]
 801af84:	4632      	mov	r2, r6
 801af86:	463b      	mov	r3, r7
 801af88:	4628      	mov	r0, r5
 801af8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801af8e:	f000 b817 	b.w	801afc0 <_write_r>

0801af92 <__sseek>:
 801af92:	b510      	push	{r4, lr}
 801af94:	460c      	mov	r4, r1
 801af96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801af9a:	f000 f855 	bl	801b048 <_lseek_r>
 801af9e:	1c43      	adds	r3, r0, #1
 801afa0:	89a3      	ldrh	r3, [r4, #12]
 801afa2:	bf15      	itete	ne
 801afa4:	6560      	strne	r0, [r4, #84]	; 0x54
 801afa6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801afaa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801afae:	81a3      	strheq	r3, [r4, #12]
 801afb0:	bf18      	it	ne
 801afb2:	81a3      	strhne	r3, [r4, #12]
 801afb4:	bd10      	pop	{r4, pc}

0801afb6 <__sclose>:
 801afb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801afba:	f000 b813 	b.w	801afe4 <_close_r>
	...

0801afc0 <_write_r>:
 801afc0:	b538      	push	{r3, r4, r5, lr}
 801afc2:	4d07      	ldr	r5, [pc, #28]	; (801afe0 <_write_r+0x20>)
 801afc4:	4604      	mov	r4, r0
 801afc6:	4608      	mov	r0, r1
 801afc8:	4611      	mov	r1, r2
 801afca:	2200      	movs	r2, #0
 801afcc:	602a      	str	r2, [r5, #0]
 801afce:	461a      	mov	r2, r3
 801afd0:	f7e9 fd37 	bl	8004a42 <_write>
 801afd4:	1c43      	adds	r3, r0, #1
 801afd6:	d102      	bne.n	801afde <_write_r+0x1e>
 801afd8:	682b      	ldr	r3, [r5, #0]
 801afda:	b103      	cbz	r3, 801afde <_write_r+0x1e>
 801afdc:	6023      	str	r3, [r4, #0]
 801afde:	bd38      	pop	{r3, r4, r5, pc}
 801afe0:	24006978 	.word	0x24006978

0801afe4 <_close_r>:
 801afe4:	b538      	push	{r3, r4, r5, lr}
 801afe6:	4d06      	ldr	r5, [pc, #24]	; (801b000 <_close_r+0x1c>)
 801afe8:	2300      	movs	r3, #0
 801afea:	4604      	mov	r4, r0
 801afec:	4608      	mov	r0, r1
 801afee:	602b      	str	r3, [r5, #0]
 801aff0:	f7e9 fd43 	bl	8004a7a <_close>
 801aff4:	1c43      	adds	r3, r0, #1
 801aff6:	d102      	bne.n	801affe <_close_r+0x1a>
 801aff8:	682b      	ldr	r3, [r5, #0]
 801affa:	b103      	cbz	r3, 801affe <_close_r+0x1a>
 801affc:	6023      	str	r3, [r4, #0]
 801affe:	bd38      	pop	{r3, r4, r5, pc}
 801b000:	24006978 	.word	0x24006978

0801b004 <_fstat_r>:
 801b004:	b538      	push	{r3, r4, r5, lr}
 801b006:	4d07      	ldr	r5, [pc, #28]	; (801b024 <_fstat_r+0x20>)
 801b008:	2300      	movs	r3, #0
 801b00a:	4604      	mov	r4, r0
 801b00c:	4608      	mov	r0, r1
 801b00e:	4611      	mov	r1, r2
 801b010:	602b      	str	r3, [r5, #0]
 801b012:	f7e9 fd3e 	bl	8004a92 <_fstat>
 801b016:	1c43      	adds	r3, r0, #1
 801b018:	d102      	bne.n	801b020 <_fstat_r+0x1c>
 801b01a:	682b      	ldr	r3, [r5, #0]
 801b01c:	b103      	cbz	r3, 801b020 <_fstat_r+0x1c>
 801b01e:	6023      	str	r3, [r4, #0]
 801b020:	bd38      	pop	{r3, r4, r5, pc}
 801b022:	bf00      	nop
 801b024:	24006978 	.word	0x24006978

0801b028 <_isatty_r>:
 801b028:	b538      	push	{r3, r4, r5, lr}
 801b02a:	4d06      	ldr	r5, [pc, #24]	; (801b044 <_isatty_r+0x1c>)
 801b02c:	2300      	movs	r3, #0
 801b02e:	4604      	mov	r4, r0
 801b030:	4608      	mov	r0, r1
 801b032:	602b      	str	r3, [r5, #0]
 801b034:	f7e9 fd3d 	bl	8004ab2 <_isatty>
 801b038:	1c43      	adds	r3, r0, #1
 801b03a:	d102      	bne.n	801b042 <_isatty_r+0x1a>
 801b03c:	682b      	ldr	r3, [r5, #0]
 801b03e:	b103      	cbz	r3, 801b042 <_isatty_r+0x1a>
 801b040:	6023      	str	r3, [r4, #0]
 801b042:	bd38      	pop	{r3, r4, r5, pc}
 801b044:	24006978 	.word	0x24006978

0801b048 <_lseek_r>:
 801b048:	b538      	push	{r3, r4, r5, lr}
 801b04a:	4d07      	ldr	r5, [pc, #28]	; (801b068 <_lseek_r+0x20>)
 801b04c:	4604      	mov	r4, r0
 801b04e:	4608      	mov	r0, r1
 801b050:	4611      	mov	r1, r2
 801b052:	2200      	movs	r2, #0
 801b054:	602a      	str	r2, [r5, #0]
 801b056:	461a      	mov	r2, r3
 801b058:	f7e9 fd36 	bl	8004ac8 <_lseek>
 801b05c:	1c43      	adds	r3, r0, #1
 801b05e:	d102      	bne.n	801b066 <_lseek_r+0x1e>
 801b060:	682b      	ldr	r3, [r5, #0]
 801b062:	b103      	cbz	r3, 801b066 <_lseek_r+0x1e>
 801b064:	6023      	str	r3, [r4, #0]
 801b066:	bd38      	pop	{r3, r4, r5, pc}
 801b068:	24006978 	.word	0x24006978

0801b06c <__malloc_lock>:
 801b06c:	4801      	ldr	r0, [pc, #4]	; (801b074 <__malloc_lock+0x8>)
 801b06e:	f7ff be0b 	b.w	801ac88 <__retarget_lock_acquire_recursive>
 801b072:	bf00      	nop
 801b074:	2400696c 	.word	0x2400696c

0801b078 <__malloc_unlock>:
 801b078:	4801      	ldr	r0, [pc, #4]	; (801b080 <__malloc_unlock+0x8>)
 801b07a:	f7ff be06 	b.w	801ac8a <__retarget_lock_release_recursive>
 801b07e:	bf00      	nop
 801b080:	2400696c 	.word	0x2400696c

0801b084 <_read_r>:
 801b084:	b538      	push	{r3, r4, r5, lr}
 801b086:	4d07      	ldr	r5, [pc, #28]	; (801b0a4 <_read_r+0x20>)
 801b088:	4604      	mov	r4, r0
 801b08a:	4608      	mov	r0, r1
 801b08c:	4611      	mov	r1, r2
 801b08e:	2200      	movs	r2, #0
 801b090:	602a      	str	r2, [r5, #0]
 801b092:	461a      	mov	r2, r3
 801b094:	f7e9 fcb8 	bl	8004a08 <_read>
 801b098:	1c43      	adds	r3, r0, #1
 801b09a:	d102      	bne.n	801b0a2 <_read_r+0x1e>
 801b09c:	682b      	ldr	r3, [r5, #0]
 801b09e:	b103      	cbz	r3, 801b0a2 <_read_r+0x1e>
 801b0a0:	6023      	str	r3, [r4, #0]
 801b0a2:	bd38      	pop	{r3, r4, r5, pc}
 801b0a4:	24006978 	.word	0x24006978

0801b0a8 <_init>:
 801b0a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b0aa:	bf00      	nop
 801b0ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b0ae:	bc08      	pop	{r3}
 801b0b0:	469e      	mov	lr, r3
 801b0b2:	4770      	bx	lr

0801b0b4 <_fini>:
 801b0b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b0b6:	bf00      	nop
 801b0b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b0ba:	bc08      	pop	{r3}
 801b0bc:	469e      	mov	lr, r3
 801b0be:	4770      	bx	lr
