

================================================================
== Vivado HLS Report for 'deserializeSignature'
================================================================
* Date:           Thu May  7 17:59:49 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.819 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    40040| 10.000 ns | 0.400 ms |    1|  40040|   none  |
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                                |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |            Loop Name           |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +--------------------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- Loop 1                        |      438|      438|          2|          -|          -|      219|    no    |
        |- deserializeSignature_label0   |      110|      110|          2|          -|          -|       55|    no    |
        |- Loop 3                        |        2|      439|          2|          -|          -| 1 ~ 219 |    no    |
        |- deserializeSignature_label1   |       64|       64|          2|          -|          -|       32|    no    |
        |- deserializeSignature_label7   |    36135|    38982| 165 ~ 178 |          -|          -|      219|    no    |
        | + deserializeSignature_label2  |       32|       32|          2|          1|          1|       32|    yes   |
        | + deserializeSignature_label3  |       75|       75|          2|          1|          1|       75|    yes   |
        | + deserializeSignature_label4  |       32|       32|          2|          -|          -|       16|    no    |
        | + deserializeSignature_label6  |       16|       16|          2|          1|          1|       16|    yes   |
        | + deserializeSignature_label5  |       12|       12|          3|          -|          -|        4|    no    |
        +--------------------------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 13 14 }
  Pipeline-1 : II = 1, D = 2, States = { 16 17 }
  Pipeline-2 : II = 1, D = 2, States = { 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 28 2 
2 --> 3 4 
3 --> 2 
4 --> 28 5 
5 --> 6 7 
6 --> 5 
7 --> 8 9 
8 --> 7 28 
9 --> 10 11 
10 --> 9 
11 --> 12 28 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 18 17 
17 --> 16 
18 --> 19 
19 --> 20 21 
20 --> 19 
21 --> 23 22 
22 --> 21 
23 --> 27 24 
24 --> 25 27 
25 --> 26 
26 --> 24 
27 --> 11 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%params_transform_rea_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %params_transform_rea)"   --->   Operation 29 'read' 'params_transform_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%params_UnruhGWithout_1 = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %params_UnruhGWithout)"   --->   Operation 30 'read' 'params_UnruhGWithout_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sigBytesLen_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sigBytesLen)"   --->   Operation 31 'read' 'sigBytesLen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sigBytes_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %sigBytes_offset)"   --->   Operation 32 'read' 'sigBytes_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sigBytesLen_cast1 = zext i32 %sigBytesLen_read to i64"   --->   Operation 33 'zext' 'sigBytesLen_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.11ns)   --->   "%icmp_ln1969 = icmp ult i32 %sigBytesLen_read, 55" [picnic_impl.c:1969]   --->   Operation 34 'icmp' 'icmp_ln1969' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.35ns)   --->   "br i1 %icmp_ln1969, label %.loopexit, label %.preheader7.preheader" [picnic_impl.c:1969]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i64 %sigBytes_offset_read to i17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 36 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln1969)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "br label %.preheader7" [picnic_impl.c:1940->picnic_impl.c:1973]   --->   Operation 37 'br' <Predicate = (!icmp_ln1969)> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.63>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%inputShareSize = phi i64 [ %inputShareSize_2, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 38 'phi' 'inputShareSize' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%round_assign = phi i8 [ %i_10, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 39 'phi' 'round_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.24ns)   --->   "%icmp_ln1940 = icmp eq i8 %round_assign, -37" [picnic_impl.c:1940->picnic_impl.c:1973]   --->   Operation 40 'icmp' 'icmp_ln1940' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.71ns)   --->   "%i_10 = add i8 %round_assign, 1" [picnic_impl.c:1940->picnic_impl.c:1973]   --->   Operation 42 'add' 'i_10' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1940, label %computeInputShareSize.exit_ifconv, label %1" [picnic_impl.c:1940->picnic_impl.c:1973]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i8 %round_assign to i2" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 44 'trunc' 'trunc_ln386' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %trunc_ln to i17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 46 'zext' 'zext_ln54' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.86ns)   --->   "%add_ln54 = add i17 %trunc_ln54, %zext_ln54" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 47 'add' 'add_ln54' <Predicate = (!icmp_ln1940)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i17 %add_ln54 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 48 'zext' 'zext_ln54_13' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sigBytes_addr_10 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln54_13" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 49 'getelementptr' 'sigBytes_addr_10' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.77ns)   --->   "%sigBytes_load_10 = load i8* %sigBytes_addr_10, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 50 'load' 'sigBytes_load_10' <Predicate = (!icmp_ln1940)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_2 : Operation 51 [1/1] (2.99ns)   --->   "%bytesExpected = add i64 30528, %inputShareSize" [picnic_impl.c:1974]   --->   Operation 51 'add' 'bytesExpected' <Predicate = (icmp_ln1940)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1978_1 = zext i7 %params_UnruhGWithout_1 to i16" [picnic_impl.c:1978]   --->   Operation 52 'zext' 'zext_ln1978_1' <Predicate = (icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.54ns)   --->   "%mul_ln1978 = mul i16 219, %zext_ln1978_1" [picnic_impl.c:1978]   --->   Operation 53 'mul' 'mul_ln1978' <Predicate = (icmp_ln1940)> <Delay = 3.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386, i1 false)" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (2.77ns)   --->   "%sigBytes_load_10 = load i8* %sigBytes_addr_10, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 55 'load' 'sigBytes_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%xor_ln54 = xor i3 %shl_ln, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 56 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%zext_ln54_15 = zext i3 %xor_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 57 'zext' 'zext_ln54_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54 = lshr i8 %sigBytes_load_10, %zext_ln54_15" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 58 'lshr' 'lshr_ln54' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln386_3 = trunc i8 %lshr_ln54 to i1" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 59 'trunc' 'trunc_ln386_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%xor_ln54_2 = xor i3 %shl_ln, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 60 'xor' 'xor_ln54_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%zext_ln54_16 = zext i3 %xor_ln54_2 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 61 'zext' 'zext_ln54_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_8 = lshr i8 %sigBytes_load_10, %zext_ln54_16" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 62 'lshr' 'lshr_ln54_8' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln54_9 = trunc i8 %lshr_ln54_8 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 63 'trunc' 'trunc_ln54_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%challenge = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_3, i1 %trunc_ln54_9)" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1973]   --->   Operation 64 'bitconcatenate' 'challenge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.79ns)   --->   "%icmp_ln1942 = icmp eq i2 %challenge, 1" [picnic_impl.c:1942->picnic_impl.c:1973]   --->   Operation 65 'icmp' 'icmp_ln1942' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.79ns)   --->   "%icmp_ln1942_1 = icmp eq i2 %challenge, -2" [picnic_impl.c:1942->picnic_impl.c:1973]   --->   Operation 66 'icmp' 'icmp_ln1942_1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node inputShareSize_2)   --->   "%or_ln1942 = or i1 %icmp_ln1942, %icmp_ln1942_1" [picnic_impl.c:1942->picnic_impl.c:1973]   --->   Operation 67 'or' 'or_ln1942' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (2.99ns)   --->   "%inputShareSize_1 = add i64 16, %inputShareSize" [picnic_impl.c:1943->picnic_impl.c:1973]   --->   Operation 68 'add' 'inputShareSize_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.83ns) (out node of the LUT)   --->   "%inputShareSize_2 = select i1 %or_ln1942, i64 %inputShareSize_1, i64 %inputShareSize" [picnic_impl.c:1942->picnic_impl.c:1973]   --->   Operation 69 'select' 'inputShareSize_2' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader7" [picnic_impl.c:1940->picnic_impl.c:1973]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.68>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1980)   --->   "%trunc_ln1977 = trunc i2 %params_transform_rea_1 to i1" [picnic_impl.c:1977]   --->   Operation 71 'trunc' 'trunc_ln1977' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1978 = zext i16 %mul_ln1978 to i64" [picnic_impl.c:1978]   --->   Operation 72 'zext' 'zext_ln1978' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.99ns)   --->   "%bytesExpected_1 = add i64 %bytesExpected, %zext_ln1978" [picnic_impl.c:1978]   --->   Operation 73 'add' 'bytesExpected_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1980)   --->   "%bytesExpected_2 = select i1 %trunc_ln1977, i64 %bytesExpected_1, i64 %bytesExpected" [picnic_impl.c:1977]   --->   Operation 74 'select' 'bytesExpected_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (2.34ns) (out node of the LUT)   --->   "%icmp_ln1980 = icmp ugt i64 %bytesExpected_2, %sigBytesLen_cast1" [picnic_impl.c:1980]   --->   Operation 75 'icmp' 'icmp_ln1980' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.35ns)   --->   "br i1 %icmp_ln1980, label %.loopexit, label %.preheader23.preheader" [picnic_impl.c:1980]   --->   Operation 76 'br' <Predicate = true> <Delay = 1.35>
ST_4 : Operation 77 [1/1] (1.35ns)   --->   "br label %.preheader23"   --->   Operation 77 'br' <Predicate = (!icmp_ln1980)> <Delay = 1.35>

State 5 <SV = 3> <Delay = 4.63>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%loop_0 = phi i6 [ %loop, %2 ], [ 0, %.preheader23.preheader ]"   --->   Operation 78 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_262 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)"   --->   Operation 79 'speclooptripcount' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.22ns)   --->   "%icmp_ln2040 = icmp eq i6 %loop_0, -9" [picnic_impl.c:2040]   --->   Operation 80 'icmp' 'icmp_ln2040' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.60ns)   --->   "%loop = add i6 %loop_0, 1" [picnic_impl.c:2040]   --->   Operation 81 'add' 'loop' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2040, label %.preheader32.preheader, label %2" [picnic_impl.c:2040]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln2041_1 = zext i6 %loop_0 to i17" [picnic_impl.c:2041]   --->   Operation 83 'zext' 'zext_ln2041_1' <Predicate = (!icmp_ln2040)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.86ns)   --->   "%add_ln2041 = add i17 %zext_ln2041_1, %trunc_ln54" [picnic_impl.c:2041]   --->   Operation 84 'add' 'add_ln2041' <Predicate = (!icmp_ln2040)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln2041_2 = zext i17 %add_ln2041 to i64" [picnic_impl.c:2041]   --->   Operation 85 'zext' 'zext_ln2041_2' <Predicate = (!icmp_ln2040)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sigBytes_addr = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2041_2" [picnic_impl.c:2041]   --->   Operation 86 'getelementptr' 'sigBytes_addr' <Predicate = (!icmp_ln2040)> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (2.77ns)   --->   "%sigBytes_load = load i8* %sigBytes_addr, align 1" [picnic_impl.c:2041]   --->   Operation 87 'load' 'sigBytes_load' <Predicate = (!icmp_ln2040)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_5 : Operation 88 [1/1] (1.35ns)   --->   "br label %.preheader32" [picnic_impl.c:1951->picnic_impl.c:2044]   --->   Operation 88 'br' <Predicate = (icmp_ln2040)> <Delay = 1.35>

State 6 <SV = 4> <Delay = 4.52>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str927) nounwind" [picnic_impl.c:2041]   --->   Operation 89 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln2041 = zext i6 %loop_0 to i64" [picnic_impl.c:2041]   --->   Operation 90 'zext' 'zext_ln2041' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/2] (2.77ns)   --->   "%sigBytes_load = load i8* %sigBytes_addr, align 1" [picnic_impl.c:2041]   --->   Operation 91 'load' 'sigBytes_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_6 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln2041" [picnic_impl.c:2041]   --->   Operation 92 'getelementptr' 'sig_0_challengeBits_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.75ns)   --->   "store i8 %sigBytes_load, i8* %sig_0_challengeBits_6, align 1" [picnic_impl.c:2041]   --->   Operation 93 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader23" [picnic_impl.c:2040]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.75>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%round_assign_1 = phi i8 [ %i_11, %3 ], [ 0, %.preheader32.preheader ]"   --->   Operation 95 'phi' 'round_assign_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.24ns)   --->   "%icmp_ln1951 = icmp ult i8 %round_assign_1, -37" [picnic_impl.c:1951->picnic_impl.c:2044]   --->   Operation 96 'icmp' 'icmp_ln1951' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty_263 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 219, i64 110)"   --->   Operation 97 'speclooptripcount' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.71ns)   --->   "%i_11 = add i8 %round_assign_1, 1" [picnic_impl.c:1951->picnic_impl.c:2044]   --->   Operation 98 'add' 'i_11' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1951, label %3, label %.preheader22.preheader" [picnic_impl.c:1951->picnic_impl.c:2044]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln386_4 = trunc i8 %round_assign_1 to i2" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 100 'trunc' 'trunc_ln386_4' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln54_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign_1, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 101 'partselect' 'trunc_ln54_6' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i6 %trunc_ln54_6 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 102 'zext' 'zext_ln54_12' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_7 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54_12" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 103 'getelementptr' 'sig_0_challengeBits_7' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 104 [2/2] (1.75ns)   --->   "%sig_0_challengeBits_8 = load i8* %sig_0_challengeBits_7, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 104 'load' 'sig_0_challengeBits_8' <Predicate = (icmp_ln1951)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_7 : Operation 105 [1/1] (1.35ns)   --->   "br label %.preheader22" [picnic_impl.c:2049]   --->   Operation 105 'br' <Predicate = (!icmp_ln1951)> <Delay = 1.35>

State 8 <SV = 5> <Delay = 4.17>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%bitNumber_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386_4, i1 false)" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 106 'bitconcatenate' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/2] (1.75ns)   --->   "%sig_0_challengeBits_8 = load i8* %sig_0_challengeBits_7, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 107 'load' 'sig_0_challengeBits_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%xor_ln54_3 = xor i3 %bitNumber_assign, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 108 'xor' 'xor_ln54_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%zext_ln54_17 = zext i3 %xor_ln54_3 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 109 'zext' 'zext_ln54_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%lshr_ln54_9 = lshr i8 %sig_0_challengeBits_8, %zext_ln54_17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 110 'lshr' 'lshr_ln54_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%trunc_ln386_5 = trunc i8 %lshr_ln54_9 to i1" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 111 'trunc' 'trunc_ln386_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%xor_ln54_4 = xor i3 %bitNumber_assign, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 112 'xor' 'xor_ln54_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%zext_ln54_18 = zext i3 %xor_ln54_4 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 113 'zext' 'zext_ln54_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%lshr_ln54_10 = lshr i8 %sig_0_challengeBits_8, %zext_ln54_18" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 114 'lshr' 'lshr_ln54_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%trunc_ln54_10 = trunc i8 %lshr_ln54_10 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 115 'trunc' 'trunc_ln54_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%challenge_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_5, i1 %trunc_ln54_10)" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2044]   --->   Operation 116 'bitconcatenate' 'challenge_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1953 = icmp eq i2 %challenge_1, -1" [picnic_impl.c:1953->picnic_impl.c:2044]   --->   Operation 117 'icmp' 'icmp_ln1953' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1953, label %.loopexit.loopexit12, label %.preheader32" [picnic_impl.c:1953->picnic_impl.c:2044]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.35ns)   --->   "br label %.loopexit"   --->   Operation 119 'br' <Predicate = (icmp_ln1953)> <Delay = 1.35>

State 9 <SV = 5> <Delay = 6.29>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%loop_1 = phi i6 [ %loop_28, %4 ], [ 0, %.preheader22.preheader ]"   --->   Operation 120 'phi' 'loop_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.22ns)   --->   "%icmp_ln2049 = icmp eq i6 %loop_1, -32" [picnic_impl.c:2049]   --->   Operation 121 'icmp' 'icmp_ln2049' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%empty_264 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 122 'speclooptripcount' 'empty_264' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (1.60ns)   --->   "%loop_28 = add i6 %loop_1, 1" [picnic_impl.c:2049]   --->   Operation 123 'add' 'loop_28' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2049, label %.preheader31.preheader, label %4" [picnic_impl.c:2049]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln2050_1 = zext i6 %loop_1 to i7" [picnic_impl.c:2050]   --->   Operation 125 'zext' 'zext_ln2050_1' <Predicate = (!icmp_ln2049)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (1.66ns)   --->   "%add_ln2050 = add i7 %zext_ln2050_1, 55" [picnic_impl.c:2050]   --->   Operation 126 'add' 'add_ln2050' <Predicate = (!icmp_ln2049)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln2050_2 = zext i7 %add_ln2050 to i17" [picnic_impl.c:2050]   --->   Operation 127 'zext' 'zext_ln2050_2' <Predicate = (!icmp_ln2049)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.86ns)   --->   "%add_ln2050_1 = add i17 %zext_ln2050_2, %trunc_ln54" [picnic_impl.c:2050]   --->   Operation 128 'add' 'add_ln2050_1' <Predicate = (!icmp_ln2049)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln2050_3 = zext i17 %add_ln2050_1 to i64" [picnic_impl.c:2050]   --->   Operation 129 'zext' 'zext_ln2050_3' <Predicate = (!icmp_ln2049)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%sigBytes_addr_1 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2050_3" [picnic_impl.c:2050]   --->   Operation 130 'getelementptr' 'sigBytes_addr_1' <Predicate = (!icmp_ln2049)> <Delay = 0.00>
ST_9 : Operation 131 [2/2] (2.77ns)   --->   "%sigBytes_load_1 = load i8* %sigBytes_addr_1, align 1" [picnic_impl.c:2050]   --->   Operation 131 'load' 'sigBytes_load_1' <Predicate = (!icmp_ln2049)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_9 : Operation 132 [1/1] (1.35ns)   --->   "br label %.preheader31" [picnic_impl.c:2053]   --->   Operation 132 'br' <Predicate = (icmp_ln2049)> <Delay = 1.35>

State 10 <SV = 6> <Delay = 4.52>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str1129) nounwind" [picnic_impl.c:2050]   --->   Operation 133 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln2050 = zext i6 %loop_1 to i64" [picnic_impl.c:2050]   --->   Operation 134 'zext' 'zext_ln2050' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/2] (2.77ns)   --->   "%sigBytes_load_1 = load i8* %sigBytes_addr_1, align 1" [picnic_impl.c:2050]   --->   Operation 135 'load' 'sigBytes_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%sig_0_salt_addr = getelementptr [32 x i8]* %sig_0_salt, i64 0, i64 %zext_ln2050" [picnic_impl.c:2050]   --->   Operation 136 'getelementptr' 'sig_0_salt_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (1.75ns)   --->   "store i8 %sigBytes_load_1, i8* %sig_0_salt_addr, align 1" [picnic_impl.c:2050]   --->   Operation 137 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader22" [picnic_impl.c:2049]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.82>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%p_01_rec = phi i16 [ %add_ln2089, %deserializeSignature_label7_end ], [ 0, %.preheader31.preheader ]" [picnic_impl.c:2089]   --->   Operation 139 'phi' 'p_01_rec' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%round_assign_2 = phi i8 [ %i, %deserializeSignature_label7_end ], [ 0, %.preheader31.preheader ]"   --->   Operation 140 'phi' 'round_assign_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ %add_ln2053, %deserializeSignature_label7_end ], [ 0, %.preheader31.preheader ]" [picnic_impl.c:2053]   --->   Operation 141 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (1.82ns)   --->   "%add_ln2053 = add i15 %phi_mul, 75" [picnic_impl.c:2053]   --->   Operation 142 'add' 'add_ln2053' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (1.24ns)   --->   "%icmp_ln2053 = icmp eq i8 %round_assign_2, -37" [picnic_impl.c:2053]   --->   Operation 143 'icmp' 'icmp_ln2053' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%empty_265 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)"   --->   Operation 144 'speclooptripcount' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (1.71ns)   --->   "%i = add i8 %round_assign_2, 1" [picnic_impl.c:2053]   --->   Operation 145 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2053, label %.loopexit.loopexit, label %deserializeSignature_label7_begin" [picnic_impl.c:2053]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln54_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign_2, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 147 'partselect' 'trunc_ln54_8' <Predicate = (!icmp_ln2053)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i6 %trunc_ln54_8 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 148 'zext' 'zext_ln54_14' <Predicate = (!icmp_ln2053)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_9 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54_14" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 149 'getelementptr' 'sig_0_challengeBits_9' <Predicate = (!icmp_ln2053)> <Delay = 0.00>
ST_11 : Operation 150 [2/2] (1.75ns)   --->   "%sig_0_challengeBits_10 = load i8* %sig_0_challengeBits_9, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 150 'load' 'sig_0_challengeBits_10' <Predicate = (!icmp_ln2053)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_11 : Operation 151 [1/1] (1.35ns)   --->   "br label %.loopexit"   --->   Operation 151 'br' <Predicate = (icmp_ln2053)> <Delay = 1.35>

State 12 <SV = 7> <Delay = 4.17>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln2053 = zext i16 %p_01_rec to i17" [picnic_impl.c:2053]   --->   Operation 152 'zext' 'zext_ln2053' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_21 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %round_assign_2, i4 0)" [picnic_impl.c:2077]   --->   Operation 153 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln2059 = zext i12 %tmp_21 to i13" [picnic_impl.c:2059]   --->   Operation 154 'zext' 'zext_ln2059' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_22 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %round_assign_2, i5 0)" [picnic_impl.c:2059]   --->   Operation 155 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln2053_1 = zext i13 %tmp_22 to i14" [picnic_impl.c:2053]   --->   Operation 156 'zext' 'zext_ln2053_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str12) nounwind" [picnic_impl.c:2053]   --->   Operation 157 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str12)" [picnic_impl.c:2053]   --->   Operation 158 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln386_6 = trunc i8 %round_assign_2 to i2" [picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 159 'trunc' 'trunc_ln386_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%bitNumber_assign_3 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386_6, i1 false)" [picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 160 'bitconcatenate' 'bitNumber_assign_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/2] (1.75ns)   --->   "%sig_0_challengeBits_10 = load i8* %sig_0_challengeBits_9, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 161 'load' 'sig_0_challengeBits_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_11)   --->   "%xor_ln54_5 = xor i3 %bitNumber_assign_3, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 162 'xor' 'xor_ln54_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_11)   --->   "%zext_ln54_19 = zext i3 %xor_ln54_5 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 163 'zext' 'zext_ln54_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_11 = lshr i8 %sig_0_challengeBits_10, %zext_ln54_19" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 164 'lshr' 'lshr_ln54_11' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln386_7 = trunc i8 %lshr_ln54_11 to i1" [picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 165 'trunc' 'trunc_ln386_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_12)   --->   "%xor_ln54_6 = xor i3 %bitNumber_assign_3, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 166 'xor' 'xor_ln54_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_12)   --->   "%zext_ln54_20 = zext i3 %xor_ln54_6 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 167 'zext' 'zext_ln54_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_12 = lshr i8 %sig_0_challengeBits_10, %zext_ln54_20" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 168 'lshr' 'lshr_ln54_12' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln54_11 = trunc i8 %lshr_ln54_12 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 169 'trunc' 'trunc_ln54_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%challenge_2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_7, i1 %trunc_ln54_11)" [picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 170 'bitconcatenate' 'challenge_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i2 %challenge_2 to i3" [picnic_impl.c:386->picnic_impl.c:2055]   --->   Operation 171 'zext' 'zext_ln386' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (1.86ns)   --->   "%add_ln2059 = add i17 %trunc_ln54, %zext_ln2053" [picnic_impl.c:2059]   --->   Operation 172 'add' 'add_ln2059' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (1.35ns)   --->   "br label %5" [picnic_impl.c:2058]   --->   Operation 173 'br' <Predicate = true> <Delay = 1.35>

State 13 <SV = 8> <Delay = 6.29>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%loop_2 = phi i6 [ 0, %deserializeSignature_label7_begin ], [ %loop_29, %deserializeSignature_label2 ]"   --->   Operation 174 'phi' 'loop_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (1.22ns)   --->   "%icmp_ln2058 = icmp eq i6 %loop_2, -32" [picnic_impl.c:2058]   --->   Operation 175 'icmp' 'icmp_ln2058' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%empty_266 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 176 'speclooptripcount' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (1.60ns)   --->   "%loop_29 = add i6 %loop_2, 1" [picnic_impl.c:2058]   --->   Operation 177 'add' 'loop_29' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2058, label %.preheader30.preheader, label %deserializeSignature_label2" [picnic_impl.c:2058]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln2059_1 = zext i6 %loop_2 to i7" [picnic_impl.c:2059]   --->   Operation 179 'zext' 'zext_ln2059_1' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.66ns)   --->   "%add_ln2059_2 = add i7 %zext_ln2059_1, -41" [picnic_impl.c:2059]   --->   Operation 180 'add' 'add_ln2059_2' <Predicate = (!icmp_ln2058)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln2059_2 = zext i7 %add_ln2059_2 to i17" [picnic_impl.c:2059]   --->   Operation 181 'zext' 'zext_ln2059_2' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (1.86ns)   --->   "%add_ln2059_1 = add i17 %add_ln2059, %zext_ln2059_2" [picnic_impl.c:2059]   --->   Operation 182 'add' 'add_ln2059_1' <Predicate = (!icmp_ln2058)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln2059_3 = zext i17 %add_ln2059_1 to i64" [picnic_impl.c:2059]   --->   Operation 183 'zext' 'zext_ln2059_3' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%sigBytes_addr_2 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2059_3" [picnic_impl.c:2059]   --->   Operation 184 'getelementptr' 'sigBytes_addr_2' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_13 : Operation 185 [2/2] (2.77ns)   --->   "%sigBytes_load_2 = load i8* %sigBytes_addr_2, align 1" [picnic_impl.c:2059]   --->   Operation 185 'load' 'sigBytes_load_2' <Predicate = (!icmp_ln2058)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>

State 14 <SV = 9> <Delay = 5.54>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str13) nounwind" [picnic_impl.c:2059]   --->   Operation 186 'specloopname' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str13)" [picnic_impl.c:2059]   --->   Operation 187 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1028) nounwind" [picnic_impl.c:2059]   --->   Operation 188 'specpipeline' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln2059_4 = zext i6 %loop_2 to i14" [picnic_impl.c:2059]   --->   Operation 189 'zext' 'zext_ln2059_4' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (1.79ns)   --->   "%add_ln2059_3 = add i14 %zext_ln2053_1, %zext_ln2059_4" [picnic_impl.c:2059]   --->   Operation 190 'add' 'add_ln2059_3' <Predicate = (!icmp_ln2058)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln2059_5 = zext i14 %add_ln2059_3 to i64" [picnic_impl.c:2059]   --->   Operation 191 'zext' 'zext_ln2059_5' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%sig_0_proofs_view3C_3 = getelementptr [7008 x i8]* %sig_0_proofs_view3C, i64 0, i64 %zext_ln2059_5" [picnic_impl.c:2059]   --->   Operation 192 'getelementptr' 'sig_0_proofs_view3C_3' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 193 [1/2] (2.77ns)   --->   "%sigBytes_load_2 = load i8* %sigBytes_addr_2, align 1" [picnic_impl.c:2059]   --->   Operation 193 'load' 'sigBytes_load_2' <Predicate = (!icmp_ln2058)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_14 : Operation 194 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_2, i8* %sig_0_proofs_view3C_3, align 1" [picnic_impl.c:2059]   --->   Operation 194 'store' <Predicate = (!icmp_ln2058)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%empty_267 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str13, i32 %tmp_3)" [picnic_impl.c:2059]   --->   Operation 195 'specregionend' 'empty_267' <Predicate = (!icmp_ln2058)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "br label %5" [picnic_impl.c:2058]   --->   Operation 196 'br' <Predicate = (!icmp_ln2058)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 1.35>
ST_15 : Operation 197 [1/1] (1.35ns)   --->   "br label %.preheader30" [picnic_impl.c:2071]   --->   Operation 197 'br' <Predicate = true> <Delay = 1.35>

State 16 <SV = 10> <Delay = 6.35>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%loop_3 = phi i7 [ %loop_30, %deserializeSignature_label3 ], [ 0, %.preheader30.preheader ]"   --->   Operation 198 'phi' 'loop_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (1.23ns)   --->   "%icmp_ln2071 = icmp eq i7 %loop_3, -53" [picnic_impl.c:2071]   --->   Operation 199 'icmp' 'icmp_ln2071' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%empty_268 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)"   --->   Operation 200 'speclooptripcount' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (1.66ns)   --->   "%loop_30 = add i7 %loop_3, 1" [picnic_impl.c:2071]   --->   Operation 201 'add' 'loop_30' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2071, label %.preheader9.preheader, label %deserializeSignature_label3" [picnic_impl.c:2071]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln2072 = zext i7 %loop_3 to i15" [picnic_impl.c:2072]   --->   Operation 203 'zext' 'zext_ln2072' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (1.82ns)   --->   "%add_ln2072 = add i15 %phi_mul, %zext_ln2072" [picnic_impl.c:2072]   --->   Operation 204 'add' 'add_ln2072' <Predicate = (!icmp_ln2071)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln2072_1 = zext i7 %loop_3 to i8" [picnic_impl.c:2072]   --->   Operation 205 'zext' 'zext_ln2072_1' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (1.71ns)   --->   "%add_ln2072_1 = add i8 %zext_ln2072_1, 119" [picnic_impl.c:2072]   --->   Operation 206 'add' 'add_ln2072_1' <Predicate = (!icmp_ln2071)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln2072_2 = zext i8 %add_ln2072_1 to i17" [picnic_impl.c:2072]   --->   Operation 207 'zext' 'zext_ln2072_2' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (1.86ns)   --->   "%add_ln2072_2 = add i17 %add_ln2059, %zext_ln2072_2" [picnic_impl.c:2072]   --->   Operation 208 'add' 'add_ln2072_2' <Predicate = (!icmp_ln2071)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln2072_3 = zext i17 %add_ln2072_2 to i64" [picnic_impl.c:2072]   --->   Operation 209 'zext' 'zext_ln2072_3' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%sigBytes_addr_3 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2072_3" [picnic_impl.c:2072]   --->   Operation 210 'getelementptr' 'sigBytes_addr_3' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_16 : Operation 211 [2/2] (2.77ns)   --->   "%sigBytes_load_3 = load i8* %sigBytes_addr_3, align 1" [picnic_impl.c:2072]   --->   Operation 211 'load' 'sigBytes_load_3' <Predicate = (!icmp_ln2071)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>

State 17 <SV = 11> <Delay = 5.54>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str14) nounwind" [picnic_impl.c:2072]   --->   Operation 212 'specloopname' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str14)" [picnic_impl.c:2072]   --->   Operation 213 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1028) nounwind" [picnic_impl.c:2072]   --->   Operation 214 'specpipeline' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln2072_4 = zext i15 %add_ln2072 to i64" [picnic_impl.c:2072]   --->   Operation 215 'zext' 'zext_ln2072_4' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%sig_0_proofs_commun_1 = getelementptr [16425 x i8]* %sig_0_proofs_commun, i64 0, i64 %zext_ln2072_4" [picnic_impl.c:2072]   --->   Operation 216 'getelementptr' 'sig_0_proofs_commun_1' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 217 [1/2] (2.77ns)   --->   "%sigBytes_load_3 = load i8* %sigBytes_addr_3, align 1" [picnic_impl.c:2072]   --->   Operation 217 'load' 'sigBytes_load_3' <Predicate = (!icmp_ln2071)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_17 : Operation 218 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_3, i8* %sig_0_proofs_commun_1, align 1" [picnic_impl.c:2072]   --->   Operation 218 'store' <Predicate = (!icmp_ln2071)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%empty_269 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str14, i32 %tmp_4)" [picnic_impl.c:2072]   --->   Operation 219 'specregionend' 'empty_269' <Predicate = (!icmp_ln2071)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "br label %.preheader30" [picnic_impl.c:2071]   --->   Operation 220 'br' <Predicate = (!icmp_ln2071)> <Delay = 0.00>

State 18 <SV = 11> <Delay = 1.35>
ST_18 : Operation 221 [1/1] (1.35ns)   --->   "br label %.preheader9" [picnic_impl.c:2076]   --->   Operation 221 'br' <Predicate = true> <Delay = 1.35>

State 19 <SV = 12> <Delay = 6.29>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%loop_4 = phi i5 [ %loop_31, %6 ], [ 0, %.preheader9.preheader ]"   --->   Operation 222 'phi' 'loop_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (1.21ns)   --->   "%icmp_ln2076 = icmp eq i5 %loop_4, -16" [picnic_impl.c:2076]   --->   Operation 223 'icmp' 'icmp_ln2076' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%empty_270 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 224 'speclooptripcount' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (1.54ns)   --->   "%loop_31 = add i5 %loop_4, 1" [picnic_impl.c:2076]   --->   Operation 225 'add' 'loop_31' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2076, label %.preheader8.preheader, label %6" [picnic_impl.c:2076]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln2077_1 = zext i5 %loop_4 to i7" [picnic_impl.c:2077]   --->   Operation 227 'zext' 'zext_ln2077_1' <Predicate = (!icmp_ln2076)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (1.66ns)   --->   "%add_ln2077_1 = add i7 %zext_ln2077_1, -62" [picnic_impl.c:2077]   --->   Operation 228 'add' 'add_ln2077_1' <Predicate = (!icmp_ln2076)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln2077 = sext i7 %add_ln2077_1 to i8" [picnic_impl.c:2077]   --->   Operation 229 'sext' 'sext_ln2077' <Predicate = (!icmp_ln2076)> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln2077_2 = zext i8 %sext_ln2077 to i17" [picnic_impl.c:2077]   --->   Operation 230 'zext' 'zext_ln2077_2' <Predicate = (!icmp_ln2076)> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (1.86ns)   --->   "%add_ln2077_2 = add i17 %add_ln2059, %zext_ln2077_2" [picnic_impl.c:2077]   --->   Operation 231 'add' 'add_ln2077_2' <Predicate = (!icmp_ln2076)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln2077_3 = zext i17 %add_ln2077_2 to i64" [picnic_impl.c:2077]   --->   Operation 232 'zext' 'zext_ln2077_3' <Predicate = (!icmp_ln2076)> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%sigBytes_addr_4 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2077_3" [picnic_impl.c:2077]   --->   Operation 233 'getelementptr' 'sigBytes_addr_4' <Predicate = (!icmp_ln2076)> <Delay = 0.00>
ST_19 : Operation 234 [2/2] (2.77ns)   --->   "%sigBytes_load_4 = load i8* %sigBytes_addr_4, align 1" [picnic_impl.c:2077]   --->   Operation 234 'load' 'sigBytes_load_4' <Predicate = (!icmp_ln2076)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_19 : Operation 235 [1/1] (1.35ns)   --->   "br label %.preheader8" [picnic_impl.c:2081]   --->   Operation 235 'br' <Predicate = (icmp_ln2076)> <Delay = 1.35>

State 20 <SV = 13> <Delay = 5.54>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str15) nounwind" [picnic_impl.c:2077]   --->   Operation 236 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln2077 = zext i5 %loop_4 to i13" [picnic_impl.c:2077]   --->   Operation 237 'zext' 'zext_ln2077' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 238 [1/1] (1.77ns)   --->   "%add_ln2077 = add i13 %zext_ln2059, %zext_ln2077" [picnic_impl.c:2077]   --->   Operation 238 'add' 'add_ln2077' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln2077_4 = zext i13 %add_ln2077 to i64" [picnic_impl.c:2077]   --->   Operation 239 'zext' 'zext_ln2077_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%sig_0_proofs_seed1_s = getelementptr [3504 x i8]* %sig_0_proofs_seed1, i64 0, i64 %zext_ln2077_4" [picnic_impl.c:2077]   --->   Operation 240 'getelementptr' 'sig_0_proofs_seed1_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 241 [1/2] (2.77ns)   --->   "%sigBytes_load_4 = load i8* %sigBytes_addr_4, align 1" [picnic_impl.c:2077]   --->   Operation 241 'load' 'sigBytes_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_20 : Operation 242 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_4, i8* %sig_0_proofs_seed1_s, align 1" [picnic_impl.c:2077]   --->   Operation 242 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "br label %.preheader9" [picnic_impl.c:2076]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 13> <Delay = 6.29>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%loop_5 = phi i5 [ %loop_32, %deserializeSignature_label6 ], [ 0, %.preheader8.preheader ]"   --->   Operation 244 'phi' 'loop_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (1.21ns)   --->   "%icmp_ln2081 = icmp eq i5 %loop_5, -16" [picnic_impl.c:2081]   --->   Operation 245 'icmp' 'icmp_ln2081' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%empty_271 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 246 'speclooptripcount' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (1.54ns)   --->   "%loop_32 = add i5 %loop_5, 1" [picnic_impl.c:2081]   --->   Operation 247 'add' 'loop_32' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2081, label %7, label %deserializeSignature_label6" [picnic_impl.c:2081]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln2082_1 = zext i5 %loop_5 to i7" [picnic_impl.c:2082]   --->   Operation 249 'zext' 'zext_ln2082_1' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_21 : Operation 250 [1/1] (1.66ns)   --->   "%add_ln2082_1 = add i7 %zext_ln2082_1, -46" [picnic_impl.c:2082]   --->   Operation 250 'add' 'add_ln2082_1' <Predicate = (!icmp_ln2081)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln2082 = sext i7 %add_ln2082_1 to i8" [picnic_impl.c:2082]   --->   Operation 251 'sext' 'sext_ln2082' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln2082_2 = zext i8 %sext_ln2082 to i17" [picnic_impl.c:2082]   --->   Operation 252 'zext' 'zext_ln2082_2' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (1.86ns)   --->   "%add_ln2082_2 = add i17 %add_ln2059, %zext_ln2082_2" [picnic_impl.c:2082]   --->   Operation 253 'add' 'add_ln2082_2' <Predicate = (!icmp_ln2081)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln2082_3 = zext i17 %add_ln2082_2 to i64" [picnic_impl.c:2082]   --->   Operation 254 'zext' 'zext_ln2082_3' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%sigBytes_addr_5 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2082_3" [picnic_impl.c:2082]   --->   Operation 255 'getelementptr' 'sigBytes_addr_5' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_21 : Operation 256 [2/2] (2.77ns)   --->   "%sigBytes_load_5 = load i8* %sigBytes_addr_5, align 1" [picnic_impl.c:2082]   --->   Operation 256 'load' 'sigBytes_load_5' <Predicate = (!icmp_ln2081)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>

State 22 <SV = 14> <Delay = 5.54>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str16) nounwind" [picnic_impl.c:2082]   --->   Operation 257 'specloopname' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str16)" [picnic_impl.c:2082]   --->   Operation 258 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1028) nounwind" [picnic_impl.c:2082]   --->   Operation 259 'specpipeline' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln2082 = zext i5 %loop_5 to i13" [picnic_impl.c:2082]   --->   Operation 260 'zext' 'zext_ln2082' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (1.77ns)   --->   "%add_ln2082 = add i13 %zext_ln2059, %zext_ln2082" [picnic_impl.c:2082]   --->   Operation 261 'add' 'add_ln2082' <Predicate = (!icmp_ln2081)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln2082_4 = zext i13 %add_ln2082 to i64" [picnic_impl.c:2082]   --->   Operation 262 'zext' 'zext_ln2082_4' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%sig_0_proofs_seed2_s = getelementptr [3504 x i8]* %sig_0_proofs_seed2, i64 0, i64 %zext_ln2082_4" [picnic_impl.c:2082]   --->   Operation 263 'getelementptr' 'sig_0_proofs_seed2_s' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 264 [1/2] (2.77ns)   --->   "%sigBytes_load_5 = load i8* %sigBytes_addr_5, align 1" [picnic_impl.c:2082]   --->   Operation 264 'load' 'sigBytes_load_5' <Predicate = (!icmp_ln2081)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_22 : Operation 265 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_5, i8* %sig_0_proofs_seed2_s, align 1" [picnic_impl.c:2082]   --->   Operation 265 'store' <Predicate = (!icmp_ln2081)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%empty_272 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str16, i32 %tmp_5)" [picnic_impl.c:2082]   --->   Operation 266 'specregionend' 'empty_272' <Predicate = (!icmp_ln2081)> <Delay = 0.00>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "br label %.preheader8" [picnic_impl.c:2081]   --->   Operation 267 'br' <Predicate = (!icmp_ln2081)> <Delay = 0.00>

State 23 <SV = 14> <Delay = 3.34>
ST_23 : Operation 268 [1/1] (1.20ns)   --->   "%add_ln2085 = add i3 %zext_ln386, -1" [picnic_impl.c:2085]   --->   Operation 268 'add' 'add_ln2085' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln2085, i32 1, i32 2)" [picnic_impl.c:2085]   --->   Operation 269 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.79ns)   --->   "%icmp_ln2085 = icmp eq i2 %tmp, 0" [picnic_impl.c:2085]   --->   Operation 270 'icmp' 'icmp_ln2085' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 271 [1/1] (1.35ns)   --->   "br i1 %icmp_ln2085, label %.preheader.preheader, label %deserializeSignature_label7_end" [picnic_impl.c:2085]   --->   Operation 271 'br' <Predicate = true> <Delay = 1.35>
ST_23 : Operation 272 [1/1] (1.84ns)   --->   "%add_ln2088 = add i16 %p_01_rec, 226" [picnic_impl.c:2088]   --->   Operation 272 'add' 'add_ln2088' <Predicate = (icmp_ln2085)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 273 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:2087]   --->   Operation 273 'br' <Predicate = (icmp_ln2085)> <Delay = 1.35>

State 24 <SV = 15> <Delay = 6.47>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%loop_6 = phi i5 [ %loop_33, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 274 'phi' 'loop_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_6, i32 4)" [picnic_impl.c:2087]   --->   Operation 275 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%empty_273 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 276 'speclooptripcount' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %tmp_47, label %deserializeSignature_label7_end.loopexit, label %8" [picnic_impl.c:2087]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln2088 = zext i5 %loop_6 to i16" [picnic_impl.c:2088]   --->   Operation 278 'zext' 'zext_ln2088' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 279 [1/1] (1.84ns)   --->   "%add_ln2088_1 = add i16 %zext_ln2088, %add_ln2088" [picnic_impl.c:2088]   --->   Operation 279 'add' 'add_ln2088_1' <Predicate = (!tmp_47)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln2088_1 = zext i16 %add_ln2088_1 to i17" [picnic_impl.c:2088]   --->   Operation 280 'zext' 'zext_ln2088_1' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 281 [1/1] (1.86ns)   --->   "%add_ln2088_2 = add i17 %trunc_ln54, %zext_ln2088_1" [picnic_impl.c:2088]   --->   Operation 281 'add' 'add_ln2088_2' <Predicate = (!tmp_47)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln2088_2 = zext i17 %add_ln2088_2 to i64" [picnic_impl.c:2088]   --->   Operation 282 'zext' 'zext_ln2088_2' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%sigBytes_addr_6 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2088_2" [picnic_impl.c:2088]   --->   Operation 283 'getelementptr' 'sigBytes_addr_6' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 284 [2/2] (2.77ns)   --->   "%sigBytes_load_6 = load i8* %sigBytes_addr_6, align 1" [picnic_impl.c:2088]   --->   Operation 284 'load' 'sigBytes_load_6' <Predicate = (!tmp_47)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln2087 = trunc i5 %loop_6 to i4" [picnic_impl.c:2087]   --->   Operation 285 'trunc' 'trunc_ln2087' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_3)   --->   "%or_ln2088 = or i4 %trunc_ln2087, 1" [picnic_impl.c:2088]   --->   Operation 286 'or' 'or_ln2088' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_3)   --->   "%zext_ln2088_3 = zext i4 %or_ln2088 to i16" [picnic_impl.c:2088]   --->   Operation 287 'zext' 'zext_ln2088_3' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 288 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2088_3 = add i16 %zext_ln2088_3, %add_ln2088" [picnic_impl.c:2088]   --->   Operation 288 'add' 'add_ln2088_3' <Predicate = (!tmp_47)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln2088_4 = zext i16 %add_ln2088_3 to i17" [picnic_impl.c:2088]   --->   Operation 289 'zext' 'zext_ln2088_4' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 290 [1/1] (1.86ns)   --->   "%add_ln2088_4 = add i17 %trunc_ln54, %zext_ln2088_4" [picnic_impl.c:2088]   --->   Operation 290 'add' 'add_ln2088_4' <Predicate = (!tmp_47)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln2088_5 = zext i17 %add_ln2088_4 to i64" [picnic_impl.c:2088]   --->   Operation 291 'zext' 'zext_ln2088_5' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 292 [1/1] (0.00ns)   --->   "%sigBytes_addr_7 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2088_5" [picnic_impl.c:2088]   --->   Operation 292 'getelementptr' 'sigBytes_addr_7' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 293 [2/2] (2.77ns)   --->   "%sigBytes_load_7 = load i8* %sigBytes_addr_7, align 1" [picnic_impl.c:2088]   --->   Operation 293 'load' 'sigBytes_load_7' <Predicate = (!tmp_47)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_24 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_5)   --->   "%or_ln2088_1 = or i4 %trunc_ln2087, 2" [picnic_impl.c:2088]   --->   Operation 294 'or' 'or_ln2088_1' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_5)   --->   "%zext_ln2088_6 = zext i4 %or_ln2088_1 to i16" [picnic_impl.c:2088]   --->   Operation 295 'zext' 'zext_ln2088_6' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 296 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2088_5 = add i16 %zext_ln2088_6, %add_ln2088" [picnic_impl.c:2088]   --->   Operation 296 'add' 'add_ln2088_5' <Predicate = (!tmp_47)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln2088_7 = zext i16 %add_ln2088_5 to i17" [picnic_impl.c:2088]   --->   Operation 297 'zext' 'zext_ln2088_7' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 298 [1/1] (1.86ns)   --->   "%add_ln2088_6 = add i17 %trunc_ln54, %zext_ln2088_7" [picnic_impl.c:2088]   --->   Operation 298 'add' 'add_ln2088_6' <Predicate = (!tmp_47)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_7)   --->   "%or_ln2088_2 = or i4 %trunc_ln2087, 3" [picnic_impl.c:2088]   --->   Operation 299 'or' 'or_ln2088_2' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088_7)   --->   "%zext_ln2088_9 = zext i4 %or_ln2088_2 to i16" [picnic_impl.c:2088]   --->   Operation 300 'zext' 'zext_ln2088_9' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2088_7 = add i16 %zext_ln2088_9, %add_ln2088" [picnic_impl.c:2088]   --->   Operation 301 'add' 'add_ln2088_7' <Predicate = (!tmp_47)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln2088_10 = zext i16 %add_ln2088_7 to i17" [picnic_impl.c:2088]   --->   Operation 302 'zext' 'zext_ln2088_10' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (1.86ns)   --->   "%add_ln2088_8 = add i17 %trunc_ln54, %zext_ln2088_10" [picnic_impl.c:2088]   --->   Operation 303 'add' 'add_ln2088_8' <Predicate = (!tmp_47)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln2088_4 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_6, i32 2, i32 3)" [picnic_impl.c:2088]   --->   Operation 304 'partselect' 'trunc_ln2088_4' <Predicate = (!tmp_47)> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (1.54ns)   --->   "%loop_33 = add i5 4, %loop_6" [picnic_impl.c:2087]   --->   Operation 305 'add' 'loop_33' <Predicate = (!tmp_47)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (1.35ns)   --->   "br label %deserializeSignature_label7_end"   --->   Operation 306 'br' <Predicate = (tmp_47)> <Delay = 1.35>

State 25 <SV = 16> <Delay = 2.77>
ST_25 : Operation 307 [1/2] (2.77ns)   --->   "%sigBytes_load_6 = load i8* %sigBytes_addr_6, align 1" [picnic_impl.c:2088]   --->   Operation 307 'load' 'sigBytes_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_25 : Operation 308 [1/2] (2.77ns)   --->   "%sigBytes_load_7 = load i8* %sigBytes_addr_7, align 1" [picnic_impl.c:2088]   --->   Operation 308 'load' 'sigBytes_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln2088_8 = zext i17 %add_ln2088_6 to i64" [picnic_impl.c:2088]   --->   Operation 309 'zext' 'zext_ln2088_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%sigBytes_addr_8 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2088_8" [picnic_impl.c:2088]   --->   Operation 310 'getelementptr' 'sigBytes_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [2/2] (2.77ns)   --->   "%sigBytes_load_8 = load i8* %sigBytes_addr_8, align 1" [picnic_impl.c:2088]   --->   Operation 311 'load' 'sigBytes_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln2088_11 = zext i17 %add_ln2088_8 to i64" [picnic_impl.c:2088]   --->   Operation 312 'zext' 'zext_ln2088_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%sigBytes_addr_9 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2088_11" [picnic_impl.c:2088]   --->   Operation 313 'getelementptr' 'sigBytes_addr_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [2/2] (2.77ns)   --->   "%sigBytes_load_9 = load i8* %sigBytes_addr_9, align 1" [picnic_impl.c:2088]   --->   Operation 314 'load' 'sigBytes_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>

State 26 <SV = 17> <Delay = 5.54>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str17) nounwind" [picnic_impl.c:2088]   --->   Operation 315 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 316 [1/2] (2.77ns)   --->   "%sigBytes_load_8 = load i8* %sigBytes_addr_8, align 1" [picnic_impl.c:2088]   --->   Operation 316 'load' 'sigBytes_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_26 : Operation 317 [1/2] (2.77ns)   --->   "%sigBytes_load_9 = load i8* %sigBytes_addr_9, align 1" [picnic_impl.c:2088]   --->   Operation 317 'load' 'sigBytes_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln2088_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sigBytes_load_9, i8 %sigBytes_load_8, i8 %sigBytes_load_7, i8 %sigBytes_load_6)" [picnic_impl.c:2088]   --->   Operation 318 'bitconcatenate' 'or_ln2088_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_23 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %round_assign_2, i2 %trunc_ln2088_4)" [picnic_impl.c:2088]   --->   Operation 319 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln2088_12 = zext i10 %tmp_23 to i64" [picnic_impl.c:2088]   --->   Operation 320 'zext' 'zext_ln2088_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%sig_0_proofs_inputS_1 = getelementptr [876 x i32]* %sig_0_proofs_inputS, i64 0, i64 %zext_ln2088_12" [picnic_impl.c:2088]   --->   Operation 321 'getelementptr' 'sig_0_proofs_inputS_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (2.77ns)   --->   "store i32 %or_ln2088_5, i32* %sig_0_proofs_inputS_1, align 4" [picnic_impl.c:2088]   --->   Operation 322 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 876> <RAM>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:2087]   --->   Operation 323 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 16> <Delay = 1.84>
ST_27 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln2089)   --->   "%p_sum5_pn = phi i8 [ -117, %7 ], [ -101, %deserializeSignature_label7_end.loopexit ]"   --->   Operation 324 'phi' 'p_sum5_pn' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln2089)   --->   "%zext_ln2089 = zext i8 %p_sum5_pn to i16" [picnic_impl.c:2089]   --->   Operation 325 'zext' 'zext_ln2089' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 326 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2089 = add i16 %zext_ln2089, %p_01_rec" [picnic_impl.c:2089]   --->   Operation 326 'add' 'add_ln2089' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 327 [1/1] (0.00ns)   --->   "%empty_274 = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str12, i32 %tmp_s)" [picnic_impl.c:2092]   --->   Operation 327 'specregionend' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 328 [1/1] (0.00ns)   --->   "br label %.preheader31" [picnic_impl.c:2053]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 7> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %0 ], [ true, %computeInputShareSize.exit_ifconv ], [ false, %.loopexit.loopexit ], [ true, %.loopexit.loopexit12 ]"   --->   Operation 329 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "ret i1 %p_0" [picnic_impl.c:2095]   --->   Operation 330 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sig_0_proofs_seed1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_seed2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_inputS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_commun]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_view3C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_challengeBits]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sig_0_salt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sigBytes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sigBytes_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigBytesLen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params_UnruhGWithout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params_transform_rea]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
params_transform_rea_1 (read             ) [ 00111000000000000000000000000]
params_UnruhGWithout_1 (read             ) [ 00110000000000000000000000000]
sigBytesLen_read       (read             ) [ 00000000000000000000000000000]
sigBytes_offset_read   (read             ) [ 00000000000000000000000000000]
sigBytesLen_cast1      (zext             ) [ 00111000000000000000000000000]
icmp_ln1969            (icmp             ) [ 01000000000000000000000000000]
br_ln1969              (br               ) [ 01111111111111111111111111111]
trunc_ln54             (trunc            ) [ 00111111111111111111111111110]
br_ln1940              (br               ) [ 01110000000000000000000000000]
inputShareSize         (phi              ) [ 00110000000000000000000000000]
round_assign           (phi              ) [ 00100000000000000000000000000]
icmp_ln1940            (icmp             ) [ 00110000000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000]
i_10                   (add              ) [ 01110000000000000000000000000]
br_ln1940              (br               ) [ 00000000000000000000000000000]
trunc_ln386            (trunc            ) [ 00010000000000000000000000000]
trunc_ln               (partselect       ) [ 00000000000000000000000000000]
zext_ln54              (zext             ) [ 00000000000000000000000000000]
add_ln54               (add              ) [ 00000000000000000000000000000]
zext_ln54_13           (zext             ) [ 00000000000000000000000000000]
sigBytes_addr_10       (getelementptr    ) [ 00010000000000000000000000000]
bytesExpected          (add              ) [ 00001000000000000000000000000]
zext_ln1978_1          (zext             ) [ 00000000000000000000000000000]
mul_ln1978             (mul              ) [ 00001000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000000000000000000000]
sigBytes_load_10       (load             ) [ 00000000000000000000000000000]
xor_ln54               (xor              ) [ 00000000000000000000000000000]
zext_ln54_15           (zext             ) [ 00000000000000000000000000000]
lshr_ln54              (lshr             ) [ 00000000000000000000000000000]
trunc_ln386_3          (trunc            ) [ 00000000000000000000000000000]
xor_ln54_2             (xor              ) [ 00000000000000000000000000000]
zext_ln54_16           (zext             ) [ 00000000000000000000000000000]
lshr_ln54_8            (lshr             ) [ 00000000000000000000000000000]
trunc_ln54_9           (trunc            ) [ 00000000000000000000000000000]
challenge              (bitconcatenate   ) [ 00000000000000000000000000000]
icmp_ln1942            (icmp             ) [ 00000000000000000000000000000]
icmp_ln1942_1          (icmp             ) [ 00000000000000000000000000000]
or_ln1942              (or               ) [ 00000000000000000000000000000]
inputShareSize_1       (add              ) [ 00000000000000000000000000000]
inputShareSize_2       (select           ) [ 01110000000000000000000000000]
br_ln1940              (br               ) [ 01110000000000000000000000000]
trunc_ln1977           (trunc            ) [ 00000000000000000000000000000]
zext_ln1978            (zext             ) [ 00000000000000000000000000000]
bytesExpected_1        (add              ) [ 00000000000000000000000000000]
bytesExpected_2        (select           ) [ 00000000000000000000000000000]
icmp_ln1980            (icmp             ) [ 00001000000000000000000000000]
br_ln1980              (br               ) [ 01001111111111111111111111111]
br_ln0                 (br               ) [ 00001110000000000000000000000]
loop_0                 (phi              ) [ 00000110000000000000000000000]
empty_262              (speclooptripcount) [ 00000000000000000000000000000]
icmp_ln2040            (icmp             ) [ 00000110000000000000000000000]
loop                   (add              ) [ 00001110000000000000000000000]
br_ln2040              (br               ) [ 00000000000000000000000000000]
zext_ln2041_1          (zext             ) [ 00000000000000000000000000000]
add_ln2041             (add              ) [ 00000000000000000000000000000]
zext_ln2041_2          (zext             ) [ 00000000000000000000000000000]
sigBytes_addr          (getelementptr    ) [ 00000010000000000000000000000]
br_ln1951              (br               ) [ 00000111100000000000000000000]
specloopname_ln2041    (specloopname     ) [ 00000000000000000000000000000]
zext_ln2041            (zext             ) [ 00000000000000000000000000000]
sigBytes_load          (load             ) [ 00000000000000000000000000000]
sig_0_challengeBits_6  (getelementptr    ) [ 00000000000000000000000000000]
store_ln2041           (store            ) [ 00000000000000000000000000000]
br_ln2040              (br               ) [ 00001110000000000000000000000]
round_assign_1         (phi              ) [ 00000001000000000000000000000]
icmp_ln1951            (icmp             ) [ 00000001100000000000000000000]
empty_263              (speclooptripcount) [ 00000000000000000000000000000]
i_11                   (add              ) [ 00000101100000000000000000000]
br_ln1951              (br               ) [ 00000000000000000000000000000]
trunc_ln386_4          (trunc            ) [ 00000000100000000000000000000]
trunc_ln54_6           (partselect       ) [ 00000000000000000000000000000]
zext_ln54_12           (zext             ) [ 00000000000000000000000000000]
sig_0_challengeBits_7  (getelementptr    ) [ 00000000100000000000000000000]
br_ln2049              (br               ) [ 00000001111000000000000000000]
bitNumber_assign       (bitconcatenate   ) [ 00000000000000000000000000000]
sig_0_challengeBits_8  (load             ) [ 00000000000000000000000000000]
xor_ln54_3             (xor              ) [ 00000000000000000000000000000]
zext_ln54_17           (zext             ) [ 00000000000000000000000000000]
lshr_ln54_9            (lshr             ) [ 00000000000000000000000000000]
trunc_ln386_5          (trunc            ) [ 00000000000000000000000000000]
xor_ln54_4             (xor              ) [ 00000000000000000000000000000]
zext_ln54_18           (zext             ) [ 00000000000000000000000000000]
lshr_ln54_10           (lshr             ) [ 00000000000000000000000000000]
trunc_ln54_10          (trunc            ) [ 00000000000000000000000000000]
challenge_1            (bitconcatenate   ) [ 00000000000000000000000000000]
icmp_ln1953            (icmp             ) [ 00000001100000000000000000000]
br_ln1953              (br               ) [ 00000101100000000000000000000]
br_ln0                 (br               ) [ 01001001111111111111111111111]
loop_1                 (phi              ) [ 00000000011000000000000000000]
icmp_ln2049            (icmp             ) [ 00000000011000000000000000000]
empty_264              (speclooptripcount) [ 00000000000000000000000000000]
loop_28                (add              ) [ 00000001011000000000000000000]
br_ln2049              (br               ) [ 00000000000000000000000000000]
zext_ln2050_1          (zext             ) [ 00000000000000000000000000000]
add_ln2050             (add              ) [ 00000000000000000000000000000]
zext_ln2050_2          (zext             ) [ 00000000000000000000000000000]
add_ln2050_1           (add              ) [ 00000000000000000000000000000]
zext_ln2050_3          (zext             ) [ 00000000000000000000000000000]
sigBytes_addr_1        (getelementptr    ) [ 00000000001000000000000000000]
br_ln2053              (br               ) [ 00000000011111111111111111110]
specloopname_ln2050    (specloopname     ) [ 00000000000000000000000000000]
zext_ln2050            (zext             ) [ 00000000000000000000000000000]
sigBytes_load_1        (load             ) [ 00000000000000000000000000000]
sig_0_salt_addr        (getelementptr    ) [ 00000000000000000000000000000]
store_ln2050           (store            ) [ 00000000000000000000000000000]
br_ln2049              (br               ) [ 00000001011000000000000000000]
p_01_rec               (phi              ) [ 00000000000111111111111111110]
round_assign_2         (phi              ) [ 00000000000111111111111111100]
phi_mul                (phi              ) [ 00000000000111111100000000000]
add_ln2053             (add              ) [ 00000000010111111111111111110]
icmp_ln2053            (icmp             ) [ 00000000000111111111111111110]
empty_265              (speclooptripcount) [ 00000000000000000000000000000]
i                      (add              ) [ 00000000010111111111111111110]
br_ln2053              (br               ) [ 00000000000000000000000000000]
trunc_ln54_8           (partselect       ) [ 00000000000000000000000000000]
zext_ln54_14           (zext             ) [ 00000000000000000000000000000]
sig_0_challengeBits_9  (getelementptr    ) [ 00000000000010000000000000000]
br_ln0                 (br               ) [ 01001000100111111111111111111]
zext_ln2053            (zext             ) [ 00000000000000000000000000000]
tmp_21                 (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln2059            (zext             ) [ 00000000000001111111111000000]
tmp_22                 (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln2053_1          (zext             ) [ 00000000000001100000000000000]
specloopname_ln2053    (specloopname     ) [ 00000000000000000000000000000]
tmp_s                  (specregionbegin  ) [ 00000000000001111111111111110]
trunc_ln386_6          (trunc            ) [ 00000000000000000000000000000]
bitNumber_assign_3     (bitconcatenate   ) [ 00000000000000000000000000000]
sig_0_challengeBits_10 (load             ) [ 00000000000000000000000000000]
xor_ln54_5             (xor              ) [ 00000000000000000000000000000]
zext_ln54_19           (zext             ) [ 00000000000000000000000000000]
lshr_ln54_11           (lshr             ) [ 00000000000000000000000000000]
trunc_ln386_7          (trunc            ) [ 00000000000000000000000000000]
xor_ln54_6             (xor              ) [ 00000000000000000000000000000]
zext_ln54_20           (zext             ) [ 00000000000000000000000000000]
lshr_ln54_12           (lshr             ) [ 00000000000000000000000000000]
trunc_ln54_11          (trunc            ) [ 00000000000000000000000000000]
challenge_2            (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln386             (zext             ) [ 00000000000001111111111100000]
add_ln2059             (add              ) [ 00000000000001111111111000000]
br_ln2058              (br               ) [ 00000000000111111111111111110]
loop_2                 (phi              ) [ 00000000000001100000000000000]
icmp_ln2058            (icmp             ) [ 00000000000111111111111111110]
empty_266              (speclooptripcount) [ 00000000000000000000000000000]
loop_29                (add              ) [ 00000000000111111111111111110]
br_ln2058              (br               ) [ 00000000000000000000000000000]
zext_ln2059_1          (zext             ) [ 00000000000000000000000000000]
add_ln2059_2           (add              ) [ 00000000000000000000000000000]
zext_ln2059_2          (zext             ) [ 00000000000000000000000000000]
add_ln2059_1           (add              ) [ 00000000000000000000000000000]
zext_ln2059_3          (zext             ) [ 00000000000000000000000000000]
sigBytes_addr_2        (getelementptr    ) [ 00000000000001100000000000000]
specloopname_ln2059    (specloopname     ) [ 00000000000000000000000000000]
tmp_3                  (specregionbegin  ) [ 00000000000000000000000000000]
specpipeline_ln2059    (specpipeline     ) [ 00000000000000000000000000000]
zext_ln2059_4          (zext             ) [ 00000000000000000000000000000]
add_ln2059_3           (add              ) [ 00000000000000000000000000000]
zext_ln2059_5          (zext             ) [ 00000000000000000000000000000]
sig_0_proofs_view3C_3  (getelementptr    ) [ 00000000000000000000000000000]
sigBytes_load_2        (load             ) [ 00000000000000000000000000000]
store_ln2059           (store            ) [ 00000000000000000000000000000]
empty_267              (specregionend    ) [ 00000000000000000000000000000]
br_ln2058              (br               ) [ 00000000000111111111111111110]
br_ln2071              (br               ) [ 00000000000111111111111111110]
loop_3                 (phi              ) [ 00000000000000001000000000000]
icmp_ln2071            (icmp             ) [ 00000000000111111111111111110]
empty_268              (speclooptripcount) [ 00000000000000000000000000000]
loop_30                (add              ) [ 00000000000111111111111111110]
br_ln2071              (br               ) [ 00000000000000000000000000000]
zext_ln2072            (zext             ) [ 00000000000000000000000000000]
add_ln2072             (add              ) [ 00000000000000001100000000000]
zext_ln2072_1          (zext             ) [ 00000000000000000000000000000]
add_ln2072_1           (add              ) [ 00000000000000000000000000000]
zext_ln2072_2          (zext             ) [ 00000000000000000000000000000]
add_ln2072_2           (add              ) [ 00000000000000000000000000000]
zext_ln2072_3          (zext             ) [ 00000000000000000000000000000]
sigBytes_addr_3        (getelementptr    ) [ 00000000000000001100000000000]
specloopname_ln2072    (specloopname     ) [ 00000000000000000000000000000]
tmp_4                  (specregionbegin  ) [ 00000000000000000000000000000]
specpipeline_ln2072    (specpipeline     ) [ 00000000000000000000000000000]
zext_ln2072_4          (zext             ) [ 00000000000000000000000000000]
sig_0_proofs_commun_1  (getelementptr    ) [ 00000000000000000000000000000]
sigBytes_load_3        (load             ) [ 00000000000000000000000000000]
store_ln2072           (store            ) [ 00000000000000000000000000000]
empty_269              (specregionend    ) [ 00000000000000000000000000000]
br_ln2071              (br               ) [ 00000000000111111111111111110]
br_ln2076              (br               ) [ 00000000000111111111111111110]
loop_4                 (phi              ) [ 00000000000000000001100000000]
icmp_ln2076            (icmp             ) [ 00000000000111111111111111110]
empty_270              (speclooptripcount) [ 00000000000000000000000000000]
loop_31                (add              ) [ 00000000000111111111111111110]
br_ln2076              (br               ) [ 00000000000000000000000000000]
zext_ln2077_1          (zext             ) [ 00000000000000000000000000000]
add_ln2077_1           (add              ) [ 00000000000000000000000000000]
sext_ln2077            (sext             ) [ 00000000000000000000000000000]
zext_ln2077_2          (zext             ) [ 00000000000000000000000000000]
add_ln2077_2           (add              ) [ 00000000000000000000000000000]
zext_ln2077_3          (zext             ) [ 00000000000000000000000000000]
sigBytes_addr_4        (getelementptr    ) [ 00000000000000000000100000000]
br_ln2081              (br               ) [ 00000000000111111111111111110]
specloopname_ln2077    (specloopname     ) [ 00000000000000000000000000000]
zext_ln2077            (zext             ) [ 00000000000000000000000000000]
add_ln2077             (add              ) [ 00000000000000000000000000000]
zext_ln2077_4          (zext             ) [ 00000000000000000000000000000]
sig_0_proofs_seed1_s   (getelementptr    ) [ 00000000000000000000000000000]
sigBytes_load_4        (load             ) [ 00000000000000000000000000000]
store_ln2077           (store            ) [ 00000000000000000000000000000]
br_ln2076              (br               ) [ 00000000000111111111111111110]
loop_5                 (phi              ) [ 00000000000000000000011000000]
icmp_ln2081            (icmp             ) [ 00000000000111111111111111110]
empty_271              (speclooptripcount) [ 00000000000000000000000000000]
loop_32                (add              ) [ 00000000000111111111111111110]
br_ln2081              (br               ) [ 00000000000000000000000000000]
zext_ln2082_1          (zext             ) [ 00000000000000000000000000000]
add_ln2082_1           (add              ) [ 00000000000000000000000000000]
sext_ln2082            (sext             ) [ 00000000000000000000000000000]
zext_ln2082_2          (zext             ) [ 00000000000000000000000000000]
add_ln2082_2           (add              ) [ 00000000000000000000000000000]
zext_ln2082_3          (zext             ) [ 00000000000000000000000000000]
sigBytes_addr_5        (getelementptr    ) [ 00000000000000000000011000000]
specloopname_ln2082    (specloopname     ) [ 00000000000000000000000000000]
tmp_5                  (specregionbegin  ) [ 00000000000000000000000000000]
specpipeline_ln2082    (specpipeline     ) [ 00000000000000000000000000000]
zext_ln2082            (zext             ) [ 00000000000000000000000000000]
add_ln2082             (add              ) [ 00000000000000000000000000000]
zext_ln2082_4          (zext             ) [ 00000000000000000000000000000]
sig_0_proofs_seed2_s   (getelementptr    ) [ 00000000000000000000000000000]
sigBytes_load_5        (load             ) [ 00000000000000000000000000000]
store_ln2082           (store            ) [ 00000000000000000000000000000]
empty_272              (specregionend    ) [ 00000000000000000000000000000]
br_ln2081              (br               ) [ 00000000000111111111111111110]
add_ln2085             (add              ) [ 00000000000000000000000000000]
tmp                    (partselect       ) [ 00000000000000000000000000000]
icmp_ln2085            (icmp             ) [ 00000000000111111111111111110]
br_ln2085              (br               ) [ 00000000000111111111111111110]
add_ln2088             (add              ) [ 00000000000000000000000011100]
br_ln2087              (br               ) [ 00000000000111111111111111110]
loop_6                 (phi              ) [ 00000000000000000000000010000]
tmp_47                 (bitselect        ) [ 00000000000111111111111111110]
empty_273              (speclooptripcount) [ 00000000000000000000000000000]
br_ln2087              (br               ) [ 00000000000000000000000000000]
zext_ln2088            (zext             ) [ 00000000000000000000000000000]
add_ln2088_1           (add              ) [ 00000000000000000000000000000]
zext_ln2088_1          (zext             ) [ 00000000000000000000000000000]
add_ln2088_2           (add              ) [ 00000000000000000000000000000]
zext_ln2088_2          (zext             ) [ 00000000000000000000000000000]
sigBytes_addr_6        (getelementptr    ) [ 00000000000000000000000001000]
trunc_ln2087           (trunc            ) [ 00000000000000000000000000000]
or_ln2088              (or               ) [ 00000000000000000000000000000]
zext_ln2088_3          (zext             ) [ 00000000000000000000000000000]
add_ln2088_3           (add              ) [ 00000000000000000000000000000]
zext_ln2088_4          (zext             ) [ 00000000000000000000000000000]
add_ln2088_4           (add              ) [ 00000000000000000000000000000]
zext_ln2088_5          (zext             ) [ 00000000000000000000000000000]
sigBytes_addr_7        (getelementptr    ) [ 00000000000000000000000001000]
or_ln2088_1            (or               ) [ 00000000000000000000000000000]
zext_ln2088_6          (zext             ) [ 00000000000000000000000000000]
add_ln2088_5           (add              ) [ 00000000000000000000000000000]
zext_ln2088_7          (zext             ) [ 00000000000000000000000000000]
add_ln2088_6           (add              ) [ 00000000000000000000000001000]
or_ln2088_2            (or               ) [ 00000000000000000000000000000]
zext_ln2088_9          (zext             ) [ 00000000000000000000000000000]
add_ln2088_7           (add              ) [ 00000000000000000000000000000]
zext_ln2088_10         (zext             ) [ 00000000000000000000000000000]
add_ln2088_8           (add              ) [ 00000000000000000000000001000]
trunc_ln2088_4         (partselect       ) [ 00000000000000000000000001100]
loop_33                (add              ) [ 00000000000111111111111111110]
br_ln0                 (br               ) [ 00000000000111111111111111110]
sigBytes_load_6        (load             ) [ 00000000000000000000000000100]
sigBytes_load_7        (load             ) [ 00000000000000000000000000100]
zext_ln2088_8          (zext             ) [ 00000000000000000000000000000]
sigBytes_addr_8        (getelementptr    ) [ 00000000000000000000000000100]
zext_ln2088_11         (zext             ) [ 00000000000000000000000000000]
sigBytes_addr_9        (getelementptr    ) [ 00000000000000000000000000100]
specloopname_ln2088    (specloopname     ) [ 00000000000000000000000000000]
sigBytes_load_8        (load             ) [ 00000000000000000000000000000]
sigBytes_load_9        (load             ) [ 00000000000000000000000000000]
or_ln2088_5            (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_23                 (bitconcatenate   ) [ 00000000000000000000000000000]
zext_ln2088_12         (zext             ) [ 00000000000000000000000000000]
sig_0_proofs_inputS_1  (getelementptr    ) [ 00000000000000000000000000000]
store_ln2088           (store            ) [ 00000000000000000000000000000]
br_ln2087              (br               ) [ 00000000000111111111111111110]
p_sum5_pn              (phi              ) [ 00000000000000000000000000010]
zext_ln2089            (zext             ) [ 00000000000000000000000000000]
add_ln2089             (add              ) [ 00000000010111111111111111110]
empty_274              (specregionend    ) [ 00000000000000000000000000000]
br_ln2053              (br               ) [ 00000000010111111111111111110]
p_0                    (phi              ) [ 00000000000000000000000000001]
ret_ln2095             (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sig_0_proofs_seed1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_seed1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sig_0_proofs_seed2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_seed2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sig_0_proofs_inputS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_inputS"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sig_0_proofs_commun">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_commun"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sig_0_proofs_view3C">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_view3C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sig_0_challengeBits">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_challengeBits"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sig_0_salt">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_salt"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sigBytes">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigBytes"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sigBytes_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigBytes_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sigBytesLen">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigBytesLen"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="params_UnruhGWithout">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_UnruhGWithout"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="params_transform_rea">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_transform_rea"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str927"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1129"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1028"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1004" name="params_transform_rea_1_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="2" slack="0"/>
<pin id="195" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params_transform_rea_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="params_UnruhGWithout_1_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params_UnruhGWithout_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sigBytesLen_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigBytesLen_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sigBytes_offset_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigBytes_offset_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sigBytes_addr_10_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="17" slack="0"/>
<pin id="220" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_10/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="0"/>
<pin id="392" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="393" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="394" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
<pin id="395" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigBytes_load_10/2 sigBytes_load/5 sigBytes_load_1/9 sigBytes_load_2/13 sigBytes_load_3/16 sigBytes_load_4/19 sigBytes_load_5/21 sigBytes_load_6/24 sigBytes_load_7/24 sigBytes_load_8/25 sigBytes_load_9/25 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sigBytes_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="17" slack="0"/>
<pin id="233" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sig_0_challengeBits_6_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_challengeBits_6/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln2041/6 sig_0_challengeBits_8/7 sig_0_challengeBits_10/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sig_0_challengeBits_7_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_challengeBits_7/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sigBytes_addr_1_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="17" slack="0"/>
<pin id="263" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_1/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sig_0_salt_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_salt_addr/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln2050_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2050/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sig_0_challengeBits_9_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="0"/>
<pin id="285" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_challengeBits_9/11 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sigBytes_addr_2_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="17" slack="0"/>
<pin id="293" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_2/13 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sig_0_proofs_view3C_3_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="14" slack="0"/>
<pin id="301" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_view3C_3/14 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln2059_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="13" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2059/14 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sigBytes_addr_3_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="17" slack="0"/>
<pin id="315" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_3/16 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sig_0_proofs_commun_1_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="15" slack="0"/>
<pin id="323" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_commun_1/17 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln2072_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2072/17 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sigBytes_addr_4_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="17" slack="0"/>
<pin id="337" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_4/19 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sig_0_proofs_seed1_s_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="13" slack="0"/>
<pin id="345" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_seed1_s/20 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln2077_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2077/20 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sigBytes_addr_5_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="17" slack="0"/>
<pin id="359" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_5/21 "/>
</bind>
</comp>

<comp id="363" class="1004" name="sig_0_proofs_seed2_s_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="13" slack="0"/>
<pin id="367" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_seed2_s/22 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln2082_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2082/22 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sigBytes_addr_6_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="17" slack="0"/>
<pin id="381" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_6/24 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sigBytes_addr_7_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="17" slack="0"/>
<pin id="389" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_7/24 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sigBytes_addr_8_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="17" slack="0"/>
<pin id="401" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_8/25 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sigBytes_addr_9_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="17" slack="0"/>
<pin id="409" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_9/25 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sig_0_proofs_inputS_1_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="10" slack="0"/>
<pin id="417" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_inputS_1/26 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln2088_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2088/26 "/>
</bind>
</comp>

<comp id="426" class="1005" name="inputShareSize_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="1"/>
<pin id="428" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputShareSize (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="inputShareSize_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="1" slack="1"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inputShareSize/2 "/>
</bind>
</comp>

<comp id="438" class="1005" name="round_assign_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="round_assign (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="round_assign_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="1" slack="1"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_assign/2 "/>
</bind>
</comp>

<comp id="449" class="1005" name="loop_0_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="1"/>
<pin id="451" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="loop_0_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="1" slack="1"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/5 "/>
</bind>
</comp>

<comp id="461" class="1005" name="round_assign_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="round_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="465" class="1004" name="round_assign_1_phi_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="1" slack="1"/>
<pin id="469" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_assign_1/7 "/>
</bind>
</comp>

<comp id="472" class="1005" name="loop_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="1"/>
<pin id="474" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="loop_1 (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="loop_1_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="1" slack="1"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_1/9 "/>
</bind>
</comp>

<comp id="484" class="1005" name="p_01_rec_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="1"/>
<pin id="486" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_01_rec (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_01_rec_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="1" slack="1"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_rec/11 "/>
</bind>
</comp>

<comp id="496" class="1005" name="round_assign_2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="1"/>
<pin id="498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="round_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="round_assign_2_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="1" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_assign_2/11 "/>
</bind>
</comp>

<comp id="508" class="1005" name="phi_mul_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="15" slack="1"/>
<pin id="510" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="phi_mul_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="15" slack="0"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="1"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/11 "/>
</bind>
</comp>

<comp id="520" class="1005" name="loop_2_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="1"/>
<pin id="522" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="loop_2 (phireg) "/>
</bind>
</comp>

<comp id="524" class="1004" name="loop_2_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="6" slack="0"/>
<pin id="528" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_2/13 "/>
</bind>
</comp>

<comp id="532" class="1005" name="loop_3_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="1"/>
<pin id="534" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="loop_3 (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="loop_3_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="1" slack="1"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_3/16 "/>
</bind>
</comp>

<comp id="543" class="1005" name="loop_4_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="1"/>
<pin id="545" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_4 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="loop_4_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="1" slack="1"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_4/19 "/>
</bind>
</comp>

<comp id="555" class="1005" name="loop_5_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="1"/>
<pin id="557" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_5 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="loop_5_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="0"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="1" slack="1"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_5/21 "/>
</bind>
</comp>

<comp id="567" class="1005" name="loop_6_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="1"/>
<pin id="569" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_6 (phireg) "/>
</bind>
</comp>

<comp id="571" class="1004" name="loop_6_phi_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="0"/>
<pin id="573" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="1" slack="1"/>
<pin id="575" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_6/24 "/>
</bind>
</comp>

<comp id="578" class="1005" name="p_sum5_pn_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="1"/>
<pin id="580" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_sum5_pn (phireg) "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_sum5_pn_phi_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="2"/>
<pin id="585" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="2" bw="8" slack="1"/>
<pin id="587" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_sum5_pn/27 "/>
</bind>
</comp>

<comp id="591" class="1005" name="p_0_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_0_phi_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="7"/>
<pin id="598" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="2" bw="1" slack="5"/>
<pin id="600" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="4" bw="1" slack="1"/>
<pin id="602" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="603" dir="0" index="6" bw="1" slack="2"/>
<pin id="604" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/28 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sigBytesLen_cast1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sigBytesLen_cast1/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="icmp_ln1969_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="7" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1969/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln54_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln1940_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1940/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="i_10_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln386_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="trunc_ln_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="0" index="2" bw="3" slack="0"/>
<pin id="644" dir="0" index="3" bw="4" slack="0"/>
<pin id="645" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln54_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="0"/>
<pin id="652" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln54_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="17" slack="1"/>
<pin id="656" dir="0" index="1" bw="6" slack="0"/>
<pin id="657" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln54_13_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="17" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_13/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="bytesExpected_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="0"/>
<pin id="666" dir="0" index="1" bw="64" slack="0"/>
<pin id="667" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bytesExpected/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln1978_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="1"/>
<pin id="672" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1978_1/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="mul_ln1978_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="9" slack="0"/>
<pin id="675" dir="0" index="1" bw="7" slack="0"/>
<pin id="676" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1978/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="shl_ln_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="0"/>
<pin id="681" dir="0" index="1" bw="2" slack="1"/>
<pin id="682" dir="0" index="2" bw="1" slack="0"/>
<pin id="683" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="xor_ln54_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="0"/>
<pin id="688" dir="0" index="1" bw="2" slack="0"/>
<pin id="689" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln54_15_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="0"/>
<pin id="694" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_15/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="lshr_ln54_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="3" slack="0"/>
<pin id="699" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="trunc_ln386_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_3/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="xor_ln54_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="3" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_2/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln54_16_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="0"/>
<pin id="714" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_16/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="lshr_ln54_8_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="3" slack="0"/>
<pin id="719" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_8/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="trunc_ln54_9_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_9/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="challenge_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="challenge/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="icmp_ln1942_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="2" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1942/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln1942_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="2" slack="0"/>
<pin id="742" dir="0" index="1" bw="2" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1942_1/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln1942_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1942/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="inputShareSize_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="6" slack="0"/>
<pin id="754" dir="0" index="1" bw="64" slack="1"/>
<pin id="755" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputShareSize_1/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="inputShareSize_2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="64" slack="0"/>
<pin id="761" dir="0" index="2" bw="64" slack="1"/>
<pin id="762" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inputShareSize_2/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="trunc_ln1977_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="2" slack="2"/>
<pin id="768" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1977/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln1978_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="1"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1978/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="bytesExpected_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="1"/>
<pin id="774" dir="0" index="1" bw="16" slack="0"/>
<pin id="775" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bytesExpected_1/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="bytesExpected_2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="64" slack="0"/>
<pin id="780" dir="0" index="2" bw="64" slack="1"/>
<pin id="781" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bytesExpected_2/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="icmp_ln1980_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="2"/>
<pin id="787" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1980/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="icmp_ln2040_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="6" slack="0"/>
<pin id="791" dir="0" index="1" bw="5" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2040/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="loop_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="6" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln2041_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="0"/>
<pin id="803" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2041_1/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln2041_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="6" slack="0"/>
<pin id="807" dir="0" index="1" bw="17" slack="3"/>
<pin id="808" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2041/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln2041_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="17" slack="0"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2041_2/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln2041_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="6" slack="1"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2041/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="icmp_ln1951_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="8" slack="0"/>
<pin id="822" dir="0" index="1" bw="7" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1951/7 "/>
</bind>
</comp>

<comp id="826" class="1004" name="i_11_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="trunc_ln386_4_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_4/7 "/>
</bind>
</comp>

<comp id="836" class="1004" name="trunc_ln54_6_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="6" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="0"/>
<pin id="839" dir="0" index="2" bw="3" slack="0"/>
<pin id="840" dir="0" index="3" bw="4" slack="0"/>
<pin id="841" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln54_6/7 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln54_12_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="6" slack="0"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_12/7 "/>
</bind>
</comp>

<comp id="851" class="1004" name="bitNumber_assign_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="0"/>
<pin id="853" dir="0" index="1" bw="2" slack="1"/>
<pin id="854" dir="0" index="2" bw="1" slack="0"/>
<pin id="855" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bitNumber_assign/8 "/>
</bind>
</comp>

<comp id="858" class="1004" name="xor_ln54_3_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="0"/>
<pin id="860" dir="0" index="1" bw="2" slack="0"/>
<pin id="861" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_3/8 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln54_17_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="3" slack="0"/>
<pin id="866" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_17/8 "/>
</bind>
</comp>

<comp id="868" class="1004" name="lshr_ln54_9_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="3" slack="0"/>
<pin id="871" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_9/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="trunc_ln386_5_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_5/8 "/>
</bind>
</comp>

<comp id="878" class="1004" name="xor_ln54_4_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="3" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_4/8 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln54_18_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="3" slack="0"/>
<pin id="886" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_18/8 "/>
</bind>
</comp>

<comp id="888" class="1004" name="lshr_ln54_10_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="3" slack="0"/>
<pin id="891" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_10/8 "/>
</bind>
</comp>

<comp id="894" class="1004" name="trunc_ln54_10_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_10/8 "/>
</bind>
</comp>

<comp id="898" class="1004" name="challenge_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="2" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="0" index="2" bw="1" slack="0"/>
<pin id="902" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="challenge_1/8 "/>
</bind>
</comp>

<comp id="906" class="1004" name="icmp_ln1953_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="2" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1953/8 "/>
</bind>
</comp>

<comp id="912" class="1004" name="icmp_ln2049_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="6" slack="0"/>
<pin id="914" dir="0" index="1" bw="6" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2049/9 "/>
</bind>
</comp>

<comp id="918" class="1004" name="loop_28_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="6" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_28/9 "/>
</bind>
</comp>

<comp id="924" class="1004" name="zext_ln2050_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="6" slack="0"/>
<pin id="926" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2050_1/9 "/>
</bind>
</comp>

<comp id="928" class="1004" name="add_ln2050_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="6" slack="0"/>
<pin id="930" dir="0" index="1" bw="7" slack="0"/>
<pin id="931" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2050/9 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln2050_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="7" slack="0"/>
<pin id="936" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2050_2/9 "/>
</bind>
</comp>

<comp id="938" class="1004" name="add_ln2050_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="7" slack="0"/>
<pin id="940" dir="0" index="1" bw="17" slack="5"/>
<pin id="941" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2050_1/9 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln2050_3_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="17" slack="0"/>
<pin id="945" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2050_3/9 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln2050_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="6" slack="1"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2050/10 "/>
</bind>
</comp>

<comp id="953" class="1004" name="add_ln2053_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="15" slack="0"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2053/11 "/>
</bind>
</comp>

<comp id="959" class="1004" name="icmp_ln2053_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="0" index="1" bw="7" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2053/11 "/>
</bind>
</comp>

<comp id="965" class="1004" name="i_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="971" class="1004" name="trunc_ln54_8_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="6" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="0"/>
<pin id="974" dir="0" index="2" bw="3" slack="0"/>
<pin id="975" dir="0" index="3" bw="4" slack="0"/>
<pin id="976" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln54_8/11 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln54_14_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="6" slack="0"/>
<pin id="983" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_14/11 "/>
</bind>
</comp>

<comp id="986" class="1004" name="zext_ln2053_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="1"/>
<pin id="988" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2053/12 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_21_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="12" slack="0"/>
<pin id="992" dir="0" index="1" bw="8" slack="1"/>
<pin id="993" dir="0" index="2" bw="1" slack="0"/>
<pin id="994" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln2059_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="12" slack="0"/>
<pin id="1000" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2059/12 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_22_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="13" slack="0"/>
<pin id="1004" dir="0" index="1" bw="8" slack="1"/>
<pin id="1005" dir="0" index="2" bw="1" slack="0"/>
<pin id="1006" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln2053_1_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="13" slack="0"/>
<pin id="1012" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2053_1/12 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="trunc_ln386_6_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="1"/>
<pin id="1016" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_6/12 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="bitNumber_assign_3_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="3" slack="0"/>
<pin id="1020" dir="0" index="1" bw="2" slack="0"/>
<pin id="1021" dir="0" index="2" bw="1" slack="0"/>
<pin id="1022" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bitNumber_assign_3/12 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="xor_ln54_5_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="3" slack="0"/>
<pin id="1028" dir="0" index="1" bw="2" slack="0"/>
<pin id="1029" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_5/12 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="zext_ln54_19_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="3" slack="0"/>
<pin id="1034" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_19/12 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="lshr_ln54_11_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="0"/>
<pin id="1038" dir="0" index="1" bw="3" slack="0"/>
<pin id="1039" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_11/12 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="trunc_ln386_7_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_7/12 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="xor_ln54_6_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_6/12 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="zext_ln54_20_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="3" slack="0"/>
<pin id="1054" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_20/12 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="lshr_ln54_12_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="0"/>
<pin id="1058" dir="0" index="1" bw="3" slack="0"/>
<pin id="1059" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_12/12 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="trunc_ln54_11_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="0"/>
<pin id="1064" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_11/12 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="challenge_2_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="2" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="0" index="2" bw="1" slack="0"/>
<pin id="1070" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="challenge_2/12 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln386_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="2" slack="0"/>
<pin id="1076" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln386/12 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln2059_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="17" slack="7"/>
<pin id="1080" dir="0" index="1" bw="16" slack="0"/>
<pin id="1081" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2059/12 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="icmp_ln2058_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="6" slack="0"/>
<pin id="1085" dir="0" index="1" bw="6" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2058/13 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="loop_29_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="6" slack="0"/>
<pin id="1091" dir="0" index="1" bw="1" slack="0"/>
<pin id="1092" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_29/13 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="zext_ln2059_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="6" slack="0"/>
<pin id="1097" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2059_1/13 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="add_ln2059_2_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="6" slack="0"/>
<pin id="1101" dir="0" index="1" bw="7" slack="0"/>
<pin id="1102" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2059_2/13 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="zext_ln2059_2_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="7" slack="0"/>
<pin id="1107" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2059_2/13 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="add_ln2059_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="17" slack="1"/>
<pin id="1111" dir="0" index="1" bw="7" slack="0"/>
<pin id="1112" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2059_1/13 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="zext_ln2059_3_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="17" slack="0"/>
<pin id="1116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2059_3/13 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="zext_ln2059_4_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="6" slack="1"/>
<pin id="1121" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2059_4/14 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="add_ln2059_3_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="13" slack="2"/>
<pin id="1125" dir="0" index="1" bw="6" slack="0"/>
<pin id="1126" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2059_3/14 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="zext_ln2059_5_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="14" slack="0"/>
<pin id="1130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2059_5/14 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="icmp_ln2071_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="7" slack="0"/>
<pin id="1135" dir="0" index="1" bw="7" slack="0"/>
<pin id="1136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2071/16 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="loop_30_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="7" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_30/16 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="zext_ln2072_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="7" slack="0"/>
<pin id="1147" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2072/16 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="add_ln2072_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="15" slack="4"/>
<pin id="1151" dir="0" index="1" bw="7" slack="0"/>
<pin id="1152" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2072/16 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="zext_ln2072_1_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="7" slack="0"/>
<pin id="1157" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2072_1/16 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="add_ln2072_1_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="7" slack="0"/>
<pin id="1161" dir="0" index="1" bw="8" slack="0"/>
<pin id="1162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2072_1/16 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="zext_ln2072_2_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="0"/>
<pin id="1167" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2072_2/16 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="add_ln2072_2_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="17" slack="3"/>
<pin id="1171" dir="0" index="1" bw="8" slack="0"/>
<pin id="1172" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2072_2/16 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="zext_ln2072_3_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="17" slack="0"/>
<pin id="1176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2072_3/16 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="zext_ln2072_4_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="15" slack="1"/>
<pin id="1181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2072_4/17 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="icmp_ln2076_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="5" slack="0"/>
<pin id="1185" dir="0" index="1" bw="5" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2076/19 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="loop_31_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="5" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_31/19 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="zext_ln2077_1_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="5" slack="0"/>
<pin id="1197" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2077_1/19 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="add_ln2077_1_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="5" slack="0"/>
<pin id="1201" dir="0" index="1" bw="7" slack="0"/>
<pin id="1202" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2077_1/19 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="sext_ln2077_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="7" slack="0"/>
<pin id="1207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln2077/19 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="zext_ln2077_2_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="7" slack="0"/>
<pin id="1211" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2077_2/19 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="add_ln2077_2_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="17" slack="5"/>
<pin id="1215" dir="0" index="1" bw="8" slack="0"/>
<pin id="1216" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2077_2/19 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="zext_ln2077_3_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="17" slack="0"/>
<pin id="1220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2077_3/19 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="zext_ln2077_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="5" slack="1"/>
<pin id="1225" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2077/20 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="add_ln2077_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="12" slack="6"/>
<pin id="1229" dir="0" index="1" bw="5" slack="0"/>
<pin id="1230" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2077/20 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="zext_ln2077_4_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="13" slack="0"/>
<pin id="1234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2077_4/20 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="icmp_ln2081_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="5" slack="0"/>
<pin id="1239" dir="0" index="1" bw="5" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2081/21 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="loop_32_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="5" slack="0"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_32/21 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="zext_ln2082_1_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="5" slack="0"/>
<pin id="1251" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2082_1/21 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="add_ln2082_1_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="5" slack="0"/>
<pin id="1255" dir="0" index="1" bw="7" slack="0"/>
<pin id="1256" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2082_1/21 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="sext_ln2082_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="7" slack="0"/>
<pin id="1261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln2082/21 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="zext_ln2082_2_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="7" slack="0"/>
<pin id="1265" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2082_2/21 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="add_ln2082_2_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="17" slack="6"/>
<pin id="1269" dir="0" index="1" bw="8" slack="0"/>
<pin id="1270" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2082_2/21 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="zext_ln2082_3_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="17" slack="0"/>
<pin id="1274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2082_3/21 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="zext_ln2082_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="5" slack="1"/>
<pin id="1279" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2082/22 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="add_ln2082_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="12" slack="7"/>
<pin id="1283" dir="0" index="1" bw="5" slack="0"/>
<pin id="1284" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2082/22 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="zext_ln2082_4_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="13" slack="0"/>
<pin id="1288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2082_4/22 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="add_ln2085_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="2" slack="7"/>
<pin id="1293" dir="0" index="1" bw="1" slack="0"/>
<pin id="1294" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2085/23 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="tmp_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="2" slack="0"/>
<pin id="1298" dir="0" index="1" bw="3" slack="0"/>
<pin id="1299" dir="0" index="2" bw="1" slack="0"/>
<pin id="1300" dir="0" index="3" bw="3" slack="0"/>
<pin id="1301" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="icmp_ln2085_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="2" slack="0"/>
<pin id="1308" dir="0" index="1" bw="1" slack="0"/>
<pin id="1309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2085/23 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="add_ln2088_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="16" slack="8"/>
<pin id="1314" dir="0" index="1" bw="9" slack="0"/>
<pin id="1315" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2088/23 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="tmp_47_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="0"/>
<pin id="1320" dir="0" index="1" bw="5" slack="0"/>
<pin id="1321" dir="0" index="2" bw="4" slack="0"/>
<pin id="1322" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/24 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="zext_ln2088_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="5" slack="0"/>
<pin id="1328" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088/24 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="add_ln2088_1_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="5" slack="0"/>
<pin id="1332" dir="0" index="1" bw="16" slack="1"/>
<pin id="1333" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2088_1/24 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="zext_ln2088_1_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="16" slack="0"/>
<pin id="1337" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_1/24 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="add_ln2088_2_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="17" slack="15"/>
<pin id="1341" dir="0" index="1" bw="16" slack="0"/>
<pin id="1342" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2088_2/24 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="zext_ln2088_2_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="17" slack="0"/>
<pin id="1346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_2/24 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="trunc_ln2087_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="5" slack="0"/>
<pin id="1351" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln2087/24 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="or_ln2088_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="4" slack="0"/>
<pin id="1355" dir="0" index="1" bw="1" slack="0"/>
<pin id="1356" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2088/24 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="zext_ln2088_3_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="4" slack="0"/>
<pin id="1361" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_3/24 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="add_ln2088_3_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="4" slack="0"/>
<pin id="1365" dir="0" index="1" bw="16" slack="1"/>
<pin id="1366" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2088_3/24 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="zext_ln2088_4_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="16" slack="0"/>
<pin id="1370" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_4/24 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="add_ln2088_4_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="17" slack="15"/>
<pin id="1374" dir="0" index="1" bw="16" slack="0"/>
<pin id="1375" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2088_4/24 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="zext_ln2088_5_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="17" slack="0"/>
<pin id="1379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_5/24 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="or_ln2088_1_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="4" slack="0"/>
<pin id="1384" dir="0" index="1" bw="3" slack="0"/>
<pin id="1385" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2088_1/24 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="zext_ln2088_6_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="4" slack="0"/>
<pin id="1390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_6/24 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="add_ln2088_5_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="4" slack="0"/>
<pin id="1394" dir="0" index="1" bw="16" slack="1"/>
<pin id="1395" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2088_5/24 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="zext_ln2088_7_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="16" slack="0"/>
<pin id="1399" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_7/24 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="add_ln2088_6_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="17" slack="15"/>
<pin id="1403" dir="0" index="1" bw="16" slack="0"/>
<pin id="1404" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2088_6/24 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="or_ln2088_2_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="4" slack="0"/>
<pin id="1408" dir="0" index="1" bw="3" slack="0"/>
<pin id="1409" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2088_2/24 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="zext_ln2088_9_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="4" slack="0"/>
<pin id="1414" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_9/24 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="add_ln2088_7_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="4" slack="0"/>
<pin id="1418" dir="0" index="1" bw="16" slack="1"/>
<pin id="1419" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2088_7/24 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="zext_ln2088_10_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="16" slack="0"/>
<pin id="1423" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_10/24 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="add_ln2088_8_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="17" slack="15"/>
<pin id="1427" dir="0" index="1" bw="16" slack="0"/>
<pin id="1428" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2088_8/24 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="trunc_ln2088_4_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="2" slack="0"/>
<pin id="1432" dir="0" index="1" bw="5" slack="0"/>
<pin id="1433" dir="0" index="2" bw="3" slack="0"/>
<pin id="1434" dir="0" index="3" bw="3" slack="0"/>
<pin id="1435" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2088_4/24 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="loop_33_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="4" slack="0"/>
<pin id="1442" dir="0" index="1" bw="5" slack="0"/>
<pin id="1443" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_33/24 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="zext_ln2088_8_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="17" slack="1"/>
<pin id="1448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_8/25 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="zext_ln2088_11_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="17" slack="1"/>
<pin id="1452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_11/25 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="or_ln2088_5_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="0"/>
<pin id="1456" dir="0" index="1" bw="8" slack="0"/>
<pin id="1457" dir="0" index="2" bw="8" slack="0"/>
<pin id="1458" dir="0" index="3" bw="8" slack="1"/>
<pin id="1459" dir="0" index="4" bw="8" slack="1"/>
<pin id="1460" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2088_5/26 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="tmp_23_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="10" slack="0"/>
<pin id="1467" dir="0" index="1" bw="8" slack="11"/>
<pin id="1468" dir="0" index="2" bw="2" slack="2"/>
<pin id="1469" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/26 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="zext_ln2088_12_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="10" slack="0"/>
<pin id="1474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088_12/26 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="zext_ln2089_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="8" slack="0"/>
<pin id="1479" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2089/27 "/>
</bind>
</comp>

<comp id="1481" class="1004" name="add_ln2089_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="8" slack="0"/>
<pin id="1483" dir="0" index="1" bw="16" slack="10"/>
<pin id="1484" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2089/27 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="params_transform_rea_1_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="2" slack="2"/>
<pin id="1489" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="params_transform_rea_1 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="params_UnruhGWithout_1_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="7" slack="1"/>
<pin id="1494" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="params_UnruhGWithout_1 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="sigBytesLen_cast1_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="64" slack="2"/>
<pin id="1499" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sigBytesLen_cast1 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="trunc_ln54_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="17" slack="1"/>
<pin id="1507" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="i_10_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="8" slack="0"/>
<pin id="1522" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="trunc_ln386_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="2" slack="1"/>
<pin id="1527" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln386 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="sigBytes_addr_10_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="16" slack="1"/>
<pin id="1532" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_10 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="bytesExpected_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="64" slack="1"/>
<pin id="1537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bytesExpected "/>
</bind>
</comp>

<comp id="1541" class="1005" name="mul_ln1978_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="16" slack="1"/>
<pin id="1543" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1978 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="inputShareSize_2_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="64" slack="1"/>
<pin id="1548" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputShareSize_2 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="loop_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="6" slack="0"/>
<pin id="1559" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="1562" class="1005" name="sigBytes_addr_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="16" slack="1"/>
<pin id="1564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr "/>
</bind>
</comp>

<comp id="1570" class="1005" name="i_11_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="8" slack="0"/>
<pin id="1572" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="trunc_ln386_4_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="2" slack="1"/>
<pin id="1577" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln386_4 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="sig_0_challengeBits_7_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="6" slack="1"/>
<pin id="1582" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_challengeBits_7 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="loop_28_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="6" slack="0"/>
<pin id="1593" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="loop_28 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="sigBytes_addr_1_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="16" slack="1"/>
<pin id="1598" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_1 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="add_ln2053_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="15" slack="0"/>
<pin id="1603" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln2053 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="i_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="8" slack="0"/>
<pin id="1611" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1614" class="1005" name="sig_0_challengeBits_9_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="6" slack="1"/>
<pin id="1616" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_challengeBits_9 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="zext_ln2059_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="13" slack="6"/>
<pin id="1621" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln2059 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="zext_ln2053_1_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="14" slack="2"/>
<pin id="1627" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln2053_1 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="zext_ln386_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="3" slack="7"/>
<pin id="1632" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln386 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="add_ln2059_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="17" slack="1"/>
<pin id="1637" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2059 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="icmp_ln2058_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="1" slack="1"/>
<pin id="1645" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln2058 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="loop_29_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="6" slack="0"/>
<pin id="1649" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="loop_29 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="sigBytes_addr_2_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="16" slack="1"/>
<pin id="1654" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_2 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="icmp_ln2071_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="1"/>
<pin id="1659" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln2071 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="loop_30_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="7" slack="0"/>
<pin id="1663" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="loop_30 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="add_ln2072_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="15" slack="1"/>
<pin id="1668" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2072 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="sigBytes_addr_3_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="16" slack="1"/>
<pin id="1673" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_3 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="icmp_ln2076_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="1" slack="1"/>
<pin id="1678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln2076 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="loop_31_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="5" slack="0"/>
<pin id="1682" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_31 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="sigBytes_addr_4_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="16" slack="1"/>
<pin id="1687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_4 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="icmp_ln2081_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="1" slack="1"/>
<pin id="1692" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln2081 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="loop_32_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="5" slack="0"/>
<pin id="1696" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_32 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="sigBytes_addr_5_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="16" slack="1"/>
<pin id="1701" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_5 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="add_ln2088_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="16" slack="1"/>
<pin id="1709" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2088 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="sigBytes_addr_6_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="16" slack="1"/>
<pin id="1720" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_6 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="sigBytes_addr_7_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="16" slack="1"/>
<pin id="1725" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_7 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="add_ln2088_6_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="17" slack="1"/>
<pin id="1730" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2088_6 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="add_ln2088_8_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="17" slack="1"/>
<pin id="1735" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2088_8 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="trunc_ln2088_4_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="2" slack="2"/>
<pin id="1740" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln2088_4 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="loop_33_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="5" slack="0"/>
<pin id="1745" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_33 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="sigBytes_load_6_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="8" slack="1"/>
<pin id="1750" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_load_6 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="sigBytes_load_7_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="8" slack="1"/>
<pin id="1755" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_load_7 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="sigBytes_addr_8_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="16" slack="1"/>
<pin id="1760" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_8 "/>
</bind>
</comp>

<comp id="1763" class="1005" name="sigBytes_addr_9_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="16" slack="1"/>
<pin id="1765" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_9 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="add_ln2089_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="16" slack="1"/>
<pin id="1770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2089 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="196"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="242"><net_src comp="10" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="223" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="223" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="10" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="302"><net_src comp="8" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="223" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="311" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="324"><net_src comp="6" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="223" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="333" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="223" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="341" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="360"><net_src comp="14" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="355" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="368"><net_src comp="2" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="223" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="363" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="382"><net_src comp="14" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="377" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="390"><net_src comp="14" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="34" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="34" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="397" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="410"><net_src comp="14" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="34" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="405" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="418"><net_src comp="4" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="413" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="34" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="437"><net_src comp="430" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="441"><net_src comp="36" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="452"><net_src comp="72" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="460"><net_src comp="453" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="464"><net_src comp="36" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="475"><net_src comp="72" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="483"><net_src comp="476" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="487"><net_src comp="98" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="495"><net_src comp="488" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="499"><net_src comp="36" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="507"><net_src comp="500" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="100" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="519"><net_src comp="512" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="523"><net_src comp="72" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="524" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="535"><net_src comp="132" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="546"><net_src comp="110" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="554"><net_src comp="547" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="558"><net_src comp="110" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="566"><net_src comp="559" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="570"><net_src comp="110" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="581"><net_src comp="186" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="188" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="589"><net_src comp="578" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="578" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="190" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="58" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="606"><net_src comp="591" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="607"><net_src comp="591" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="591" pin="1"/><net_sink comp="596" pin=4"/></net>

<net id="609"><net_src comp="591" pin="1"/><net_sink comp="596" pin=6"/></net>

<net id="613"><net_src comp="204" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="204" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="32" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="210" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="442" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="38" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="442" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="44" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="442" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="646"><net_src comp="46" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="442" pin="4"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="48" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="649"><net_src comp="50" pin="0"/><net_sink comp="640" pin=3"/></net>

<net id="653"><net_src comp="640" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="654" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="668"><net_src comp="52" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="430" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="677"><net_src comp="54" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="684"><net_src comp="56" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="58" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="690"><net_src comp="679" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="60" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="223" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="692" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="679" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="62" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="223" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="716" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="731"><net_src comp="64" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="702" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="722" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="726" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="66" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="726" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="68" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="734" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="70" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="426" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="746" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="426" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="766" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="772" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="777" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="453" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="76" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="453" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="78" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="804"><net_src comp="453" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="801" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="805" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="818"><net_src comp="449" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="824"><net_src comp="465" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="38" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="465" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="44" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="465" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="842"><net_src comp="46" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="465" pin="4"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="48" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="845"><net_src comp="50" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="849"><net_src comp="836" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="856"><net_src comp="56" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="58" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="862"><net_src comp="851" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="60" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="867"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="244" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="864" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="868" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="851" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="62" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="244" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="884" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="888" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="903"><net_src comp="64" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="874" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="905"><net_src comp="894" pin="1"/><net_sink comp="898" pin=2"/></net>

<net id="910"><net_src comp="898" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="88" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="476" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="90" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="476" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="78" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="476" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="924" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="94" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="937"><net_src comp="928" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="934" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="938" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="951"><net_src comp="472" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="957"><net_src comp="512" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="102" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="500" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="38" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="500" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="44" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="977"><net_src comp="46" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="500" pin="4"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="48" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="980"><net_src comp="50" pin="0"/><net_sink comp="971" pin=3"/></net>

<net id="984"><net_src comp="971" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="989"><net_src comp="484" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="995"><net_src comp="104" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="496" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="106" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1001"><net_src comp="990" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1007"><net_src comp="108" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="496" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="110" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1013"><net_src comp="1002" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="496" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1023"><net_src comp="56" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="1014" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="58" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1030"><net_src comp="1018" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="60" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1035"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="244" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1050"><net_src comp="1018" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="62" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="244" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1071"><net_src comp="64" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1042" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=2"/></net>

<net id="1077"><net_src comp="1066" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="986" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1087"><net_src comp="524" pin="4"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="90" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="524" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="78" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1098"><net_src comp="524" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="116" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1117"><net_src comp="1109" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1122"><net_src comp="520" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1127"><net_src comp="1119" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1131"><net_src comp="1123" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1137"><net_src comp="536" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="134" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="536" pin="4"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="138" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1148"><net_src comp="536" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1153"><net_src comp="508" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="1145" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1158"><net_src comp="536" pin="4"/><net_sink comp="1155" pin=0"/></net>

<net id="1163"><net_src comp="1155" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="140" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1168"><net_src comp="1159" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1173"><net_src comp="1165" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1177"><net_src comp="1169" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1182"><net_src comp="1179" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1187"><net_src comp="547" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="144" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="547" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="146" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1198"><net_src comp="547" pin="4"/><net_sink comp="1195" pin=0"/></net>

<net id="1203"><net_src comp="1195" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="148" pin="0"/><net_sink comp="1199" pin=1"/></net>

<net id="1208"><net_src comp="1199" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1212"><net_src comp="1205" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1217"><net_src comp="1209" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1221"><net_src comp="1213" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1226"><net_src comp="543" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1231"><net_src comp="1223" pin="1"/><net_sink comp="1227" pin=1"/></net>

<net id="1235"><net_src comp="1227" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1241"><net_src comp="559" pin="4"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="144" pin="0"/><net_sink comp="1237" pin=1"/></net>

<net id="1247"><net_src comp="559" pin="4"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="146" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1252"><net_src comp="559" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1257"><net_src comp="1249" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="152" pin="0"/><net_sink comp="1253" pin=1"/></net>

<net id="1262"><net_src comp="1253" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="1259" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1271"><net_src comp="1263" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1275"><net_src comp="1267" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1280"><net_src comp="555" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1285"><net_src comp="1277" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1289"><net_src comp="1281" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1295"><net_src comp="62" pin="0"/><net_sink comp="1291" pin=1"/></net>

<net id="1302"><net_src comp="156" pin="0"/><net_sink comp="1296" pin=0"/></net>

<net id="1303"><net_src comp="1291" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1304"><net_src comp="124" pin="0"/><net_sink comp="1296" pin=2"/></net>

<net id="1305"><net_src comp="48" pin="0"/><net_sink comp="1296" pin=3"/></net>

<net id="1310"><net_src comp="1296" pin="4"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="158" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1316"><net_src comp="484" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="160" pin="0"/><net_sink comp="1312" pin=1"/></net>

<net id="1323"><net_src comp="162" pin="0"/><net_sink comp="1318" pin=0"/></net>

<net id="1324"><net_src comp="571" pin="4"/><net_sink comp="1318" pin=1"/></net>

<net id="1325"><net_src comp="164" pin="0"/><net_sink comp="1318" pin=2"/></net>

<net id="1329"><net_src comp="571" pin="4"/><net_sink comp="1326" pin=0"/></net>

<net id="1334"><net_src comp="1326" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1338"><net_src comp="1330" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1343"><net_src comp="1335" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1347"><net_src comp="1339" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1352"><net_src comp="571" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1357"><net_src comp="1349" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1358"><net_src comp="168" pin="0"/><net_sink comp="1353" pin=1"/></net>

<net id="1362"><net_src comp="1353" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1367"><net_src comp="1359" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1371"><net_src comp="1363" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1376"><net_src comp="1368" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1380"><net_src comp="1372" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1386"><net_src comp="1349" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1387"><net_src comp="170" pin="0"/><net_sink comp="1382" pin=1"/></net>

<net id="1391"><net_src comp="1382" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1396"><net_src comp="1388" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1400"><net_src comp="1392" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1405"><net_src comp="1397" pin="1"/><net_sink comp="1401" pin=1"/></net>

<net id="1410"><net_src comp="1349" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="172" pin="0"/><net_sink comp="1406" pin=1"/></net>

<net id="1415"><net_src comp="1406" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1420"><net_src comp="1412" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1424"><net_src comp="1416" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1429"><net_src comp="1421" pin="1"/><net_sink comp="1425" pin=1"/></net>

<net id="1436"><net_src comp="174" pin="0"/><net_sink comp="1430" pin=0"/></net>

<net id="1437"><net_src comp="571" pin="4"/><net_sink comp="1430" pin=1"/></net>

<net id="1438"><net_src comp="48" pin="0"/><net_sink comp="1430" pin=2"/></net>

<net id="1439"><net_src comp="176" pin="0"/><net_sink comp="1430" pin=3"/></net>

<net id="1444"><net_src comp="178" pin="0"/><net_sink comp="1440" pin=0"/></net>

<net id="1445"><net_src comp="571" pin="4"/><net_sink comp="1440" pin=1"/></net>

<net id="1449"><net_src comp="1446" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1453"><net_src comp="1450" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="1461"><net_src comp="182" pin="0"/><net_sink comp="1454" pin=0"/></net>

<net id="1462"><net_src comp="223" pin="3"/><net_sink comp="1454" pin=1"/></net>

<net id="1463"><net_src comp="223" pin="7"/><net_sink comp="1454" pin=2"/></net>

<net id="1464"><net_src comp="1454" pin="5"/><net_sink comp="420" pin=1"/></net>

<net id="1470"><net_src comp="184" pin="0"/><net_sink comp="1465" pin=0"/></net>

<net id="1471"><net_src comp="496" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="1475"><net_src comp="1465" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1480"><net_src comp="583" pin="4"/><net_sink comp="1477" pin=0"/></net>

<net id="1485"><net_src comp="1477" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="484" pin="1"/><net_sink comp="1481" pin=1"/></net>

<net id="1490"><net_src comp="192" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1495"><net_src comp="198" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1500"><net_src comp="610" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1508"><net_src comp="620" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1511"><net_src comp="1505" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1512"><net_src comp="1505" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1513"><net_src comp="1505" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1514"><net_src comp="1505" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1515"><net_src comp="1505" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1516"><net_src comp="1505" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1523"><net_src comp="630" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1528"><net_src comp="636" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1533"><net_src comp="216" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1538"><net_src comp="664" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="1544"><net_src comp="673" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1549"><net_src comp="758" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1560"><net_src comp="795" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1565"><net_src comp="229" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1573"><net_src comp="826" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1578"><net_src comp="832" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1583"><net_src comp="251" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1594"><net_src comp="918" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1599"><net_src comp="259" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1604"><net_src comp="953" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1612"><net_src comp="965" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1617"><net_src comp="281" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1622"><net_src comp="998" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1624"><net_src comp="1619" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1628"><net_src comp="1010" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1633"><net_src comp="1074" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1638"><net_src comp="1078" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1641"><net_src comp="1635" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1642"><net_src comp="1635" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1646"><net_src comp="1083" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1650"><net_src comp="1089" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1655"><net_src comp="289" pin="3"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1660"><net_src comp="1133" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1664"><net_src comp="1139" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1669"><net_src comp="1149" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1674"><net_src comp="311" pin="3"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1679"><net_src comp="1183" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1683"><net_src comp="1189" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1688"><net_src comp="333" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1693"><net_src comp="1237" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1697"><net_src comp="1243" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1702"><net_src comp="355" pin="3"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1710"><net_src comp="1312" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="1712"><net_src comp="1707" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="1713"><net_src comp="1707" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1714"><net_src comp="1707" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="1721"><net_src comp="377" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1726"><net_src comp="385" pin="3"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1731"><net_src comp="1401" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1736"><net_src comp="1425" pin="2"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1741"><net_src comp="1430" pin="4"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1465" pin=2"/></net>

<net id="1746"><net_src comp="1440" pin="2"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1751"><net_src comp="223" pin="3"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="1454" pin=4"/></net>

<net id="1756"><net_src comp="223" pin="7"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1454" pin=3"/></net>

<net id="1761"><net_src comp="397" pin="3"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1766"><net_src comp="405" pin="3"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1771"><net_src comp="1481" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="488" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sig_0_proofs_seed1 | {20 }
	Port: sig_0_proofs_seed2 | {22 }
	Port: sig_0_proofs_inputS | {26 }
	Port: sig_0_proofs_commun | {17 }
	Port: sig_0_proofs_view3C | {14 }
	Port: sig_0_challengeBits | {6 }
	Port: sig_0_salt | {10 }
 - Input state : 
	Port: deserializeSignature : sig_0_challengeBits | {7 8 11 12 }
	Port: deserializeSignature : sigBytes | {2 3 5 6 9 10 13 14 16 17 19 20 21 22 24 25 26 }
	Port: deserializeSignature : sigBytes_offset | {1 }
	Port: deserializeSignature : sigBytesLen | {1 }
	Port: deserializeSignature : params_UnruhGWithout | {1 }
	Port: deserializeSignature : params_transform_rea | {1 }
  - Chain level:
	State 1
		br_ln1969 : 1
	State 2
		icmp_ln1940 : 1
		i_10 : 1
		br_ln1940 : 2
		trunc_ln386 : 1
		trunc_ln : 1
		zext_ln54 : 2
		add_ln54 : 3
		zext_ln54_13 : 4
		sigBytes_addr_10 : 5
		sigBytes_load_10 : 6
		bytesExpected : 1
		mul_ln1978 : 1
	State 3
		xor_ln54 : 1
		zext_ln54_15 : 1
		lshr_ln54 : 2
		trunc_ln386_3 : 3
		xor_ln54_2 : 1
		zext_ln54_16 : 1
		lshr_ln54_8 : 2
		trunc_ln54_9 : 3
		challenge : 4
		icmp_ln1942 : 5
		icmp_ln1942_1 : 5
		or_ln1942 : 6
		inputShareSize_2 : 6
	State 4
		bytesExpected_1 : 1
		bytesExpected_2 : 2
		icmp_ln1980 : 3
		br_ln1980 : 4
	State 5
		icmp_ln2040 : 1
		loop : 1
		br_ln2040 : 2
		zext_ln2041_1 : 1
		add_ln2041 : 2
		zext_ln2041_2 : 3
		sigBytes_addr : 4
		sigBytes_load : 5
	State 6
		sig_0_challengeBits_6 : 1
		store_ln2041 : 2
	State 7
		icmp_ln1951 : 1
		i_11 : 1
		br_ln1951 : 2
		trunc_ln386_4 : 1
		trunc_ln54_6 : 1
		zext_ln54_12 : 2
		sig_0_challengeBits_7 : 3
		sig_0_challengeBits_8 : 4
	State 8
		xor_ln54_3 : 1
		zext_ln54_17 : 1
		lshr_ln54_9 : 2
		trunc_ln386_5 : 3
		xor_ln54_4 : 1
		zext_ln54_18 : 1
		lshr_ln54_10 : 2
		trunc_ln54_10 : 3
		challenge_1 : 4
		icmp_ln1953 : 5
		br_ln1953 : 6
	State 9
		icmp_ln2049 : 1
		loop_28 : 1
		br_ln2049 : 2
		zext_ln2050_1 : 1
		add_ln2050 : 2
		zext_ln2050_2 : 3
		add_ln2050_1 : 4
		zext_ln2050_3 : 5
		sigBytes_addr_1 : 6
		sigBytes_load_1 : 7
	State 10
		sig_0_salt_addr : 1
		store_ln2050 : 2
	State 11
		add_ln2053 : 1
		icmp_ln2053 : 1
		i : 1
		br_ln2053 : 2
		trunc_ln54_8 : 1
		zext_ln54_14 : 2
		sig_0_challengeBits_9 : 3
		sig_0_challengeBits_10 : 4
	State 12
		zext_ln2059 : 1
		zext_ln2053_1 : 1
		bitNumber_assign_3 : 1
		xor_ln54_5 : 2
		zext_ln54_19 : 2
		lshr_ln54_11 : 3
		trunc_ln386_7 : 4
		xor_ln54_6 : 2
		zext_ln54_20 : 2
		lshr_ln54_12 : 3
		trunc_ln54_11 : 4
		challenge_2 : 5
		zext_ln386 : 6
		add_ln2059 : 1
	State 13
		icmp_ln2058 : 1
		loop_29 : 1
		br_ln2058 : 2
		zext_ln2059_1 : 1
		add_ln2059_2 : 2
		zext_ln2059_2 : 3
		add_ln2059_1 : 4
		zext_ln2059_3 : 5
		sigBytes_addr_2 : 6
		sigBytes_load_2 : 7
	State 14
		add_ln2059_3 : 1
		zext_ln2059_5 : 2
		sig_0_proofs_view3C_3 : 3
		store_ln2059 : 4
		empty_267 : 1
	State 15
	State 16
		icmp_ln2071 : 1
		loop_30 : 1
		br_ln2071 : 2
		zext_ln2072 : 1
		add_ln2072 : 2
		zext_ln2072_1 : 1
		add_ln2072_1 : 2
		zext_ln2072_2 : 3
		add_ln2072_2 : 4
		zext_ln2072_3 : 5
		sigBytes_addr_3 : 6
		sigBytes_load_3 : 7
	State 17
		sig_0_proofs_commun_1 : 1
		store_ln2072 : 2
		empty_269 : 1
	State 18
	State 19
		icmp_ln2076 : 1
		loop_31 : 1
		br_ln2076 : 2
		zext_ln2077_1 : 1
		add_ln2077_1 : 2
		sext_ln2077 : 3
		zext_ln2077_2 : 4
		add_ln2077_2 : 5
		zext_ln2077_3 : 6
		sigBytes_addr_4 : 7
		sigBytes_load_4 : 8
	State 20
		add_ln2077 : 1
		zext_ln2077_4 : 2
		sig_0_proofs_seed1_s : 3
		store_ln2077 : 4
	State 21
		icmp_ln2081 : 1
		loop_32 : 1
		br_ln2081 : 2
		zext_ln2082_1 : 1
		add_ln2082_1 : 2
		sext_ln2082 : 3
		zext_ln2082_2 : 4
		add_ln2082_2 : 5
		zext_ln2082_3 : 6
		sigBytes_addr_5 : 7
		sigBytes_load_5 : 8
	State 22
		add_ln2082 : 1
		zext_ln2082_4 : 2
		sig_0_proofs_seed2_s : 3
		store_ln2082 : 4
		empty_272 : 1
	State 23
		tmp : 1
		icmp_ln2085 : 2
		br_ln2085 : 3
	State 24
		tmp_47 : 1
		br_ln2087 : 2
		zext_ln2088 : 1
		add_ln2088_1 : 2
		zext_ln2088_1 : 3
		add_ln2088_2 : 4
		zext_ln2088_2 : 5
		sigBytes_addr_6 : 6
		sigBytes_load_6 : 7
		trunc_ln2087 : 1
		or_ln2088 : 2
		zext_ln2088_3 : 2
		add_ln2088_3 : 3
		zext_ln2088_4 : 4
		add_ln2088_4 : 5
		zext_ln2088_5 : 6
		sigBytes_addr_7 : 7
		sigBytes_load_7 : 8
		or_ln2088_1 : 2
		zext_ln2088_6 : 2
		add_ln2088_5 : 3
		zext_ln2088_7 : 4
		add_ln2088_6 : 5
		or_ln2088_2 : 2
		zext_ln2088_9 : 2
		add_ln2088_7 : 3
		zext_ln2088_10 : 4
		add_ln2088_8 : 5
		trunc_ln2088_4 : 1
		loop_33 : 1
	State 25
		sigBytes_addr_8 : 1
		sigBytes_load_8 : 2
		sigBytes_addr_9 : 1
		sigBytes_load_9 : 2
	State 26
		or_ln2088_5 : 1
		zext_ln2088_12 : 1
		sig_0_proofs_inputS_1 : 2
		store_ln2088 : 3
	State 27
		zext_ln2089 : 1
		add_ln2089 : 2
	State 28
		ret_ln2095 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             i_10_fu_630            |    0    |    0    |    15   |
|          |           add_ln54_fu_654          |    0    |    0    |    24   |
|          |        bytesExpected_fu_664        |    0    |    0    |    71   |
|          |       inputShareSize_1_fu_752      |    0    |    0    |    71   |
|          |       bytesExpected_1_fu_772       |    0    |    0    |    71   |
|          |             loop_fu_795            |    0    |    0    |    15   |
|          |          add_ln2041_fu_805         |    0    |    0    |    24   |
|          |             i_11_fu_826            |    0    |    0    |    15   |
|          |           loop_28_fu_918           |    0    |    0    |    15   |
|          |          add_ln2050_fu_928         |    0    |    0    |    15   |
|          |         add_ln2050_1_fu_938        |    0    |    0    |    24   |
|          |          add_ln2053_fu_953         |    0    |    0    |    22   |
|          |              i_fu_965              |    0    |    0    |    15   |
|          |         add_ln2059_fu_1078         |    0    |    0    |    24   |
|          |           loop_29_fu_1089          |    0    |    0    |    15   |
|          |        add_ln2059_2_fu_1099        |    0    |    0    |    15   |
|          |        add_ln2059_1_fu_1109        |    0    |    0    |    24   |
|          |        add_ln2059_3_fu_1123        |    0    |    0    |    20   |
|          |           loop_30_fu_1139          |    0    |    0    |    15   |
|          |         add_ln2072_fu_1149         |    0    |    0    |    22   |
|    add   |        add_ln2072_1_fu_1159        |    0    |    0    |    15   |
|          |        add_ln2072_2_fu_1169        |    0    |    0    |    24   |
|          |           loop_31_fu_1189          |    0    |    0    |    15   |
|          |        add_ln2077_1_fu_1199        |    0    |    0    |    15   |
|          |        add_ln2077_2_fu_1213        |    0    |    0    |    24   |
|          |         add_ln2077_fu_1227         |    0    |    0    |    19   |
|          |           loop_32_fu_1243          |    0    |    0    |    15   |
|          |        add_ln2082_1_fu_1253        |    0    |    0    |    15   |
|          |        add_ln2082_2_fu_1267        |    0    |    0    |    24   |
|          |         add_ln2082_fu_1281         |    0    |    0    |    19   |
|          |         add_ln2085_fu_1291         |    0    |    0    |    10   |
|          |         add_ln2088_fu_1312         |    0    |    0    |    23   |
|          |        add_ln2088_1_fu_1330        |    0    |    0    |    23   |
|          |        add_ln2088_2_fu_1339        |    0    |    0    |    24   |
|          |        add_ln2088_3_fu_1363        |    0    |    0    |    23   |
|          |        add_ln2088_4_fu_1372        |    0    |    0    |    24   |
|          |        add_ln2088_5_fu_1392        |    0    |    0    |    23   |
|          |        add_ln2088_6_fu_1401        |    0    |    0    |    24   |
|          |        add_ln2088_7_fu_1416        |    0    |    0    |    23   |
|          |        add_ln2088_8_fu_1425        |    0    |    0    |    24   |
|          |           loop_33_fu_1440          |    0    |    0    |    15   |
|          |         add_ln2089_fu_1481         |    0    |    0    |    23   |
|----------|------------------------------------|---------|---------|---------|
|          |         icmp_ln1969_fu_614         |    0    |    0    |    18   |
|          |         icmp_ln1940_fu_624         |    0    |    0    |    11   |
|          |         icmp_ln1942_fu_734         |    0    |    0    |    8    |
|          |        icmp_ln1942_1_fu_740        |    0    |    0    |    8    |
|          |         icmp_ln1980_fu_784         |    0    |    0    |    29   |
|          |         icmp_ln2040_fu_789         |    0    |    0    |    11   |
|          |         icmp_ln1951_fu_820         |    0    |    0    |    11   |
|   icmp   |         icmp_ln1953_fu_906         |    0    |    0    |    8    |
|          |         icmp_ln2049_fu_912         |    0    |    0    |    11   |
|          |         icmp_ln2053_fu_959         |    0    |    0    |    11   |
|          |         icmp_ln2058_fu_1083        |    0    |    0    |    11   |
|          |         icmp_ln2071_fu_1133        |    0    |    0    |    11   |
|          |         icmp_ln2076_fu_1183        |    0    |    0    |    11   |
|          |         icmp_ln2081_fu_1237        |    0    |    0    |    11   |
|          |         icmp_ln2085_fu_1306        |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|  select  |       inputShareSize_2_fu_758      |    0    |    0    |    64   |
|          |       bytesExpected_2_fu_777       |    0    |    0    |    64   |
|----------|------------------------------------|---------|---------|---------|
|          |          lshr_ln54_fu_696          |    0    |    0    |    19   |
|          |         lshr_ln54_8_fu_716         |    0    |    0    |    19   |
|   lshr   |         lshr_ln54_9_fu_868         |    0    |    0    |    19   |
|          |         lshr_ln54_10_fu_888        |    0    |    0    |    19   |
|          |        lshr_ln54_11_fu_1036        |    0    |    0    |    19   |
|          |        lshr_ln54_12_fu_1056        |    0    |    0    |    19   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |          mul_ln1978_fu_673         |    0    |    0    |    50   |
|----------|------------------------------------|---------|---------|---------|
|          |           xor_ln54_fu_686          |    0    |    0    |    3    |
|          |          xor_ln54_2_fu_706         |    0    |    0    |    3    |
|    xor   |          xor_ln54_3_fu_858         |    0    |    0    |    3    |
|          |          xor_ln54_4_fu_878         |    0    |    0    |    3    |
|          |         xor_ln54_5_fu_1026         |    0    |    0    |    3    |
|          |         xor_ln54_6_fu_1046         |    0    |    0    |    3    |
|----------|------------------------------------|---------|---------|---------|
|          |          or_ln1942_fu_746          |    0    |    0    |    2    |
|    or    |          or_ln2088_fu_1353         |    0    |    0    |    0    |
|          |         or_ln2088_1_fu_1382        |    0    |    0    |    0    |
|          |         or_ln2088_2_fu_1406        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          | params_transform_rea_1_read_fu_192 |    0    |    0    |    0    |
|   read   | params_UnruhGWithout_1_read_fu_198 |    0    |    0    |    0    |
|          |    sigBytesLen_read_read_fu_204    |    0    |    0    |    0    |
|          |  sigBytes_offset_read_read_fu_210  |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |      sigBytesLen_cast1_fu_610      |    0    |    0    |    0    |
|          |          zext_ln54_fu_650          |    0    |    0    |    0    |
|          |         zext_ln54_13_fu_659        |    0    |    0    |    0    |
|          |        zext_ln1978_1_fu_670        |    0    |    0    |    0    |
|          |         zext_ln54_15_fu_692        |    0    |    0    |    0    |
|          |         zext_ln54_16_fu_712        |    0    |    0    |    0    |
|          |         zext_ln1978_fu_769         |    0    |    0    |    0    |
|          |        zext_ln2041_1_fu_801        |    0    |    0    |    0    |
|          |        zext_ln2041_2_fu_810        |    0    |    0    |    0    |
|          |         zext_ln2041_fu_815         |    0    |    0    |    0    |
|          |         zext_ln54_12_fu_846        |    0    |    0    |    0    |
|          |         zext_ln54_17_fu_864        |    0    |    0    |    0    |
|          |         zext_ln54_18_fu_884        |    0    |    0    |    0    |
|          |        zext_ln2050_1_fu_924        |    0    |    0    |    0    |
|          |        zext_ln2050_2_fu_934        |    0    |    0    |    0    |
|          |        zext_ln2050_3_fu_943        |    0    |    0    |    0    |
|          |         zext_ln2050_fu_948         |    0    |    0    |    0    |
|          |         zext_ln54_14_fu_981        |    0    |    0    |    0    |
|          |         zext_ln2053_fu_986         |    0    |    0    |    0    |
|          |         zext_ln2059_fu_998         |    0    |    0    |    0    |
|          |        zext_ln2053_1_fu_1010       |    0    |    0    |    0    |
|          |        zext_ln54_19_fu_1032        |    0    |    0    |    0    |
|          |        zext_ln54_20_fu_1052        |    0    |    0    |    0    |
|          |         zext_ln386_fu_1074         |    0    |    0    |    0    |
|          |        zext_ln2059_1_fu_1095       |    0    |    0    |    0    |
|          |        zext_ln2059_2_fu_1105       |    0    |    0    |    0    |
|          |        zext_ln2059_3_fu_1114       |    0    |    0    |    0    |
|          |        zext_ln2059_4_fu_1119       |    0    |    0    |    0    |
|   zext   |        zext_ln2059_5_fu_1128       |    0    |    0    |    0    |
|          |         zext_ln2072_fu_1145        |    0    |    0    |    0    |
|          |        zext_ln2072_1_fu_1155       |    0    |    0    |    0    |
|          |        zext_ln2072_2_fu_1165       |    0    |    0    |    0    |
|          |        zext_ln2072_3_fu_1174       |    0    |    0    |    0    |
|          |        zext_ln2072_4_fu_1179       |    0    |    0    |    0    |
|          |        zext_ln2077_1_fu_1195       |    0    |    0    |    0    |
|          |        zext_ln2077_2_fu_1209       |    0    |    0    |    0    |
|          |        zext_ln2077_3_fu_1218       |    0    |    0    |    0    |
|          |         zext_ln2077_fu_1223        |    0    |    0    |    0    |
|          |        zext_ln2077_4_fu_1232       |    0    |    0    |    0    |
|          |        zext_ln2082_1_fu_1249       |    0    |    0    |    0    |
|          |        zext_ln2082_2_fu_1263       |    0    |    0    |    0    |
|          |        zext_ln2082_3_fu_1272       |    0    |    0    |    0    |
|          |         zext_ln2082_fu_1277        |    0    |    0    |    0    |
|          |        zext_ln2082_4_fu_1286       |    0    |    0    |    0    |
|          |         zext_ln2088_fu_1326        |    0    |    0    |    0    |
|          |        zext_ln2088_1_fu_1335       |    0    |    0    |    0    |
|          |        zext_ln2088_2_fu_1344       |    0    |    0    |    0    |
|          |        zext_ln2088_3_fu_1359       |    0    |    0    |    0    |
|          |        zext_ln2088_4_fu_1368       |    0    |    0    |    0    |
|          |        zext_ln2088_5_fu_1377       |    0    |    0    |    0    |
|          |        zext_ln2088_6_fu_1388       |    0    |    0    |    0    |
|          |        zext_ln2088_7_fu_1397       |    0    |    0    |    0    |
|          |        zext_ln2088_9_fu_1412       |    0    |    0    |    0    |
|          |       zext_ln2088_10_fu_1421       |    0    |    0    |    0    |
|          |        zext_ln2088_8_fu_1446       |    0    |    0    |    0    |
|          |       zext_ln2088_11_fu_1450       |    0    |    0    |    0    |
|          |       zext_ln2088_12_fu_1472       |    0    |    0    |    0    |
|          |         zext_ln2089_fu_1477        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          trunc_ln54_fu_620         |    0    |    0    |    0    |
|          |         trunc_ln386_fu_636         |    0    |    0    |    0    |
|          |        trunc_ln386_3_fu_702        |    0    |    0    |    0    |
|          |         trunc_ln54_9_fu_722        |    0    |    0    |    0    |
|          |         trunc_ln1977_fu_766        |    0    |    0    |    0    |
|   trunc  |        trunc_ln386_4_fu_832        |    0    |    0    |    0    |
|          |        trunc_ln386_5_fu_874        |    0    |    0    |    0    |
|          |        trunc_ln54_10_fu_894        |    0    |    0    |    0    |
|          |        trunc_ln386_6_fu_1014       |    0    |    0    |    0    |
|          |        trunc_ln386_7_fu_1042       |    0    |    0    |    0    |
|          |        trunc_ln54_11_fu_1062       |    0    |    0    |    0    |
|          |        trunc_ln2087_fu_1349        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           trunc_ln_fu_640          |    0    |    0    |    0    |
|          |         trunc_ln54_6_fu_836        |    0    |    0    |    0    |
|partselect|         trunc_ln54_8_fu_971        |    0    |    0    |    0    |
|          |             tmp_fu_1296            |    0    |    0    |    0    |
|          |       trunc_ln2088_4_fu_1430       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            shl_ln_fu_679           |    0    |    0    |    0    |
|          |          challenge_fu_726          |    0    |    0    |    0    |
|          |       bitNumber_assign_fu_851      |    0    |    0    |    0    |
|          |         challenge_1_fu_898         |    0    |    0    |    0    |
|bitconcatenate|            tmp_21_fu_990           |    0    |    0    |    0    |
|          |           tmp_22_fu_1002           |    0    |    0    |    0    |
|          |     bitNumber_assign_3_fu_1018     |    0    |    0    |    0    |
|          |         challenge_2_fu_1066        |    0    |    0    |    0    |
|          |         or_ln2088_5_fu_1454        |    0    |    0    |    0    |
|          |           tmp_23_fu_1465           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |         sext_ln2077_fu_1205        |    0    |    0    |    0    |
|          |         sext_ln2082_fu_1259        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| bitselect|           tmp_47_fu_1318           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    0    |    0    |   1466  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln2053_reg_1601      |   15   |
|      add_ln2059_reg_1635      |   17   |
|      add_ln2072_reg_1666      |   15   |
|     add_ln2088_6_reg_1728     |   17   |
|     add_ln2088_8_reg_1733     |   17   |
|      add_ln2088_reg_1707      |   16   |
|      add_ln2089_reg_1768      |   16   |
|     bytesExpected_reg_1535    |   64   |
|         i_10_reg_1520         |    8   |
|         i_11_reg_1570         |    8   |
|           i_reg_1609          |    8   |
|      icmp_ln2058_reg_1643     |    1   |
|      icmp_ln2071_reg_1657     |    1   |
|      icmp_ln2076_reg_1676     |    1   |
|      icmp_ln2081_reg_1690     |    1   |
|   inputShareSize_2_reg_1546   |   64   |
|     inputShareSize_reg_426    |   64   |
|         loop_0_reg_449        |    6   |
|         loop_1_reg_472        |    6   |
|        loop_28_reg_1591       |    6   |
|        loop_29_reg_1647       |    6   |
|         loop_2_reg_520        |    6   |
|        loop_30_reg_1661       |    7   |
|        loop_31_reg_1680       |    5   |
|        loop_32_reg_1694       |    5   |
|        loop_33_reg_1743       |    5   |
|         loop_3_reg_532        |    7   |
|         loop_4_reg_543        |    5   |
|         loop_5_reg_555        |    5   |
|         loop_6_reg_567        |    5   |
|         loop_reg_1557         |    6   |
|      mul_ln1978_reg_1541      |   16   |
|        p_01_rec_reg_484       |   16   |
|          p_0_reg_591          |    1   |
|       p_sum5_pn_reg_578       |    8   |
|params_UnruhGWithout_1_reg_1492|    7   |
|params_transform_rea_1_reg_1487|    2   |
|        phi_mul_reg_508        |   15   |
|     round_assign_1_reg_461    |    8   |
|     round_assign_2_reg_496    |    8   |
|      round_assign_reg_438     |    8   |
|   sigBytesLen_cast1_reg_1497  |   64   |
|   sigBytes_addr_10_reg_1530   |   16   |
|    sigBytes_addr_1_reg_1596   |   16   |
|    sigBytes_addr_2_reg_1652   |   16   |
|    sigBytes_addr_3_reg_1671   |   16   |
|    sigBytes_addr_4_reg_1685   |   16   |
|    sigBytes_addr_5_reg_1699   |   16   |
|    sigBytes_addr_6_reg_1718   |   16   |
|    sigBytes_addr_7_reg_1723   |   16   |
|    sigBytes_addr_8_reg_1758   |   16   |
|    sigBytes_addr_9_reg_1763   |   16   |
|     sigBytes_addr_reg_1562    |   16   |
|    sigBytes_load_6_reg_1748   |    8   |
|    sigBytes_load_7_reg_1753   |    8   |
| sig_0_challengeBits_7_reg_1580|    6   |
| sig_0_challengeBits_9_reg_1614|    6   |
|    trunc_ln2088_4_reg_1738    |    2   |
|     trunc_ln386_4_reg_1575    |    2   |
|      trunc_ln386_reg_1525     |    2   |
|      trunc_ln54_reg_1505      |   17   |
|     zext_ln2053_1_reg_1625    |   14   |
|      zext_ln2059_reg_1619     |   13   |
|      zext_ln386_reg_1630      |    3   |
+-------------------------------+--------+
|             Total             |   823  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_223   |  p0  |  18  |  16  |   288  ||    89   |
|    grp_access_fu_223   |  p2  |   4  |   0  |    0   ||    21   |
|    grp_access_fu_244   |  p0  |   5  |   6  |   30   ||    27   |
| inputShareSize_reg_426 |  p0  |   2  |  64  |   128  ||    9    |
|     loop_0_reg_449     |  p0  |   2  |   6  |   12   ||    9    |
|     loop_1_reg_472     |  p0  |   2  |   6  |   12   ||    9    |
|    p_01_rec_reg_484    |  p0  |   2  |  16  |   32   ||    9    |
| round_assign_2_reg_496 |  p0  |   2  |   8  |   16   ||    9    |
|     phi_mul_reg_508    |  p0  |   2  |  15  |   30   ||    9    |
|     loop_2_reg_520     |  p0  |   2  |   6  |   12   ||    9    |
|     loop_4_reg_543     |  p0  |   2  |   5  |   10   ||    9    |
|     loop_5_reg_555     |  p0  |   2  |   5  |   10   ||    9    |
|    p_sum5_pn_reg_578   |  p0  |   2  |   8  |   16   |
|       p_0_reg_591      |  p0  |   2  |   1  |    2   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   598  || 20.0889 ||   218   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1466  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   218  |
|  Register |    -   |    -   |   823  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   20   |   823  |  1684  |
+-----------+--------+--------+--------+--------+
