=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 150 8 2 1 137
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 84 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 142 8 2 1 129
=====================  add6n.aag =====================
[LOG] Relation determinization time: 22.49 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 677 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 675 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 22.49/23 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.1/0 sec, 1.6/2 sec, 3.25/3 sec, 5.27/5 sec, 4.68/5 sec, 3.94/4 sec, 3.08/3 sec, 0.53/1 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 10.46/8 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.82/0.82 sec, 1.15/1.15 sec, 2.69/2.69 sec, 2.16/2.16 sec, 1.99/1.99 sec, 1.32/1.32 sec, 0.26/0.26 sec )
[LOG] Total clause minimization time: 12/15 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.77/0.77 sec, 2.1/2.1 sec, 2.57/2.57 sec, 2.52/2.52 sec, 1.94/1.94 sec, 1.76/1.76 sec, 0.27/0.27 sec )
[LOG] Total clause size reduction: 6428 --> 3630 (40 --> 4, 114 --> 20, 288 --> 74, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 74 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8949 --> 6.15254 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4.35294, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.625 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 22.49 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.81 sec (Real time) / 22.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 794 12 2 1 776
=====================  add6y.aag =====================
[LOG] Relation determinization time: 25.8 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 681 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 680 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.8/26 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.12/0 sec, 1.5/2 sec, 3.99/4 sec, 5.32/5 sec, 6.01/6 sec, 4.83/5 sec, 3.48/4 sec, 0.53/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 11.8/11 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.76/0.76 sec, 1.11/1.11 sec, 2.61/2.61 sec, 3.01/3.01 sec, 2.35/2.35 sec, 1.63/1.63 sec, 0.25/0.25 sec )
[LOG] Total clause minimization time: 13.98/15 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.74/0.74 sec, 2.88/2.88 sec, 2.71/2.71 sec, 2.99/2.99 sec, 2.48/2.48 sec, 1.85/1.85 sec, 0.28/0.28 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 25.8 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.08 sec (Real time) / 25.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 773 12 2 1 754
=====================  add8n.aag =====================
[LOG] Relation determinization time: 1227.38 sec CPU time.
[LOG] Relation determinization time: 1228 sec real time.
[LOG] Final circuit size: 4346 new AND gates.
[LOG] Size before ABC: 35908 AND gates.
[LOG] Size after ABC: 4344 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1227.3/1227 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.12/0 sec, 1.38/1 sec, 22.27/23 sec, 59.22/59 sec, 171.06/171 sec, 166.77/167 sec, 163.29/163 sec, 154.74/155 sec, 154.52/154 sec, 151.29/151 sec, 159.09/160 sec, 23.51/23 sec )
[LOG] Nr of iterations: 12617 (3, 7, 17, 37, 77, 157, 317, 5705, 2, 6, 16, 36, 76, 156, 316, 5689 )
[LOG] Total clause computation time: 616.96/619 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.57/0.57 sec, 11.79/11.79 sec, 30.79/30.79 sec, 96.58/96.58 sec, 86.28/86.28 sec, 79.14/79.14 sec, 76.41/76.41 sec, 76.44/76.44 sec, 74.5/74.5 sec, 78.32/78.32 sec, 6.04/6.04 sec )
[LOG] Total clause minimization time: 608.38/606 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.8/0.8 sec, 10.47/10.47 sec, 27.68/27.68 sec, 74.41/74.41 sec, 80.42/80.42 sec, 84.07/84.07 sec, 78.19/78.19 sec, 77.96/77.96 sec, 76.7/76.7 sec, 80.59/80.59 sec, 17.03/17.03 sec )
[LOG] Total clause size reduction: 208303 --> 123393 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2584, 108376 --> 83089, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2584 --> 2488, 82849 --> 31608 )
[LOG] Average clause size reduction: 16.5097 --> 9.7799 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 8.15142, 18.9967 --> 14.5642, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 8.17722 --> 7.87342, 14.563 --> 5.55599 )
[LOG] Overall execution time: 1227.38 sec CPU time.
[LOG] Overall execution time: 1228 sec real time.
Synthesis time: 1228.29 sec (Real time) / 1225.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.33 sec (Real time) / 1.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 4507 16 2 1 4483
=====================  add8y.aag =====================
[LOG] Relation determinization time: 198.34 sec CPU time.
[LOG] Relation determinization time: 199 sec real time.
[LOG] Final circuit size: 3603 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3601 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 198.33/198 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.12/0 sec, 1.19/1 sec, 22.83/23 sec, 55.31/56 sec, 15.02/15 sec, 19.31/19 sec, 18.8/19 sec, 16.14/16 sec, 14.96/15 sec, 8.04/8 sec, 14.86/15 sec, 11.72/11 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 98.1/101 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.6/0.6 sec, 11.51/11.51 sec, 29.6/29.6 sec, 5.58/5.58 sec, 9.63/9.63 sec, 9.32/9.32 sec, 7.95/7.95 sec, 7.42/7.42 sec, 3.84/3.84 sec, 7/7 sec, 5.57/5.57 sec )
[LOG] Total clause minimization time: 100/97 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.58/0.58 sec, 11.3/11.3 sec, 25.62/25.62 sec, 9.43/9.43 sec, 9.68/9.68 sec, 9.47/9.47 sec, 8.17/8.17 sec, 7.53/7.53 sec, 4.19/4.19 sec, 7.83/7.83 sec, 6.14/6.14 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 198.34 sec CPU time.
[LOG] Overall execution time: 199 sec real time.
Synthesis time: 199.08 sec (Real time) / 198.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.26 sec (Real time) / 1.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3728 16 2 1 3704
=====================  add10n.aag =====================
[LOG] Relation determinization time: 1511.13 sec CPU time.
[LOG] Relation determinization time: 1514 sec real time.
[LOG] Final circuit size: 15685 new AND gates.
[LOG] Size before ABC: 51521 AND gates.
[LOG] Size after ABC: 15683 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1511.06/1511 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.11/0 sec, 1.36/2 sec, 23.44/23 sec, 56.66/57 sec, 98.72/98 sec, 105/105 sec, 129.13/129 sec, 130.87/131 sec, 128.07/128 sec, 129.99/130 sec, 127.67/128 sec, 117.15/117 sec, 128.27/128 sec, 132.87/133 sec, 127.34/128 sec, 74.35/74 sec )
[LOG] Nr of iterations: 10732 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2907, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2776 )
[LOG] Total clause computation time: 715.02/713 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.63/0.63 sec, 11.38/11.38 sec, 28.97/28.97 sec, 49.09/49.09 sec, 52.87/52.87 sec, 63.88/63.88 sec, 65.15/65.15 sec, 62.08/62.08 sec, 62.82/62.82 sec, 61.38/61.38 sec, 56.64/56.64 sec, 60.81/60.81 sec, 62.73/62.73 sec, 53.9/53.9 sec, 22.6/22.6 sec )
[LOG] Total clause minimization time: 793.17/795 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.73/0.73 sec, 12.04/12.04 sec, 27.6/27.6 sec, 49.39/49.39 sec, 51.28/51.28 sec, 65.19/65.19 sec, 65.67/65.67 sec, 65.94/65.94 sec, 67.1/67.1 sec, 66.21/66.21 sec, 60.38/60.38 sec, 67.29/67.29 sec, 69.95/69.95 sec, 73.07/73.07 sec, 51.25/51.25 sec )
[LOG] Total clause size reduction: 184315 --> 108744 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2584, 15900 --> 5624, 30624 --> 12536, 66838 --> 34667, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2584 --> 2488, 5624 --> 5624, 12536 --> 12536, 32067 --> 29061 )
[LOG] Average clause size reduction: 17.1743 --> 10.1327 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 8.15142, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.9921 --> 11.9254, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 8.17722 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 11.5515 --> 10.4687 )
[LOG] Overall execution time: 1511.13 sec CPU time.
[LOG] Overall execution time: 1514 sec real time.
Synthesis time: 1513.86 sec (Real time) / 1508.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.44 sec (Real time) / 2.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.23 sec (Real time) / 6.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15890 20 2 1 15860
=====================  add10y.aag =====================
[LOG] Relation determinization time: 1365.66 sec CPU time.
[LOG] Relation determinization time: 1368 sec real time.
[LOG] Final circuit size: 15679 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15677 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1365.6/1365 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.11/0 sec, 1.55/1 sec, 23/23 sec, 64.72/65 sec, 95.25/95 sec, 100.64/101 sec, 111.47/112 sec, 124.39/124 sec, 122.87/123 sec, 120.53/120 sec, 116.6/117 sec, 87.39/87 sec, 117.55/118 sec, 108.64/108 sec, 96.79/97 sec, 74.06/74 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 652.62/657 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.78/0.78 sec, 11.62/11.62 sec, 33.99/33.99 sec, 48.9/48.9 sec, 51.09/51.09 sec, 49.57/49.57 sec, 63.29/63.29 sec, 59.81/59.81 sec, 59.87/59.87 sec, 56.81/56.81 sec, 42.29/42.29 sec, 58.46/58.46 sec, 51.54/51.54 sec, 41.82/41.82 sec, 22.7/22.7 sec )
[LOG] Total clause minimization time: 710.3/707 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.76/0.76 sec, 11.36/11.36 sec, 30.64/30.64 sec, 46.15/46.15 sec, 48.72/48.72 sec, 61.85/61.85 sec, 61.06/61.06 sec, 62.99/62.99 sec, 60.59/60.59 sec, 59.75/59.75 sec, 45.03/45.03 sec, 58.94/58.94 sec, 56.9/56.9 sec, 54.66/54.66 sec, 50.83/50.83 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 1365.66 sec CPU time.
[LOG] Overall execution time: 1368 sec real time.
Synthesis time: 1368.49 sec (Real time) / 1362.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.78 sec (Real time) / 2.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.86 sec (Real time) / 7.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15838 20 2 1 15808
=====================  add12n.aag =====================
Command terminated by signal 11
Synthesis time: 2738.12 sec (Real time) / 2717.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  add12y.aag =====================
[LOG] Relation determinization time: 6730.61 sec CPU time.
[LOG] Relation determinization time: 6740 sec real time.
[LOG] Final circuit size: 68236 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 68235 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 6730.14/6730 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.13/0 sec, 1.56/2 sec, 19.55/20 sec, 49.29/49 sec, 95.3/95 sec, 98.9/99 sec, 119.88/120 sec, 234.74/235 sec, 507.5/507 sec, 503.82/504 sec, 517.29/517 sec, 585.01/585 sec, 393.46/394 sec, 451.45/451 sec, 353.68/354 sec, 380.85/381 sec, 441.46/441 sec, 484.54/485 sec, 635.11/635 sec, 856.58/856 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 2609.08/2615 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.78/0.78 sec, 10.03/10.03 sec, 25.87/25.87 sec, 48.62/48.62 sec, 51.49/51.49 sec, 62.68/62.68 sec, 134.52/134.52 sec, 194.41/194.41 sec, 228.53/228.53 sec, 178.79/178.79 sec, 212.95/212.95 sec, 181.46/181.46 sec, 189.98/189.98 sec, 198.87/198.87 sec, 203.09/203.09 sec, 198.35/198.35 sec, 184.95/184.95 sec, 160.32/160.32 sec, 143.3/143.3 sec )
[LOG] Total clause minimization time: 4060.71/4061 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.76/0.76 sec, 9.52/9.52 sec, 23.33/23.33 sec, 46.4/46.4 sec, 46.72/46.72 sec, 54.45/54.45 sec, 83.44/83.44 sec, 312.83/312.83 sec, 275.06/275.06 sec, 338.26/338.26 sec, 371.74/371.74 sec, 211.63/211.63 sec, 260.88/260.88 sec, 153.99/153.99 sec, 176.35/176.35 sec, 240.23/240.23 sec, 294.53/294.53 sec, 464.55/464.55 sec, 695.96/695.96 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 6730.61 sec CPU time.
[LOG] Overall execution time: 6740 sec real time.
Synthesis time: 6739.29 sec (Real time) / 6671.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.77 sec (Real time) / 11.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 166.79 sec (Real time) / 166.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 68430 24 2 1 68393
=====================  add14n.aag =====================
Command terminated by signal 11
Synthesis time: 5558.83 sec (Real time) / 5551.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9964.82 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9992.27 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9992.77 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.57 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.17 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.43 sec (Real time) / 6.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.21 sec (Real time) / 4.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1120.19 sec (Real time) / 1113.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1842.00 sec (Real time) / 1832.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.11 sec (Real time) / 1.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9969.45 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.01 sec (Real time) / 1.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9970.34 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 983.08 sec (Real time) / 977.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.20 sec (Real time) / 9971.92 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/1 sec (0.02/1 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.07/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/1 sec (0/1 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 1.95 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.92/2 sec (0.08/0 sec, 0.47/0 sec, 1/1 sec, 0.14/0 sec, 0.05/1 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.74/2 sec (0.02/0.02 sec, 0.46/0.46 sec, 0.99/0.99 sec, 0.13/0.13 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.95 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.15 sec (Real time) / 2.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 2.08 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.08/2 sec (0.05/0 sec, 0.68/1 sec, 1.01/1 sec, 0.15/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.95/2 sec (0.05/0.05 sec, 0.66/0.66 sec, 0.99/0.99 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.08 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.32 sec (Real time) / 2.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 1.76 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.75/2 sec (0.05/1 sec, 0.43/0 sec, 0.95/1 sec, 0.12/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.58/2 sec (0.04/0.04 sec, 0.41/0.41 sec, 0.94/0.94 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.76 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.95 sec (Real time) / 1.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 1.72 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.72/1 sec (0.05/0 sec, 0.41/0 sec, 0.98/1 sec, 0.12/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.55/1 sec (0/0 sec, 0.41/0.41 sec, 0.96/0.96 sec, 0.11/0.11 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.72 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.91 sec (Real time) / 1.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 162.01 sec CPU time.
[LOG] Relation determinization time: 162 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 161.22/160 sec (2.57/2 sec, 84.48/85 sec, 36.86/37 sec, 15.68/15 sec, 3.4/4 sec, 1.96/2 sec, 2.53/2 sec, 1.74/2 sec, 1.72/2 sec, 1.77/2 sec, 1.81/2 sec, 1.9/1 sec, 1.93/1 sec, 2.03/2 sec, 0.74/0 sec, 0.09/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 154.53/157 sec (1.17/1.17 sec, 84.13/84.13 sec, 36.46/36.46 sec, 15.28/15.28 sec, 2.99/2.99 sec, 1.58/1.58 sec, 2.15/2.15 sec, 1.38/1.38 sec, 1.35/1.35 sec, 1.4/1.4 sec, 1.46/1.46 sec, 1.52/1.52 sec, 1.58/1.58 sec, 1.65/1.65 sec, 0.42/0.42 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.38/0 sec (0.37/0.37 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 162.02 sec CPU time.
[LOG] Overall execution time: 162 sec real time.
Synthesis time: 162.20 sec (Real time) / 160.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 212.46 sec CPU time.
[LOG] Relation determinization time: 212 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 211.25/211 sec (3.4/3 sec, 94.3/95 sec, 51.74/51 sec, 20.33/21 sec, 7.92/8 sec, 4.11/4 sec, 5.29/5 sec, 3.15/4 sec, 2.97/3 sec, 3.09/3 sec, 3.18/3 sec, 3.24/3 sec, 3.4/4 sec, 3.48/3 sec, 1.52/1 sec, 0.11/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10457 (10442, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 202.05/203 sec (1.75/1.75 sec, 93.84/93.84 sec, 51.19/51.19 sec, 19.76/19.76 sec, 7.41/7.41 sec, 3.57/3.57 sec, 4.78/4.78 sec, 2.6/2.6 sec, 2.47/2.47 sec, 2.53/2.53 sec, 2.63/2.63 sec, 2.72/2.72 sec, 2.83/2.83 sec, 2.92/2.92 sec, 1.04/1.04 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.38/1 sec (0.38/0.38 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 490741 --> 168665 (490727 --> 168664, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9294 --> 16.1294 (46.9955 --> 16.1525, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 212.46 sec CPU time.
[LOG] Overall execution time: 213 sec real time.
Synthesis time: 212.65 sec (Real time) / 210.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 150.71 sec CPU time.
[LOG] Relation determinization time: 151 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 149.93/149 sec (2.2/2 sec, 72.61/72 sec, 41.94/42 sec, 11.61/12 sec, 3.31/3 sec, 1.86/1 sec, 2.54/3 sec, 1.75/2 sec, 1.72/2 sec, 1.75/1 sec, 1.85/2 sec, 1.91/2 sec, 1.98/2 sec, 2.06/2 sec, 0.75/1 sec, 0.08/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 143.52/141 sec (1.06/1.06 sec, 72.3/72.3 sec, 41.58/41.58 sec, 11.24/11.24 sec, 2.96/2.96 sec, 1.52/1.52 sec, 2.16/2.16 sec, 1.37/1.37 sec, 1.33/1.33 sec, 1.39/1.39 sec, 1.45/1.45 sec, 1.51/1.51 sec, 1.58/1.58 sec, 1.66/1.66 sec, 0.41/0.41 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.42/0 sec (0.42/0.42 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 150.72 sec CPU time.
[LOG] Overall execution time: 151 sec real time.
Synthesis time: 150.90 sec (Real time) / 149.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 125.67 sec CPU time.
[LOG] Relation determinization time: 125 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 124.8/124 sec (2.22/2 sec, 67.63/67 sec, 22.34/22 sec, 11.4/11 sec, 3.25/4 sec, 1.88/2 sec, 2.51/2 sec, 1.73/2 sec, 1.7/2 sec, 1.74/1 sec, 1.8/2 sec, 1.82/2 sec, 1.96/2 sec, 2/2 sec, 0.73/1 sec, 0.08/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 118.5/115 sec (1.03/1.03 sec, 67.31/67.31 sec, 21.96/21.96 sec, 11.02/11.02 sec, 2.9/2.9 sec, 1.51/1.51 sec, 2.14/2.14 sec, 1.36/1.36 sec, 1.33/1.33 sec, 1.39/1.39 sec, 1.44/1.44 sec, 1.51/1.51 sec, 1.56/1.56 sec, 1.63/1.63 sec, 0.41/0.41 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.37/0 sec (0.37/0.37 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 125.68 sec CPU time.
[LOG] Overall execution time: 125 sec real time.
Synthesis time: 125.86 sec (Real time) / 124.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 870.7 sec CPU time.
[LOG] Relation determinization time: 870 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 861.88/864 sec (26.65/26 sec, 272.49/273 sec, 119.23/120 sec, 87.7/88 sec, 49.35/50 sec, 33.34/34 sec, 23.72/24 sec, 23.31/24 sec, 24.94/25 sec, 25.12/25 sec, 26.09/26 sec, 27.22/27 sec, 28.32/28 sec, 28.73/29 sec, 28.16/28 sec, 28.69/29 sec, 8.7/8 sec, 0.11/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 826.32/825 sec (12.48/12.48 sec, 271.08/271.08 sec, 117.91/117.91 sec, 86.35/86.35 sec, 48.04/48.04 sec, 32.04/32.04 sec, 22.44/22.44 sec, 22.04/22.04 sec, 23.62/23.62 sec, 23.82/23.82 sec, 24.76/24.76 sec, 25.89/25.89 sec, 26.95/26.95 sec, 27.36/27.36 sec, 26.8/26.8 sec, 27.32/27.32 sec, 7.42/7.42 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.81/1 sec (1.8/1.8 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 870.72 sec CPU time.
[LOG] Overall execution time: 870 sec real time.
Synthesis time: 870.89 sec (Real time) / 852.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 796.05 sec CPU time.
[LOG] Relation determinization time: 796 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 786.75/788 sec (26.8/26 sec, 205.95/206 sec, 124.61/124 sec, 87.71/88 sec, 35.89/36 sec, 30.26/30 sec, 23.92/24 sec, 23.47/24 sec, 25.07/25 sec, 25.27/25 sec, 26.22/26 sec, 27.24/28 sec, 28.36/29 sec, 28.53/29 sec, 29.54/30 sec, 29.09/29 sec, 8.69/9 sec, 0.12/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 750.65/749 sec (12.86/12.86 sec, 204.48/204.48 sec, 123.28/123.28 sec, 86.4/86.4 sec, 34.51/34.51 sec, 28.91/28.91 sec, 22.57/22.57 sec, 22.14/22.14 sec, 23.69/23.69 sec, 23.92/23.92 sec, 24.84/24.84 sec, 25.89/25.89 sec, 26.95/26.95 sec, 27.11/27.11 sec, 28.1/28.1 sec, 27.59/27.59 sec, 7.41/7.41 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.82/2 sec (1.82/1.82 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 796.07 sec CPU time.
[LOG] Overall execution time: 796 sec real time.
Synthesis time: 796.24 sec (Real time) / 780.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 6
Synthesis time: 9184.11 sec (Real time) / 8569.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mv20y.aag =====================
[LOG] Relation determinization time: 9831.57 sec CPU time.
[LOG] Relation determinization time: 9831 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9783.23/9780 sec (1116.74/1117 sec, 5248.24/5248 sec, 1633.85/1634 sec, 420.78/420 sec, 193.03/193 sec, 133.14/133 sec, 139.71/140 sec, 68.51/68 sec, 71.6/71 sec, 78.36/78 sec, 66.58/66 sec, 77.3/77 sec, 81.09/81 sec, 76.82/77 sec, 95.06/95 sec, 72.53/72 sec, 98.48/98 sec, 79.66/80 sec, 31.3/31 sec, 0.43/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 131092 (131073, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 8979.43/9003 sec (432.42/432.42 sec, 5241.01/5241.01 sec, 1627.14/1627.14 sec, 414.05/414.05 sec, 186.44/186.44 sec, 126.54/126.54 sec, 133.13/133.13 sec, 61.86/61.86 sec, 65.33/65.33 sec, 71.99/71.99 sec, 59.9/59.9 sec, 70.6/70.6 sec, 74.41/74.41 sec, 70.08/70.08 sec, 88.31/88.31 sec, 65.68/65.68 sec, 91.88/91.88 sec, 72.7/72.7 sec, 25.96/25.96 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 22.73/24 sec (22.72/22.72 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7733266 --> 2359297 (7733248 --> 2359296, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.9911 --> 17.9973 (58.9995 --> 17.9999, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 9831.62 sec CPU time.
[LOG] Overall execution time: 9831 sec real time.
Synthesis time: 9831.38 sec (Real time) / 9217.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 324 19 21 1 284
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 11
Synthesis time: 4427.66 sec (Real time) / 3987.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5850.00 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5760.29 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.00 sec (Real time) / 5705.71 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 107 --> 36 (16 --> 2, 35 --> 9, 18 --> 3, 20 --> 4, 2 --> 2, 9 --> 9, 3 --> 3, 4 --> 4 )
[LOG] Average clause size reduction: 3.34375 --> 1.125 (5.33333 --> 0.666667, 5.83333 --> 1.5, 4.5 --> 0.75, 4 --> 0.8, 1 --> 1, 1.8 --> 1.8, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 32.58 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 449 new AND gates.
[LOG] Size before ABC: 1260 AND gates.
[LOG] Size after ABC: 448 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.56/32 sec (0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.21/0 sec, 1.51/1 sec, 12.91/13 sec, 8.03/8 sec, 1.53/2 sec, 2.12/2 sec, 2.19/2 sec, 1.46/2 sec, 0.81/0 sec, 0.43/1 sec, 0.7/1 sec, 0.61/0 sec )
[LOG] Nr of iterations: 587 (3, 6, 15, 49, 76, 91, 38, 23, 2, 5, 13, 47, 74, 90, 34, 21 )
[LOG] Total clause computation time: 18.57/20 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.74/0.74 sec, 6.41/6.41 sec, 7.45/7.45 sec, 0.28/0.28 sec, 0.94/0.94 sec, 1.05/1.05 sec, 0.73/0.73 sec, 0.33/0.33 sec, 0.17/0.17 sec, 0.24/0.24 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 13.95/12 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.1/0.1 sec, 0.77/0.77 sec, 6.49/6.49 sec, 0.58/0.58 sec, 1.25/1.25 sec, 1.18/1.18 sec, 1.14/1.14 sec, 0.73/0.73 sec, 0.48/0.48 sec, 0.26/0.26 sec, 0.45/0.45 sec, 0.52/0.52 sec )
[LOG] Total clause size reduction: 5018 --> 2945 (32 --> 2, 75 --> 12, 196 --> 56, 624 --> 289, 900 --> 462, 990 --> 589, 370 --> 184, 198 --> 91, 2 --> 2, 12 --> 12, 50 --> 46, 281 --> 247, 454 --> 369, 589 --> 430, 160 --> 108, 85 --> 46 )
[LOG] Average clause size reduction: 8.54855 --> 5.01704 (10.6667 --> 0.666667, 12.5 --> 2, 13.0667 --> 3.73333, 12.7347 --> 5.89796, 11.8421 --> 6.07895, 10.8791 --> 6.47253, 9.73684 --> 4.84211, 8.6087 --> 3.95652, 1 --> 1, 2.4 --> 2.4, 3.84615 --> 3.53846, 5.97872 --> 5.25532, 6.13514 --> 4.98649, 6.54444 --> 4.77778, 4.70588 --> 3.17647, 4.04762 --> 2.19048 )
[LOG] Overall execution time: 32.58 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.84 sec (Real time) / 32.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 592 8 0 1 577
=====================  mult5.aag =====================
[LOG] Relation determinization time: 1344.98 sec CPU time.
[LOG] Relation determinization time: 1345 sec real time.
[LOG] Final circuit size: 2266 new AND gates.
[LOG] Size before ABC: 8408 AND gates.
[LOG] Size after ABC: 2265 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1344.95/1345 sec (0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.26/0 sec, 7.77/8 sec, 16.48/17 sec, 37.17/37 sec, 106.47/106 sec, 115.52/116 sec, 132.71/132 sec, 115.08/115 sec, 121.31/122 sec, 125.79/126 sec, 121.3/121 sec, 119.78/120 sec, 115.73/115 sec, 114.81/115 sec, 65.92/66 sec, 28.78/29 sec )
[LOG] Nr of iterations: 2910 (3, 6, 16, 48, 223, 308, 337, 257, 191, 108, 2, 5, 14, 46, 222, 303, 329, 246, 178, 68 )
[LOG] Total clause computation time: 677.21/675 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.16/0.16 sec, 5.57/5.57 sec, 9.03/9.03 sec, 20.16/20.16 sec, 51.8/51.8 sec, 57.78/57.78 sec, 65.58/65.58 sec, 55.04/55.04 sec, 59.96/59.96 sec, 63.45/63.45 sec, 59.81/59.81 sec, 58.8/58.8 sec, 57.46/57.46 sec, 58/58 sec, 42.53/42.53 sec, 12.05/12.05 sec )
[LOG] Total clause minimization time: 667.42/670 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.1/0.1 sec, 2.19/2.19 sec, 7.44/7.44 sec, 16.98/16.98 sec, 54.64/54.64 sec, 57.71/57.71 sec, 67.12/67.12 sec, 60.03/60.03 sec, 61.33/61.33 sec, 62.32/62.32 sec, 61.46/61.46 sec, 60.96/60.96 sec, 58.23/58.23 sec, 56.79/56.79 sec, 23.37/23.37 sec, 16.71/16.71 sec )
[LOG] Total clause size reduction: 32635 --> 20884 (40 --> 2, 95 --> 12, 270 --> 62, 799 --> 290, 3552 --> 1966, 4605 --> 2738, 4704 --> 2918, 3328 --> 2188, 2280 --> 1540, 1177 --> 760, 2 --> 2, 12 --> 12, 56 --> 51, 282 --> 246, 1966 --> 1543, 2697 --> 2084, 2848 --> 2172, 2088 --> 1394, 1420 --> 695, 414 --> 209 )
[LOG] Average clause size reduction: 11.2148 --> 7.17663 (13.3333 --> 0.666667, 15.8333 --> 2, 16.875 --> 3.875, 16.6458 --> 6.04167, 15.9283 --> 8.81614, 14.9513 --> 8.88961, 13.9585 --> 8.65875, 12.9494 --> 8.51362, 11.9372 --> 8.06283, 10.8981 --> 7.03704, 1 --> 1, 2.4 --> 2.4, 4 --> 3.64286, 6.13043 --> 5.34783, 8.85586 --> 6.95045, 8.90099 --> 6.87789, 8.65653 --> 6.60182, 8.4878 --> 5.66667, 7.97753 --> 3.90449, 6.08824 --> 3.07353 )
[LOG] Overall execution time: 1344.98 sec CPU time.
[LOG] Overall execution time: 1345 sec real time.
Synthesis time: 1345.47 sec (Real time) / 1345.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.34 sec (Real time) / 1.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.44 sec (Real time) / 0.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2502 10 0 1 2483
=====================  mult6.aag =====================
[LOG] Relation determinization time: 2491.33 sec CPU time.
[LOG] Relation determinization time: 2494 sec real time.
[LOG] Final circuit size: 10554 new AND gates.
[LOG] Size before ABC: 50512 AND gates.
[LOG] Size after ABC: 10553 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 2491.1/2491 sec (0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.28/1 sec, 4.54/4 sec, 62.27/63 sec, 149.88/149 sec, 159.41/160 sec, 154.49/154 sec, 156.34/157 sec, 152.08/152 sec, 137.06/137 sec, 135.35/135 sec, 131.56/132 sec, 132.11/132 sec, 136.5/136 sec, 148.18/149 sec, 151.92/151 sec, 154.34/155 sec, 147.35/147 sec, 136.49/137 sec, 130.45/130 sec, 110.4/110 sec )
[LOG] Nr of iterations: 14112 (3, 6, 15, 48, 225, 837, 1201, 1300, 1157, 974, 1021, 360, 2, 5, 13, 46, 222, 836, 1200, 1293, 1147, 952, 1017, 232 )
[LOG] Total clause computation time: 1192.92/1191 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.17/0.17 sec, 3.14/3.14 sec, 34.86/34.86 sec, 73.63/73.63 sec, 80.05/80.05 sec, 77.27/77.27 sec, 78.32/78.32 sec, 76.26/76.26 sec, 68.91/68.91 sec, 69.49/69.49 sec, 65.92/65.92 sec, 65.82/65.82 sec, 66.36/66.36 sec, 66.24/66.24 sec, 65.06/65.06 sec, 64.06/64.06 sec, 62.76/62.76 sec, 60.52/60.52 sec, 60.94/60.94 sec, 53.09/53.09 sec )
[LOG] Total clause minimization time: 1292.48/1296 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.1/0.1 sec, 1.38/1.38 sec, 27.28/27.28 sec, 76/76 sec, 79.02/79.02 sec, 76.7/76.7 sec, 77.29/77.29 sec, 75.33/75.33 sec, 68.04/68.04 sec, 65.8/65.8 sec, 65.56/65.56 sec, 66.21/66.21 sec, 69.97/69.97 sec, 81.62/81.62 sec, 86.44/86.44 sec, 89.65/89.65 sec, 84.12/84.12 sec, 75.59/75.59 sec, 69.1/69.1 sec, 57.24/57.24 sec )
[LOG] Total clause size reduction: 190984 --> 125841 (48 --> 2, 115 --> 12, 308 --> 56, 987 --> 290, 4480 --> 1988, 15884 --> 8915, 21600 --> 12916, 22083 --> 14059, 18496 --> 12313, 14595 --> 10243, 14280 --> 11102, 4667 --> 3433, 2 --> 2, 12 --> 12, 50 --> 46, 282 --> 246, 1968 --> 1558, 8915 --> 7299, 12916 --> 10542, 13986 --> 10975, 12203 --> 8533, 9984 --> 6191, 11066 --> 4272, 2057 --> 836 )
[LOG] Average clause size reduction: 13.5334 --> 8.9173 (16 --> 0.666667, 19.1667 --> 2, 20.5333 --> 3.73333, 20.5625 --> 6.04167, 19.9111 --> 8.83556, 18.9773 --> 10.6511, 17.985 --> 10.7544, 16.9869 --> 10.8146, 15.9862 --> 10.6422, 14.9846 --> 10.5164, 13.9863 --> 10.8737, 12.9639 --> 9.53611, 1 --> 1, 2.4 --> 2.4, 3.84615 --> 3.53846, 6.13043 --> 5.34783, 8.86486 --> 7.01802, 10.6639 --> 8.73086, 10.7633 --> 8.785, 10.8167 --> 8.48801, 10.6391 --> 7.43941, 10.4874 --> 6.50315, 10.881 --> 4.20059, 8.86638 --> 3.60345 )
[LOG] Overall execution time: 2491.33 sec CPU time.
[LOG] Overall execution time: 2494 sec real time.
Synthesis time: 2493.40 sec (Real time) / 2491.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.40 sec (Real time) / 4.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.08 sec (Real time) / 5.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 10899 12 0 1 10876
=====================  mult7.aag =====================
[LOG] Relation determinization time: 9805.45 sec CPU time.
[LOG] Relation determinization time: 9812 sec real time.
[LOG] Final circuit size: 53988 new AND gates.
[LOG] Size before ABC: 298937 AND gates.
[LOG] Size after ABC: 53988 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 9802.83/9804 sec (0.01/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/1 sec, 0.46/0 sec, 5.75/6 sec, 71/71 sec, 183.89/184 sec, 213.76/213 sec, 285.57/286 sec, 306.7/307 sec, 353.51/354 sec, 368.95/369 sec, 320.75/321 sec, 211.82/211 sec, 224.54/225 sec, 228.31/228 sec, 237.18/237 sec, 260.37/261 sec, 350.07/350 sec, 869.2/869 sec, 1032.47/1033 sec, 1063.22/1063 sec, 960.13/960 sec, 802.5/802 sec, 721.88/722 sec, 503.92/504 sec, 226.74/227 sec )
[LOG] Nr of iterations: 69077 (3, 6, 15, 56, 212, 806, 3934, 5291, 5529, 5030, 4620, 4682, 3560, 1063, 2, 5, 14, 55, 211, 805, 3932, 5287, 5527, 5022, 4617, 4618, 3511, 664 )
[LOG] Total clause computation time: 3020.72/3011 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.29/0.29 sec, 3.72/3.72 sec, 37.1/37.1 sec, 93.57/93.57 sec, 111.29/111.29 sec, 142.04/142.04 sec, 153.09/153.09 sec, 179.94/179.94 sec, 187.08/187.08 sec, 161.33/161.33 sec, 92.63/92.63 sec, 108.77/108.77 sec, 113.91/113.91 sec, 116.53/116.53 sec, 121.61/121.61 sec, 124.74/124.74 sec, 172.17/172.17 sec, 178.26/178.26 sec, 195.93/195.93 sec, 175.14/175.14 sec, 167.08/167.08 sec, 172.04/172.04 sec, 135.5/135.5 sec, 76.89/76.89 sec )
[LOG] Total clause minimization time: 6569.16/6586 sec (0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.16/0.16 sec, 1.96/1.96 sec, 33.58/33.58 sec, 88.19/88.19 sec, 94.63/94.63 sec, 129.92/129.92 sec, 136.59/136.59 sec, 155.86/155.86 sec, 165.01/165.01 sec, 152.39/152.39 sec, 118.81/118.81 sec, 115.32/115.32 sec, 113.92/113.92 sec, 119.99/119.99 sec, 137.56/137.56 sec, 221.93/221.93 sec, 681.52/681.52 sec, 834.07/834.07 sec, 846.51/846.51 sec, 765.32/765.32 sec, 618.47/618.47 sec, 532.19/532.19 sec, 356.94/356.94 sec, 148.26/148.26 sec )
[LOG] Total clause size reduction: 1105913 --> 747069 (56 --> 2, 135 --> 12, 364 --> 56, 1375 --> 368, 5064 --> 1750, 18515 --> 8668, 86526 --> 51479, 111090 --> 69705, 110560 --> 71773, 95551 --> 64525, 83142 --> 59683, 79577 --> 61172, 56944 --> 46530, 15930 --> 12409, 2 --> 2, 12 --> 12, 56 --> 50, 368 --> 295, 1750 --> 1482, 8668 --> 7121, 51465 --> 40741, 69663 --> 55817, 71758 --> 56349, 64420 --> 47794, 59653 --> 38244, 60227 --> 31473, 45858 --> 16643, 7184 --> 2914 )
[LOG] Average clause size reduction: 16.0099 --> 10.815 (18.6667 --> 0.666667, 22.5 --> 2, 24.2667 --> 3.73333, 24.5536 --> 6.57143, 23.8868 --> 8.25472, 22.9715 --> 10.7543, 21.9944 --> 13.0857, 20.996 --> 13.1743, 19.9964 --> 12.9812, 18.9962 --> 12.828, 17.9961 --> 12.9184, 16.9964 --> 13.0654, 15.9955 --> 13.0702, 14.9859 --> 11.6736, 1 --> 1, 2.4 --> 2.4, 4 --> 3.57143, 6.69091 --> 5.36364, 8.29384 --> 7.0237, 10.7677 --> 8.84596, 13.0888 --> 10.3614, 13.1763 --> 10.5574, 12.9832 --> 10.1952, 12.8276 --> 9.51693, 12.9203 --> 8.2833, 13.0418 --> 6.81529, 13.0612 --> 4.74024, 10.8193 --> 4.38855 )
[LOG] Overall execution time: 9805.45 sec CPU time.
[LOG] Overall execution time: 9812 sec real time.
Synthesis time: 9811.58 sec (Real time) / 9796.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 36.40 sec (Real time) / 36.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 138.90 sec (Real time) / 138.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 54471 14 0 1 54443
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9980.24 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9561.36 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9527.94 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.06/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0.06/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.27 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.27/0 sec (0.25/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.2/0 sec (0.2/0.2 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.27 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.25 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/1 sec (0.23/1 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.19/1 sec (0.19/0.19 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.25 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/1 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.27 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.25/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.27 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/1 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.4 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.38/0 sec (0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.06/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.12/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.4 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.59 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.53/1 sec (0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.08/1 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.14/1 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.59 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.28 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.25/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.28 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.83 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.77/0 sec (0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.11/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.21/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.83 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.01 sec (Real time) / 0.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.42/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.13 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.05/1 sec (0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.14/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/1 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.28/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.13 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.35 sec (Real time) / 1.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.52 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.48/1 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.05/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.52 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.54 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.4/1 sec (0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.16/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.36/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.54 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.73 sec (Real time) / 1.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.68 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.63/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.07/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/1 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.68 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 2.88 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 49 new AND gates.
[LOG] Size before ABC: 102 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.85/3 sec (0.06/0 sec, 0.04/0 sec, 0.11/0 sec, 0.65/1 sec, 0.32/0 sec, 0.66/1 sec, 0.23/0 sec, 0.28/0 sec, 0.15/0 sec, 0.1/1 sec, 0.13/0 sec, 0.12/0 sec )
[LOG] Nr of iterations: 187 (11, 21, 49, 17, 23, 9, 6, 16, 10, 1, 20, 4 )
[LOG] Total clause computation time: 1.29/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.36/0.36 sec, 0.18/0.18 sec, 0.35/0.35 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0/0 sec, 0.05/0.05 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 1.51/3 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.27/0.27 sec, 0.14/0.14 sec, 0.3/0.3 sec, 0.12/0.12 sec, 0.18/0.18 sec, 0.1/0.1 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.1/0.1 sec )
[LOG] Total clause size reduction: 3928 --> 1030 (320 --> 26, 620 --> 150, 1440 --> 430, 464 --> 153, 616 --> 127, 216 --> 43, 11 --> 8, 88 --> 35, 42 --> 18, 2 --> 0, 98 --> 33, 11 --> 7 )
[LOG] Average clause size reduction: 21.0053 --> 5.50802 (29.0909 --> 2.36364, 29.5238 --> 7.14286, 29.3878 --> 8.77551, 27.2941 --> 9, 26.7826 --> 5.52174, 24 --> 4.77778, 1.83333 --> 1.33333, 5.5 --> 2.1875, 4.2 --> 1.8, 2 --> 0, 4.9 --> 1.65, 2.75 --> 1.75 )
[LOG] Overall execution time: 2.88 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.12 sec (Real time) / 2.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 214 5 21 1 183
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 38.14 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 395 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 38.08/38 sec (0.24/1 sec, 0.45/0 sec, 0.59/1 sec, 1.52/1 sec, 2.54/3 sec, 5.09/5 sec, 14.47/14 sec, 4.49/5 sec, 3.1/3 sec, 2.43/2 sec, 0.89/1 sec, 1.27/1 sec, 0.56/1 sec, 0.44/0 sec )
[LOG] Nr of iterations: 503 (11, 29, 77, 44, 35, 108, 7, 8, 24, 26, 22, 10, 96, 6 )
[LOG] Total clause computation time: 19.06/18 sec (0.18/0.18 sec, 0.15/0.15 sec, 0.21/0.21 sec, 0.61/0.61 sec, 1.24/1.24 sec, 2.45/2.45 sec, 9.24/9.24 sec, 2.04/2.04 sec, 1.09/1.09 sec, 0.83/0.83 sec, 0.35/0.35 sec, 0.48/0.48 sec, 0.04/0.04 sec, 0.15/0.15 sec )
[LOG] Total clause minimization time: 18.92/19 sec (0.05/0.05 sec, 0.28/0.28 sec, 0.38/0.38 sec, 0.9/0.9 sec, 1.3/1.3 sec, 2.63/2.63 sec, 5.21/5.21 sec, 2.45/2.45 sec, 2.01/2.01 sec, 1.6/1.6 sec, 0.53/0.53 sec, 0.79/0.79 sec, 0.5/0.5 sec, 0.29/0.29 sec )
[LOG] Total clause size reduction: 11554 --> 3038 (370 --> 28, 1008 --> 201, 2660 --> 722, 1462 --> 324, 1122 --> 271, 3424 --> 1082, 186 --> 15, 20 --> 15, 144 --> 56, 123 --> 38, 97 --> 43, 29 --> 11, 894 --> 221, 15 --> 11 )
[LOG] Average clause size reduction: 22.9702 --> 6.03976 (33.6364 --> 2.54545, 34.7586 --> 6.93103, 34.5455 --> 9.37662, 33.2273 --> 7.36364, 32.0571 --> 7.74286, 31.7037 --> 10.0185, 26.5714 --> 2.14286, 2.5 --> 1.875, 6 --> 2.33333, 4.73077 --> 1.46154, 4.40909 --> 1.95455, 2.9 --> 1.1, 9.3125 --> 2.30208, 2.5 --> 1.83333 )
[LOG] Overall execution time: 38.14 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 38.35 sec (Real time) / 38.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 302 6 24 1 265
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2300.51 sec CPU time.
[LOG] Relation determinization time: 2301 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 11072 AND gates.
[LOG] Size after ABC: 1296 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2300.07/2300 sec (0.31/1 sec, 1.72/1 sec, 6.43/7 sec, 22.8/22 sec, 153.99/154 sec, 157.75/158 sec, 92.74/93 sec, 194.97/195 sec, 145.27/145 sec, 205.61/206 sec, 175.83/176 sec, 185.58/185 sec, 176.97/177 sec, 192.28/193 sec, 198.97/199 sec, 205.05/205 sec, 136.63/136 sec, 47.17/47 sec )
[LOG] Nr of iterations: 11764 (68, 262, 444, 786, 1153, 1284, 694, 2067, 736, 20, 132, 288, 51, 21, 1278, 686, 1629, 165 )
[LOG] Total clause computation time: 1158.68/1159 sec (0.17/0.17 sec, 1.08/1.08 sec, 4.08/4.08 sec, 10.46/10.46 sec, 74.9/74.9 sec, 79.85/79.85 sec, 46.9/46.9 sec, 108.86/108.86 sec, 83.81/83.81 sec, 100.87/100.87 sec, 70.6/70.6 sec, 88.09/88.09 sec, 92.75/92.75 sec, 106.6/106.6 sec, 95.36/95.36 sec, 106.6/106.6 sec, 64.11/64.11 sec, 23.59/23.59 sec )
[LOG] Total clause minimization time: 1135.51/1134 sec (0.14/0.14 sec, 0.61/0.61 sec, 2.32/2.32 sec, 12.21/12.21 sec, 78.75/78.75 sec, 77.29/77.29 sec, 45.37/45.37 sec, 84.81/84.81 sec, 60.48/60.48 sec, 104.6/104.6 sec, 105.02/105.02 sec, 97.24/97.24 sec, 84.11/84.11 sec, 85.59/85.59 sec, 103.02/103.02 sec, 98.27/98.27 sec, 72.17/72.17 sec, 23.51/23.51 sec )
[LOG] Total clause size reduction: 361980 --> 152281 (2881 --> 787, 10962 --> 3214, 18163 --> 4953, 31400 --> 13828, 44928 --> 21568, 48754 --> 25042, 25641 --> 14560, 74376 --> 44006, 25725 --> 13251, 85 --> 42, 1095 --> 313, 2432 --> 428, 734 --> 61, 293 --> 24, 24910 --> 3683, 14365 --> 2224, 32722 --> 4100, 2514 --> 197 )
[LOG] Average clause size reduction: 30.7701 --> 12.9447 (42.3676 --> 11.5735, 41.8397 --> 12.2672, 40.9077 --> 11.1554, 39.9491 --> 17.5929, 38.9662 --> 18.706, 37.9704 --> 19.5031, 36.9467 --> 20.9798, 35.9826 --> 21.2898, 34.9524 --> 18.0041, 4.25 --> 2.1, 8.29545 --> 2.37121, 8.44444 --> 1.48611, 14.3922 --> 1.19608, 13.9524 --> 1.14286, 19.4914 --> 2.88185, 20.9402 --> 3.24198, 20.0872 --> 2.51688, 15.2364 --> 1.19394 )
[LOG] Overall execution time: 2300.51 sec CPU time.
[LOG] Overall execution time: 2301 sec real time.
Synthesis time: 2300.90 sec (Real time) / 2297.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.05 sec (Real time) / 4.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 1541 7 27 1 1498
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 3515.05 sec CPU time.
[LOG] Relation determinization time: 3515 sec real time.
[LOG] Final circuit size: 2187 new AND gates.
[LOG] Size before ABC: 31991 AND gates.
[LOG] Size after ABC: 2187 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3513.54/3514 sec (0.92/1 sec, 0.85/1 sec, 1.52/1 sec, 13.05/13 sec, 58.5/59 sec, 168.2/168 sec, 167.21/167 sec, 212.74/213 sec, 347.85/348 sec, 328.6/329 sec, 239.77/240 sec, 219.55/220 sec, 249.49/249 sec, 258.75/259 sec, 251.32/251 sec, 238.4/239 sec, 257.43/257 sec, 279.01/279 sec, 163.26/163 sec, 57.12/57 sec )
[LOG] Nr of iterations: 32650 (15, 65, 250, 572, 1940, 2502, 3593, 4148, 5499, 1237, 14, 43, 26, 278, 41, 119, 3472, 3586, 5150, 100 )
[LOG] Total clause computation time: 1654.01/1671 sec (0.54/0.54 sec, 0.51/0.51 sec, 0.79/0.79 sec, 6.07/6.07 sec, 16.95/16.95 sec, 84.38/84.38 sec, 87.69/87.69 sec, 116.55/116.55 sec, 212.72/212.72 sec, 165.64/165.64 sec, 113.58/113.58 sec, 106.6/106.6 sec, 111.7/111.7 sec, 114.8/114.8 sec, 109.15/109.15 sec, 107.79/107.79 sec, 94.09/94.09 sec, 102.17/102.17 sec, 74.08/74.08 sec, 28.21/28.21 sec )
[LOG] Total clause minimization time: 1815.34/1806 sec (0.37/0.37 sec, 0.33/0.33 sec, 0.72/0.72 sec, 6.9/6.9 sec, 41.27/41.27 sec, 82.83/82.83 sec, 76.71/76.71 sec, 88.31/88.31 sec, 118.36/118.36 sec, 157.12/157.12 sec, 125.82/125.82 sec, 112.51/112.51 sec, 137.38/137.38 sec, 143.26/143.26 sec, 141.79/141.79 sec, 130.23/130.23 sec, 160.9/160.9 sec, 174.54/174.54 sec, 87.22/87.22 sec, 28.77/28.77 sec )
[LOG] Total clause size reduction: 1104246 --> 459874 (672 --> 56, 3008 --> 696, 11454 --> 3714, 25695 --> 6862, 85316 --> 37975, 107543 --> 50459, 150864 --> 75678, 170027 --> 93697, 219920 --> 135710, 48204 --> 23036, 56 --> 41, 379 --> 224, 117 --> 39, 2461 --> 459, 672 --> 66, 1961 --> 154, 72268 --> 8257, 77286 --> 9096, 124707 --> 13519, 1636 --> 136 )
[LOG] Average clause size reduction: 33.8207 --> 14.085 (44.8 --> 3.73333, 46.2769 --> 10.7077, 45.816 --> 14.856, 44.9213 --> 11.9965, 43.9773 --> 19.5747, 42.9828 --> 20.1675, 41.9883 --> 21.0626, 40.9901 --> 22.5885, 39.9927 --> 24.679, 38.9685 --> 18.6225, 4 --> 2.92857, 8.81395 --> 5.2093, 4.5 --> 1.5, 8.85252 --> 1.65108, 16.3902 --> 1.60976, 16.479 --> 1.29412, 20.8145 --> 2.37817, 21.5521 --> 2.53653, 24.215 --> 2.62505, 16.36 --> 1.36 )
[LOG] Overall execution time: 3515.05 sec CPU time.
[LOG] Overall execution time: 3515 sec real time.
Synthesis time: 3515.76 sec (Real time) / 3502.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.45 sec (Real time) / 5.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 2477 8 30 1 2429
=====================  genbuf5c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 9971.91 sec (User CPU time)
Timeout: 1
=====================  genbuf6c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9688.02 sec (User CPU time)
Timeout: 1
=====================  genbuf7c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.16 sec (Real time) / 9044.86 sec (User CPU time)
Timeout: 1
=====================  genbuf8c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 8794.65 sec (User CPU time)
Timeout: 1
=====================  genbuf9c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 7412.11 sec (User CPU time)
Timeout: 1
=====================  genbuf10c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 7146.05 sec (User CPU time)
Timeout: 1
=====================  genbuf11c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4572.84 sec (User CPU time)
Timeout: 1
=====================  genbuf12c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4413.06 sec (User CPU time)
Timeout: 1
=====================  genbuf13c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4451.38 sec (User CPU time)
Timeout: 1
=====================  genbuf14c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4606.72 sec (User CPU time)
Timeout: 1
=====================  genbuf15c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4489.21 sec (User CPU time)
Timeout: 1
=====================  genbuf16c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4726.46 sec (User CPU time)
Timeout: 1
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 6.17 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 66 new AND gates.
[LOG] Size before ABC: 196 AND gates.
[LOG] Size after ABC: 65 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.16/6 sec (0.05/0 sec, 0.08/0 sec, 0.31/0 sec, 0.1/0 sec, 0.68/1 sec, 3.44/4 sec, 0.51/0 sec, 0.43/1 sec, 0.27/0 sec, 0.19/0 sec, 0.05/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 308 (28, 30, 29, 2, 76, 19, 11, 26, 17, 1, 56, 13 )
[LOG] Total clause computation time: 2.9/3 sec (0.04/0.04 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.06/0.06 sec, 0.35/0.35 sec, 1.78/1.78 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 3.24/3 sec (0.01/0.01 sec, 0.04/0.04 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.33/0.33 sec, 1.65/1.65 sec, 0.38/0.38 sec, 0.27/0.27 sec, 0.14/0.14 sec, 0.19/0.19 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 6479 --> 1865 (918 --> 274, 957 --> 267, 896 --> 176, 31 --> 0, 2250 --> 850, 522 --> 103, 50 --> 16, 208 --> 43, 83 --> 32, 0 --> 0, 514 --> 83, 50 --> 21 )
[LOG] Average clause size reduction: 21.0357 --> 6.05519 (32.7857 --> 9.78571, 31.9 --> 8.9, 30.8966 --> 6.06897, 15.5 --> 0, 29.6053 --> 11.1842, 27.4737 --> 5.42105, 4.54545 --> 1.45455, 8 --> 1.65385, 4.88235 --> 1.88235, 0 --> 0, 9.17857 --> 1.48214, 3.84615 --> 1.61538 )
[LOG] Overall execution time: 6.17 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.37 sec (Real time) / 6.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 240 5 23 1 207
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 672.96 sec CPU time.
[LOG] Relation determinization time: 673 sec real time.
[LOG] Final circuit size: 142 new AND gates.
[LOG] Size before ABC: 928 AND gates.
[LOG] Size after ABC: 142 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 672.94/672 sec (0.1/0 sec, 0.31/0 sec, 2.1/2 sec, 26.29/26 sec, 107.41/108 sec, 103.99/104 sec, 94.5/94 sec, 126.39/127 sec, 78.21/78 sec, 65.65/65 sec, 43.72/44 sec, 17.63/18 sec, 6.3/6 sec, 0.34/0 sec )
[LOG] Nr of iterations: 1790 (70, 51, 174, 183, 196, 272, 340, 50, 38, 50, 113, 26, 100, 127 )
[LOG] Total clause computation time: 322.68/323 sec (0.06/0.06 sec, 0.17/0.17 sec, 1.34/1.34 sec, 14.33/14.33 sec, 54.97/54.97 sec, 52.29/52.29 sec, 47.44/47.44 sec, 63.27/63.27 sec, 21.13/21.13 sec, 35.15/35.15 sec, 23.08/23.08 sec, 7.49/7.49 sec, 1.85/1.85 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 349.95/349 sec (0.04/0.04 sec, 0.14/0.14 sec, 0.76/0.76 sec, 11.93/11.93 sec, 52.41/52.41 sec, 51.65/51.65 sec, 46.99/46.99 sec, 63.08/63.08 sec, 57.07/57.07 sec, 30.48/30.48 sec, 20.63/20.63 sec, 10.12/10.12 sec, 4.43/4.43 sec, 0.22/0.22 sec )
[LOG] Total clause size reduction: 49301 --> 16671 (2691 --> 741, 1900 --> 339, 6401 --> 1942, 6552 --> 1894, 6825 --> 2354, 9214 --> 3592, 11187 --> 4881, 417 --> 91, 202 --> 53, 314 --> 83, 962 --> 242, 133 --> 27, 1008 --> 228, 1495 --> 204 )
[LOG] Average clause size reduction: 27.5425 --> 9.31341 (38.4429 --> 10.5857, 37.2549 --> 6.64706, 36.7874 --> 11.1609, 35.8033 --> 10.3497, 34.8214 --> 12.0102, 33.875 --> 13.2059, 32.9029 --> 14.3559, 8.34 --> 1.82, 5.31579 --> 1.39474, 6.28 --> 1.66, 8.51327 --> 2.14159, 5.11538 --> 1.03846, 10.08 --> 2.28, 11.7717 --> 1.6063 )
[LOG] Overall execution time: 672.96 sec CPU time.
[LOG] Overall execution time: 673 sec real time.
Synthesis time: 673.16 sec (Real time) / 672.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 355 6 26 1 316
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 2622.54 sec CPU time.
[LOG] Relation determinization time: 2623 sec real time.
[LOG] Final circuit size: 2158 new AND gates.
[LOG] Size before ABC: 21184 AND gates.
[LOG] Size after ABC: 2158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2622.05/2623 sec (0.28/1 sec, 8.07/8 sec, 15.5/15 sec, 129.12/129 sec, 147.15/147 sec, 139.65/140 sec, 213.76/214 sec, 226.27/226 sec, 191.48/192 sec, 166.39/166 sec, 155.68/156 sec, 210.9/211 sec, 182.36/182 sec, 183.51/184 sec, 255.48/255 sec, 227.65/228 sec, 113.85/114 sec, 54.95/55 sec )
[LOG] Nr of iterations: 20530 (311, 215, 1239, 1431, 2216, 2182, 1490, 3520, 742, 269, 36, 127, 49, 24, 1842, 1431, 3233, 173 )
[LOG] Total clause computation time: 1346.89/1346 sec (0.19/0.19 sec, 3.57/3.57 sec, 10.3/10.3 sec, 64.3/64.3 sec, 75.62/75.62 sec, 70.91/70.91 sec, 110.85/110.85 sec, 120.63/120.63 sec, 118.21/118.21 sec, 64.72/64.72 sec, 86.19/86.19 sec, 107.48/107.48 sec, 105.28/105.28 sec, 101.01/101.01 sec, 130.54/130.54 sec, 111.24/111.24 sec, 38.9/38.9 sec, 26.95/26.95 sec )
[LOG] Total clause minimization time: 1258.92/1263 sec (0.07/0.07 sec, 4.46/4.46 sec, 5.08/5.08 sec, 64.58/64.58 sec, 70.61/70.61 sec, 67.11/67.11 sec, 101.08/101.08 sec, 100.68/100.68 sec, 70.63/70.63 sec, 101.06/101.06 sec, 69.23/69.23 sec, 103.16/103.16 sec, 76.86/76.86 sec, 82.32/82.32 sec, 124.12/124.12 sec, 115.96/115.96 sec, 74.02/74.02 sec, 27.89/27.89 sec )
[LOG] Total clause size reduction: 699062 --> 294632 (14260 --> 4298, 9630 --> 2462, 54472 --> 19430, 61490 --> 26802, 93030 --> 44302, 89421 --> 45222, 59560 --> 35121, 137241 --> 82950, 28158 --> 12861, 3312 --> 421, 220 --> 48, 1155 --> 209, 710 --> 55, 336 --> 27, 35999 --> 5227, 33349 --> 5158, 74041 --> 9827, 2678 --> 212 )
[LOG] Average clause size reduction: 34.0508 --> 14.3513 (45.8521 --> 13.8199, 44.7907 --> 11.4512, 43.9645 --> 15.682, 42.97 --> 18.7296, 41.981 --> 19.9919, 40.9812 --> 20.725, 39.9732 --> 23.5711, 38.9889 --> 23.5653, 37.9488 --> 17.3329, 12.3123 --> 1.56506, 6.11111 --> 1.33333, 9.09449 --> 1.64567, 14.4898 --> 1.12245, 14 --> 1.125, 19.5434 --> 2.83768, 23.3047 --> 3.60447, 22.9016 --> 3.03959, 15.4798 --> 1.22543 )
[LOG] Overall execution time: 2622.54 sec CPU time.
[LOG] Overall execution time: 2623 sec real time.
Synthesis time: 2623.09 sec (Real time) / 2615.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.79 sec (Real time) / 0.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.24 sec (Real time) / 4.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 2412 7 30 1 2366
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 6849.13 sec CPU time.
[LOG] Relation determinization time: 6850 sec real time.
[LOG] Final circuit size: 3821 new AND gates.
[LOG] Size before ABC: 46830 AND gates.
[LOG] Size after ABC: 3821 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6846.08/6847 sec (0.05/0 sec, 0.07/0 sec, 0.84/1 sec, 74.19/74 sec, 297.31/297 sec, 311.89/312 sec, 239.84/240 sec, 282.81/283 sec, 533.98/534 sec, 969.91/970 sec, 485.77/486 sec, 487.92/488 sec, 614.68/615 sec, 388.18/388 sec, 378.68/379 sec, 371.52/371 sec, 403.77/404 sec, 356.8/357 sec, 491.3/491 sec, 156.57/157 sec )
[LOG] Nr of iterations: 60844 (7, 18, 870, 3384, 5056, 5063, 1593, 3272, 11256, 12565, 6, 9, 43, 30, 11, 33, 1188, 704, 8192, 7544 )
[LOG] Total clause computation time: 3182.26/3182 sec (0.03/0.03 sec, 0.04/0.04 sec, 0.66/0.66 sec, 39.32/39.32 sec, 150.26/150.26 sec, 155.16/155.16 sec, 124.8/124.8 sec, 161.24/161.24 sec, 320.69/320.69 sec, 594.6/594.6 sec, 242.92/242.92 sec, 254.72/254.72 sec, 155.21/155.21 sec, 153.37/153.37 sec, 141.19/141.19 sec, 146.23/146.23 sec, 164.3/164.3 sec, 165.63/165.63 sec, 172.32/172.32 sec, 39.57/39.57 sec )
[LOG] Total clause minimization time: 3505.21/3503 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.13/0.13 sec, 34.61/34.61 sec, 144.71/144.71 sec, 149.7/149.7 sec, 109.77/109.77 sec, 113.56/113.56 sec, 176.45/176.45 sec, 303.45/303.45 sec, 241.96/241.96 sec, 232.29/232.29 sec, 458.33/458.33 sec, 233.89/233.89 sec, 236.62/236.62 sec, 224.57/224.57 sec, 236.88/236.88 sec, 189.8/189.8 sec, 306.09/306.09 sec, 112.36/112.36 sec )
[LOG] Total clause size reduction: 2324461 --> 1120513 (306 --> 10, 850 --> 66, 42581 --> 17230, 162384 --> 74156, 237585 --> 114763, 232852 --> 116673, 71640 --> 33826, 143924 --> 78137, 483965 --> 289828, 527688 --> 348994, 10 --> 10, 26 --> 23, 246 --> 112, 459 --> 47, 175 --> 16, 525 --> 39, 22632 --> 1868, 13369 --> 893, 195771 --> 24576, 187473 --> 19246 )
[LOG] Average clause size reduction: 38.2036 --> 18.4162 (43.7143 --> 1.42857, 47.2222 --> 3.66667, 48.9437 --> 19.8046, 47.9858 --> 21.9137, 46.9907 --> 22.6984, 45.9909 --> 23.0442, 44.9718 --> 21.2341, 43.9866 --> 23.8805, 42.9962 --> 25.7488, 41.9967 --> 27.7751, 1.66667 --> 1.66667, 2.88889 --> 2.55556, 5.72093 --> 2.60465, 15.3 --> 1.56667, 15.9091 --> 1.45455, 15.9091 --> 1.18182, 19.0505 --> 1.57239, 18.9901 --> 1.26847, 23.8978 --> 3, 24.8506 --> 2.55117 )
[LOG] Overall execution time: 6849.13 sec CPU time.
[LOG] Overall execution time: 6850 sec real time.
Synthesis time: 6850.07 sec (Real time) / 6809.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.49 sec (Real time) / 1.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.58 sec (Real time) / 8.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 4117 8 33 1 4066
=====================  genbuf5b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9601.72 sec (User CPU time)
Timeout: 1
=====================  genbuf6b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9275.63 sec (User CPU time)
Timeout: 1
=====================  genbuf7b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9013.83 sec (User CPU time)
Timeout: 1
=====================  genbuf8b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 8633.38 sec (User CPU time)
Timeout: 1
=====================  genbuf9b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.08 sec (Real time) / 8667.02 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5596.24 sec (User CPU time)
Timeout: 1
=====================  genbuf11b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5626.09 sec (User CPU time)
Timeout: 1
=====================  genbuf12b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4935.39 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 6696.41 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4431.54 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4208.84 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4309.25 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 110.87 sec CPU time.
[LOG] Relation determinization time: 111 sec real time.
[LOG] Final circuit size: 78 new AND gates.
[LOG] Size before ABC: 392 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 110.85/111 sec (0.06/0 sec, 0.56/1 sec, 2.74/3 sec, 10.87/11 sec, 9.18/9 sec, 62.19/62 sec, 7.33/7 sec, 7.18/8 sec, 6.65/6 sec, 3.59/4 sec, 0.45/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 763 (84, 46, 85, 38, 149, 104, 81, 43, 23, 1, 80, 29 )
[LOG] Total clause computation time: 48.88/50 sec (0.03/0.03 sec, 0.27/0.27 sec, 1.42/1.42 sec, 5.37/5.37 sec, 5.49/5.49 sec, 29.01/29.01 sec, 2.44/2.44 sec, 3.19/3.19 sec, 1.6/1.6 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 61.85/60 sec (0.02/0.02 sec, 0.28/0.28 sec, 1.32/1.32 sec, 5.5/5.5 sec, 3.67/3.67 sec, 33.15/33.15 sec, 4.89/4.89 sec, 3.98/3.98 sec, 5.04/5.04 sec, 3.58/3.58 sec, 0.38/0.38 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 17874 --> 6048 (2822 --> 1000, 1485 --> 329, 2688 --> 929, 1147 --> 411, 4440 --> 1889, 2987 --> 1099, 962 --> 124, 299 --> 70, 157 --> 45, 5 --> 0, 681 --> 105, 201 --> 47 )
[LOG] Average clause size reduction: 23.426 --> 7.92661 (33.5952 --> 11.9048, 32.2826 --> 7.15217, 31.6235 --> 10.9294, 30.1842 --> 10.8158, 29.7987 --> 12.6779, 28.7212 --> 10.5673, 11.8765 --> 1.53086, 6.95349 --> 1.62791, 6.82609 --> 1.95652, 5 --> 0, 8.5125 --> 1.3125, 6.93103 --> 1.62069 )
[LOG] Overall execution time: 110.87 sec CPU time.
[LOG] Overall execution time: 111 sec real time.
Synthesis time: 111.08 sec (Real time) / 110.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 249 5 23 1 216
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1399.1 sec CPU time.
[LOG] Relation determinization time: 1399 sec real time.
[LOG] Final circuit size: 317 new AND gates.
[LOG] Size before ABC: 2843 AND gates.
[LOG] Size after ABC: 317 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1399/1399 sec (0.35/0 sec, 16.14/16 sec, 52.71/53 sec, 137.19/137 sec, 155.43/156 sec, 157.43/157 sec, 137.74/138 sec, 147.52/147 sec, 151.14/151 sec, 155.27/156 sec, 146.18/146 sec, 133.36/133 sec, 6.62/7 sec, 1.92/2 sec )
[LOG] Nr of iterations: 3986 (261, 107, 545, 351, 390, 733, 171, 198, 87, 44, 10, 378, 688, 23 )
[LOG] Total clause computation time: 712.03/713 sec (0.3/0.3 sec, 11.04/11.04 sec, 27.73/27.73 sec, 70.22/70.22 sec, 78.39/78.39 sec, 79.35/79.35 sec, 71.32/71.32 sec, 74.73/74.73 sec, 78.22/78.22 sec, 79.78/79.78 sec, 74.12/74.12 sec, 63.61/63.61 sec, 2.75/2.75 sec, 0.47/0.47 sec )
[LOG] Total clause minimization time: 686.16/686 sec (0.03/0.03 sec, 5.08/5.08 sec, 24.94/24.94 sec, 66.87/66.87 sec, 76.95/76.95 sec, 77.84/77.84 sec, 66.29/66.29 sec, 72.72/72.72 sec, 72.88/72.88 sec, 75.47/75.47 sec, 72.05/72.05 sec, 69.74/69.74 sec, 3.86/3.86 sec, 1.44/1.44 sec )
[LOG] Total clause size reduction: 114047 --> 44751 (10140 --> 3803, 4028 --> 1147, 20128 --> 8132, 12600 --> 6002, 13615 --> 6268, 24888 --> 13898, 5610 --> 2658, 2670 --> 283, 797 --> 173, 375 --> 79, 109 --> 12, 6001 --> 594, 12798 --> 1665, 288 --> 37 )
[LOG] Average clause size reduction: 28.6119 --> 11.227 (38.8506 --> 14.5709, 37.6449 --> 10.7196, 36.9321 --> 14.9211, 35.8974 --> 17.0997, 34.9103 --> 16.0718, 33.9536 --> 18.9604, 32.807 --> 15.5439, 13.4848 --> 1.42929, 9.16092 --> 1.98851, 8.52273 --> 1.79545, 10.9 --> 1.2, 15.8757 --> 1.57143, 18.6017 --> 2.42006, 12.5217 --> 1.6087 )
[LOG] Overall execution time: 1399.1 sec CPU time.
[LOG] Overall execution time: 1399 sec real time.
Synthesis time: 1399.29 sec (Real time) / 1398.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.14 sec (Real time) / 1.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 524 6 26 1 485
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 2677.23 sec CPU time.
[LOG] Relation determinization time: 2678 sec real time.
[LOG] Final circuit size: 1871 new AND gates.
[LOG] Size before ABC: 19235 AND gates.
[LOG] Size after ABC: 1871 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2676.32/2677 sec (0.53/1 sec, 105.98/106 sec, 130.96/131 sec, 152.22/152 sec, 147.73/148 sec, 200.57/200 sec, 203.77/204 sec, 243.46/244 sec, 171.84/172 sec, 231.81/232 sec, 188.14/188 sec, 137.95/138 sec, 136.88/137 sec, 124.15/124 sec, 157.35/157 sec, 152.42/153 sec, 139.07/139 sec, 51.49/51 sec )
[LOG] Nr of iterations: 22084 (718, 979, 1484, 1491, 1508, 1960, 1352, 4902, 769, 514, 478, 7, 40, 49, 1723, 962, 3022, 126 )
[LOG] Total clause computation time: 1315.75/1320 sec (0.4/0.4 sec, 54.84/54.84 sec, 68.63/68.63 sec, 73.61/73.61 sec, 79.74/79.74 sec, 101.53/101.53 sec, 105.35/105.35 sec, 131.25/131.25 sec, 90.79/90.79 sec, 108.25/108.25 sec, 108.87/108.87 sec, 62.21/62.21 sec, 59.82/59.82 sec, 56.81/56.81 sec, 64.97/64.97 sec, 63.21/63.21 sec, 60.37/60.37 sec, 25.1/25.1 sec )
[LOG] Total clause minimization time: 1340.52/1341 sec (0.11/0.11 sec, 51.07/51.07 sec, 61.87/61.87 sec, 77.99/77.99 sec, 67.05/67.05 sec, 97.38/97.38 sec, 96.39/96.39 sec, 105.99/105.99 sec, 77.77/77.77 sec, 122.94/122.94 sec, 78.74/78.74 sec, 75.49/75.49 sec, 76.78/76.78 sec, 67.16/67.16 sec, 91.28/91.28 sec, 88.72/88.72 sec, 77.5/77.5 sec, 26.29/26.29 sec )
[LOG] Total clause size reduction: 765525 --> 339895 (32982 --> 12215, 44010 --> 18221, 65252 --> 27218, 64070 --> 28762, 63294 --> 29218, 80319 --> 40368, 54040 --> 30521, 191139 --> 121022, 29184 --> 13115, 8089 --> 753, 7738 --> 836, 95 --> 8, 577 --> 76, 715 --> 92, 34069 --> 5432, 20136 --> 3163, 67936 --> 8723, 1880 --> 152 )
[LOG] Average clause size reduction: 34.6642 --> 15.391 (45.9359 --> 17.0125, 44.954 --> 18.6118, 43.9704 --> 18.341, 42.9712 --> 19.2904, 41.9721 --> 19.3753, 40.9791 --> 20.5959, 39.9704 --> 22.5747, 38.992 --> 24.6883, 37.9506 --> 17.0546, 15.7374 --> 1.46498, 16.1883 --> 1.74895, 13.5714 --> 1.14286, 14.425 --> 1.9, 14.5918 --> 1.87755, 19.7731 --> 3.15264, 20.9314 --> 3.28794, 22.4805 --> 2.8865, 14.9206 --> 1.20635 )
[LOG] Overall execution time: 2677.23 sec CPU time.
[LOG] Overall execution time: 2678 sec real time.
Synthesis time: 2677.74 sec (Real time) / 2668.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.87 sec (Real time) / 0.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.14 sec (Real time) / 8.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 2117 7 30 1 2071
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 5248.04 sec CPU time.
[LOG] Relation determinization time: 5250 sec real time.
[LOG] Final circuit size: 4988 new AND gates.
[LOG] Size before ABC: 55744 AND gates.
[LOG] Size after ABC: 4988 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 5246.41/5247 sec (0.24/1 sec, 0.25/0 sec, 1.49/1 sec, 120.39/121 sec, 203.17/203 sec, 270.68/271 sec, 262.19/262 sec, 273.74/274 sec, 338.04/338 sec, 414.05/414 sec, 328.25/329 sec, 392.91/393 sec, 372.17/372 sec, 389.14/389 sec, 342.74/343 sec, 333.98/334 sec, 288.68/288 sec, 351.87/351 sec, 364.54/365 sec, 197.89/198 sec )
[LOG] Nr of iterations: 48238 (9, 18, 1345, 2222, 2993, 2664, 1325, 2809, 6378, 6817, 8, 7, 190, 2155, 2373, 2408, 1284, 2455, 5486, 5292 )
[LOG] Total clause computation time: 2263.91/2272 sec (0.11/0.11 sec, 0.12/0.12 sec, 0.97/0.97 sec, 61.48/61.48 sec, 102.33/102.33 sec, 138.72/138.72 sec, 139.54/139.54 sec, 148.3/148.3 sec, 190.26/190.26 sec, 238.27/238.27 sec, 142.35/142.35 sec, 196.3/196.3 sec, 121.12/121.12 sec, 138.36/138.36 sec, 140.14/140.14 sec, 139.35/139.35 sec, 103.24/103.24 sec, 102.59/102.59 sec, 109.59/109.59 sec, 50.77/50.77 sec )
[LOG] Total clause minimization time: 2897.97/2902 sec (0.13/0.13 sec, 0.12/0.12 sec, 0.45/0.45 sec, 58.55/58.55 sec, 99.67/99.67 sec, 129.27/129.27 sec, 119.72/119.72 sec, 119.41/119.41 sec, 127.61/127.61 sec, 153.08/153.08 sec, 185.43/185.43 sec, 196.08/196.08 sec, 250.15/250.15 sec, 248.09/248.09 sec, 199.92/199.92 sec, 191.48/191.48 sec, 182.55/182.55 sec, 245.59/245.59 sec, 248.32/248.32 sec, 142.35/142.35 sec )
[LOG] Total clause size reduction: 1642051 --> 645383 (408 --> 14, 850 --> 80, 65856 --> 23744, 106608 --> 43809, 140624 --> 66200, 122498 --> 56361, 59580 --> 26805, 123552 --> 64453, 274211 --> 148282, 286272 --> 159891, 14 --> 14, 24 --> 18, 1743 --> 562, 42175 --> 4885, 48895 --> 5141, 49779 --> 6007, 25659 --> 3964, 54128 --> 5431, 121960 --> 15829, 117215 --> 13893 )
[LOG] Average clause size reduction: 34.0406 --> 13.3791 (45.3333 --> 1.55556, 47.2222 --> 4.44444, 48.9636 --> 17.6535, 47.9784 --> 19.716, 46.9843 --> 22.1183, 45.9827 --> 21.1565, 44.966 --> 20.2302, 43.9843 --> 22.9452, 42.9933 --> 23.249, 41.9938 --> 23.4547, 1.75 --> 1.75, 3.42857 --> 2.57143, 9.17368 --> 2.95789, 19.5708 --> 2.26682, 20.6047 --> 2.16646, 20.6723 --> 2.4946, 19.9836 --> 3.08723, 22.0481 --> 2.21222, 22.2311 --> 2.88534, 22.1495 --> 2.62528 )
[LOG] Overall execution time: 5248.04 sec CPU time.
[LOG] Overall execution time: 5250 sec real time.
Synthesis time: 5249.33 sec (Real time) / 5182.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.78 sec (Real time) / 1.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 67.51 sec (Real time) / 67.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 5274 8 33 1 5223
=====================  genbuf5f5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9875.07 sec (User CPU time)
Timeout: 1
=====================  genbuf6f6y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9271.75 sec (User CPU time)
Timeout: 1
=====================  genbuf7f7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 8740.97 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 2352.65 sec CPU time.
[LOG] Relation determinization time: 2354 sec real time.
[LOG] Final circuit size: 3988 new AND gates.
[LOG] Size before ABC: 35031 AND gates.
[LOG] Size after ABC: 3986 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2352.23/2352 sec (0.14/0 sec, 1.07/1 sec, 8.94/9 sec, 20.14/20 sec, 78.23/78 sec, 68.26/68 sec, 105.62/106 sec, 267.75/268 sec, 239.39/239 sec, 258.77/259 sec, 253.73/254 sec, 252.47/252 sec, 309.06/309 sec, 219.34/220 sec, 241.78/241 sec, 27.54/28 sec )
[LOG] Nr of iterations: 21017 (64, 126, 69, 381, 25, 132, 5730, 7657, 6, 4, 8, 18, 3, 20, 1652, 5122 )
[LOG] Total clause computation time: 1190.6/1192 sec (0.11/0.11 sec, 0.43/0.43 sec, 5.02/5.02 sec, 11.01/11.01 sec, 37.12/37.12 sec, 31.34/31.34 sec, 57.1/57.1 sec, 139.51/139.51 sec, 123.09/123.09 sec, 140.57/140.57 sec, 133.14/133.14 sec, 123.31/123.31 sec, 160.6/160.6 sec, 103.39/103.39 sec, 120.94/120.94 sec, 3.92/3.92 sec )
[LOG] Total clause minimization time: 1153.1/1149 sec (0.02/0.02 sec, 0.64/0.64 sec, 3.9/3.9 sec, 9.09/9.09 sec, 41.06/41.06 sec, 36.87/36.87 sec, 47.73/47.73 sec, 124.9/124.9 sec, 115.95/115.95 sec, 117.94/117.94 sec, 120.36/120.36 sec, 128.91/128.91 sec, 148.2/148.2 sec, 115.68/115.68 sec, 119.31/119.31 sec, 22.54/22.54 sec )
[LOG] Total clause size reduction: 639124 --> 313481 (2709 --> 440, 5250 --> 1658, 2788 --> 590, 15200 --> 3860, 936 --> 157, 4978 --> 1370, 211973 --> 116101, 275616 --> 154274, 19 --> 8, 20 --> 16, 26 --> 13, 71 --> 31, 11 --> 5, 130 --> 60, 25995 --> 10046, 93402 --> 24852 )
[LOG] Average clause size reduction: 30.4099 --> 14.9156 (42.3281 --> 6.875, 41.6667 --> 13.1587, 40.4058 --> 8.55072, 39.895 --> 10.1312, 37.44 --> 6.28, 37.7121 --> 10.3788, 36.9935 --> 20.262, 35.9953 --> 20.1481, 3.16667 --> 1.33333, 5 --> 4, 3.25 --> 1.625, 3.94444 --> 1.72222, 3.66667 --> 1.66667, 6.5 --> 3, 15.7355 --> 6.08111, 18.2355 --> 4.85201 )
[LOG] Overall execution time: 2352.65 sec CPU time.
[LOG] Overall execution time: 2354 sec real time.
Synthesis time: 2353.59 sec (Real time) / 2347.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.81 sec (Real time) / 1.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.24 sec (Real time) / 12.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 4206 7 28 1 4165
=====================  amba3c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.30 sec (Real time) / 8372.95 sec (User CPU time)
Timeout: 1
=====================  amba4c7y.aag =====================
Command terminated by signal 6
Synthesis time: 9217.67 sec (Real time) / 5243.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba5c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 8846.57 sec (User CPU time)
Timeout: 1
=====================  amba6c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 6516.41 sec (User CPU time)
Timeout: 1
=====================  amba7c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4314.03 sec (User CPU time)
Timeout: 1
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 7069.01 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4091.45 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4374.58 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 3000.18 sec CPU time.
[LOG] Relation determinization time: 3002 sec real time.
[LOG] Final circuit size: 7955 new AND gates.
[LOG] Size before ABC: 97230 AND gates.
[LOG] Size after ABC: 7955 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 2999.47/2998 sec (0.11/0 sec, 0.8/1 sec, 0.76/0 sec, 1.24/2 sec, 5.09/5 sec, 12.73/13 sec, 78.89/78 sec, 305.03/305 sec, 275.87/275 sec, 301.3/302 sec, 271.41/271 sec, 270.5/271 sec, 355.71/355 sec, 280.3/280 sec, 559.54/559 sec, 280.19/281 sec )
[LOG] Nr of iterations: 38582 (40, 60, 7, 103, 26, 341, 12181, 9091, 8, 21, 6, 9, 4, 11, 9547, 7127 )
[LOG] Total clause computation time: 1373.28/1371 sec (0.06/0.06 sec, 0.41/0.41 sec, 0.38/0.38 sec, 0.75/0.75 sec, 2.42/2.42 sec, 4.73/4.73 sec, 39.58/39.58 sec, 163.5/163.5 sec, 143.08/143.08 sec, 182.85/182.85 sec, 134.84/134.84 sec, 135.53/135.53 sec, 194.31/194.31 sec, 155.52/155.52 sec, 153.07/153.07 sec, 62.25/62.25 sec )
[LOG] Total clause minimization time: 1588.5/1588 sec (0.03/0.03 sec, 0.38/0.38 sec, 0.37/0.37 sec, 0.48/0.48 sec, 2.66/2.66 sec, 7.97/7.97 sec, 37/37 sec, 126.54/126.54 sec, 132.12/132.12 sec, 117.91/117.91 sec, 136.15/136.15 sec, 134.47/134.47 sec, 160.92/160.92 sec, 124.3/124.3 sec, 393.34/393.34 sec, 213.86/213.86 sec )
[LOG] Total clause size reduction: 1232244 --> 596041 (1794 --> 222, 2655 --> 728, 264 --> 15, 4386 --> 1349, 1050 --> 282, 13940 --> 4709, 487200 --> 274850, 354510 --> 216656, 32 --> 12, 155 --> 84, 15 --> 15, 36 --> 14, 9 --> 5, 69 --> 35, 204057 --> 55333, 162072 --> 41732 )
[LOG] Average clause size reduction: 31.9383 --> 15.4487 (44.85 --> 5.55, 44.25 --> 12.1333, 37.7143 --> 2.14286, 42.5825 --> 13.0971, 40.3846 --> 10.8462, 40.8798 --> 13.8094, 39.9967 --> 22.5638, 38.9957 --> 23.8319, 4 --> 1.5, 7.38095 --> 4, 2.5 --> 2.5, 4 --> 1.55556, 2.25 --> 1.25, 6.27273 --> 3.18182, 21.3739 --> 5.79585, 22.7406 --> 5.85548 )
[LOG] Overall execution time: 3000.18 sec CPU time.
[LOG] Overall execution time: 3002 sec real time.
Synthesis time: 3002.30 sec (Real time) / 2973.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 1)
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 0)
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 8190 7 31 1 8144
=====================  amba3b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5551.91 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 5634.36 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4149.96 sec (User CPU time)
Timeout: 1
=====================  amba6b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4156.63 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4122.58 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4192.71 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 4141.62 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 2827.5 sec CPU time.
[LOG] Relation determinization time: 2828 sec real time.
[LOG] Final circuit size: 3387 new AND gates.
[LOG] Size before ABC: 21578 AND gates.
[LOG] Size after ABC: 3386 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2826.81/2827 sec (0.1/0 sec, 0.66/0 sec, 9.21/10 sec, 20.67/20 sec, 82.11/82 sec, 118.92/119 sec, 160.62/161 sec, 340.91/341 sec, 286.98/287 sec, 302.06/302 sec, 295.56/296 sec, 296.82/297 sec, 310.78/310 sec, 275.85/276 sec, 307.01/307 sec, 18.55/19 sec )
[LOG] Nr of iterations: 21895 (35, 318, 48, 498, 51, 204, 9830, 6388, 15, 12, 10, 11, 18, 10, 1925, 2522 )
[LOG] Total clause computation time: 1428.34/1435 sec (0.05/0.05 sec, 0.17/0.17 sec, 5.77/5.77 sec, 9.46/9.46 sec, 40.29/40.29 sec, 58.71/58.71 sec, 84.11/84.11 sec, 161.12/161.12 sec, 158.8/158.8 sec, 170.07/170.07 sec, 158.64/158.64 sec, 154.6/154.6 sec, 148.06/148.06 sec, 137.28/137.28 sec, 136.73/136.73 sec, 4.48/4.48 sec )
[LOG] Total clause minimization time: 1386.45/1379 sec (0.05/0.05 sec, 0.46/0.46 sec, 3.42/3.42 sec, 11.16/11.16 sec, 41.76/41.76 sec, 60.13/60.13 sec, 75.01/75.01 sec, 174.06/174.06 sec, 127.86/127.86 sec, 131.6/131.6 sec, 136.55/136.55 sec, 141.86/141.86 sec, 162.35/162.35 sec, 138.22/138.22 sec, 168.56/168.56 sec, 13.4/13.4 sec )
[LOG] Total clause size reduction: 765095 --> 409803 (1564 --> 204, 14265 --> 5181, 2068 --> 442, 21371 --> 6558, 2100 --> 389, 8323 --> 2782, 393160 --> 229683, 249093 --> 142986, 68 --> 26, 78 --> 43, 52 --> 19, 45 --> 18, 84 --> 20, 60 --> 30, 31876 --> 10862, 40888 --> 10560 )
[LOG] Average clause size reduction: 34.9438 --> 18.7167 (44.6857 --> 5.82857, 44.8585 --> 16.2925, 43.0833 --> 9.20833, 42.9137 --> 13.1687, 41.1765 --> 7.62745, 40.799 --> 13.6373, 39.9959 --> 23.3655, 38.9939 --> 22.3835, 4.53333 --> 1.73333, 6.5 --> 3.58333, 5.2 --> 1.9, 4.09091 --> 1.63636, 4.66667 --> 1.11111, 6 --> 3, 16.559 --> 5.6426, 16.2125 --> 4.18715 )
[LOG] Overall execution time: 2827.5 sec CPU time.
[LOG] Overall execution time: 2828 sec real time.
Synthesis time: 2828.24 sec (Real time) / 2819.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 1)
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 0)
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 3613 7 31 1 3568
=====================  amba3f9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 5508.82 sec (User CPU time)
Timeout: 1
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 5980.34 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 4846.27 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 5222.57 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
