Starting…
Running 'Verilator.Lint' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/01-verilator-lint'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/04-checker-lintwarnings'…
7 Lint warnings found.
Running 'Yosys.JsonHeader' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Running 'Yosys.Synthesis' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/06-yosys-synthesis'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/06-yosys-synthesis/yosys-synthesis.log'[/repr.filename]…
Parsing synthesis checks…
Running 'Checker.YosysUnmappedCells' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/07-checker-yosysunmappedcells'…
Check for Unmapped Yosys instances clear.
Running 'Checker.YosysSynthChecks' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/08-checker-yosyssynthchecks'…
Check for Yosys check errors clear.
Running 'Checker.NetlistAssignStatements' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/09-checker-netlistassignstatements'…
Running 'OpenROAD.CheckSDCFiles' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/10-openroad-checksdcfiles'…
'PNR_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.
Running 'OpenROAD.CheckMacroInstances' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/11-openroad-checkmacroinstances'…
No macros found, skipping instance check…
Running 'OpenROAD.STAPrePNR' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/12-openroad-staprepnr'…
Starting STA for the nom_tt_025C_1v80 timing corner…
Starting STA for the nom_ss_100C_1v60 timing corner…
Starting STA for the nom_ff_n40C_1v95 timing corner…
Skipping corner min_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Skipping corner min_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/12-openroad-staprepnr/nom_tt_025C_1v80/sta.log'[/repr.filename]…
Skipping corner min_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/12-openroad-staprepnr/nom_ss_100C_1v60/sta.log'[/repr.filename]…
Skipping corner max_tt_025C_1v80 for STA (identical to nom_tt_025C_1v80 at this stage)…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/12-openroad-staprepnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]…
Skipping corner max_ss_100C_1v60 for STA (identical to nom_ss_100C_1v60 at this stage)…
Skipping corner max_ff_n40C_1v95 for STA (identical to nom_ff_n40C_1v95 at this stage)…
Finished STA for the nom_ss_100C_1v60 timing corner.
Finished STA for the nom_tt_025C_1v80 timing corner.
Finished STA for the nom_ff_n40C_1v95 timing corner.
Running 'OpenROAD.Floorplan' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/13-openroad-floorplan'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/13-openroad-floorplan/openroad-floorplan.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'Odb.CheckMacroAntennaProperties' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/14-odb-checkmacroantennaproperties'…
No cells provided, skipping…
Running 'Odb.SetPowerConnections' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/15-odb-setpowerconnections'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/15-odb-setpowerconnections/odb-setpowerconnections.log'[/repr.filename]…
Running 'Odb.ManualMacroPlacement' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/16-odb-manualmacroplacement'…
No instances found, skipping 'Odb.ManualMacroPlacement'…
Running 'OpenROAD.CutRows' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/17-openroad-cutrows'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/17-openroad-cutrows/openroad-cutrows.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.TapEndcapInsertion' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/18-openroad-tapendcapinsertion'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/18-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'Odb.AddPDNObstructions' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/19-odb-addpdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…
Running 'OpenROAD.GeneratePDN' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/20-openroad-generatepdn'…
'FP_PDN_CFG' not explicitly set, setting it to /nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/openroad/common/pdn_cfg.tcl…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/20-openroad-generatepdn/openroad-generatepdn.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'Odb.RemovePDNObstructions' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/21-odb-removepdnobstructions'…
'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…
Running 'Odb.AddRoutingObstructions' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/22-odb-addroutingobstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…
Running 'OpenROAD.GlobalPlacementSkipIO' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/23-openroad-globalplacementskipio'…
'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically calculated target density: 62.993100…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/23-openroad-globalplacementskipio/openroad-globalplacementskipio.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.IOPlacement' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/24-openroad-ioplacement'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/24-openroad-ioplacement/openroad-ioplacement.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'Odb.CustomIOPlacement' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/25-odb-customioplacement'…
No custom floorplan file configured, skipping…
Running 'Odb.ApplyDEFTemplate' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/26-odb-applydeftemplate'…
No DEF template provided, skipping…
Running 'OpenROAD.GlobalPlacement' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/27-openroad-globalplacement'…
'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically calculated target density: 62.993100…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/27-openroad-globalplacement/openroad-globalplacement.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'Odb.WriteVerilogHeader' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/28-odb-writeverilogheader'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/28-odb-writeverilogheader/odb-writeverilogheader.log'[/repr.filename]…
Running 'Checker.PowerGridViolations' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/29-checker-powergridviolations'…
Check for power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) clear.
Running 'OpenROAD.STAMidPNR' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/30-openroad-stamidpnr'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/30-openroad-stamidpnr/openroad-stamidpnr.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
[GRT-0097] No global routing found for nets.
Running 'OpenROAD.RepairDesignPostGPL' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/31-openroad-repairdesignpostgpl'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/31-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'Odb.ManualGlobalPlacement' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/32-odb-manualglobalplacement'…
'MANUAL_GLOBAL_PLACEMENTS' not set, skipping…
Running 'OpenROAD.DetailedPlacement' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/33-openroad-detailedplacement'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/33-openroad-detailedplacement/openroad-detailedplacement.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.CTS' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/34-openroad-cts'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/34-openroad-cts/openroad-cts.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
[CTS-0083] No clock nets have been found.
[CTS-0082] No valid clock nets in the design.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.STAMidPNR-1' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/35-openroad-stamidpnr-1'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/35-openroad-stamidpnr-1/openroad-stamidpnr-1.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
[GRT-0097] No global routing found for nets.
Running 'OpenROAD.ResizerTimingPostCTS' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/36-openroad-resizertimingpostcts'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/36-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock clk can not be propagated.
[RSZ-0062] Unable to repair all setup violations.
Running 'OpenROAD.STAMidPNR-2' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/37-openroad-stamidpnr-2'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/37-openroad-stamidpnr-2/openroad-stamidpnr-2.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
[GRT-0097] No global routing found for nets.
Running 'OpenROAD.GlobalRouting' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/38-openroad-globalrouting'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/38-openroad-globalrouting/openroad-globalrouting.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.CheckAntennas' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/39-openroad-checkantennas'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/39-openroad-checkantennas/openroad-checkantennas.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Repair Design (Post-Global Routing)'…
Running 'Odb.DiodesOnPorts' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/40-odb-diodesonports'…
'DIODE_ON_PORTS' is set to 'none': skipping…
Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be skipped.
Skipping step 'Heuristic Diode Insertion'…
Running 'OpenROAD.RepairAntennas' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/41-openroad-repairantennas'…
Running 'DiodeInsertion' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/41-openroad-repairantennas/1-diodeinsertion'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/41-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.CheckAntennas' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/41-openroad-repairantennas/2-openroad-checkantennas'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/41-openroad-repairantennas/2-openroad-checkantennas/openroad-checkantennas.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be skipped.
Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…
Running 'OpenROAD.STAMidPNR-3' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/42-openroad-stamidpnr-3'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/42-openroad-stamidpnr-3/openroad-stamidpnr-3.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'OpenROAD.DetailedRouting' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/43-openroad-detailedrouting'…
Running TritonRoute with 16 threads…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/43-openroad-detailedrouting/openroad-detailedrouting.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
Running 'Odb.RemoveRoutingObstructions' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/44-odb-removeroutingobstructions'…
'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemoveRoutingObstructions'…
Running 'OpenROAD.CheckAntennas-1' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/45-openroad-checkantennas-1'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/45-openroad-checkantennas-1/openroad-checkantennas-1.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'Checker.TrDRC' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/46-checker-trdrc'…
Check for Routing DRC errors clear.
Running 'Odb.ReportDisconnectedPins' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/47-odb-reportdisconnectedpins'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/47-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log'[/repr.filename]…
Running 'Checker.DisconnectedPins' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/48-checker-disconnectedpins'…
Check for critical disconnected pins clear.
Running 'Odb.ReportWireLength' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/49-odb-reportwirelength'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/49-odb-reportwirelength/odb-reportwirelength.log'[/repr.filename]…
Running 'Checker.WireLength' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/50-checker-wirelength'…
Threshold for Threshold-surpassing long wires is not set. The checker will be skipped.
Running 'OpenROAD.FillInsertion' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/openroad-fillinsertion.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
Running 'Odb.CellFrequencyTables' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/52-odb-cellfrequencytables'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/52-odb-cellfrequencytables/buffer_list.txt'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/52-odb-cellfrequencytables/odb-cellfrequencytables.log'[/repr.filename]…
Running 'OpenROAD.RCX' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/53-openroad-rcx'…
Running RCX for corners matching nom_* (/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/53-openroad-rcx/nom/rcx.log)…
Running RCX for corners matching min_* (/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/53-openroad-rcx/min/rcx.log)…
Running RCX for corners matching max_* (/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/53-openroad-rcx/max/rcx.log)…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/53-openroad-rcx/min/rcx.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/53-openroad-rcx/nom/rcx.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/53-openroad-rcx/max/rcx.log'[/repr.filename]…
Finished RCX for corners matching min_*.
Finished RCX for corners matching max_*.
Finished RCX for corners matching nom_*.
Running 'OpenROAD.STAPostPNR' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr'…
Starting STA for the nom_tt_025C_1v80 timing corner…
Starting STA for the nom_ss_100C_1v60 timing corner…
Starting STA for the nom_ff_n40C_1v95 timing corner…
Starting STA for the min_tt_025C_1v80 timing corner…
Starting STA for the min_ss_100C_1v60 timing corner…
Starting STA for the min_ff_n40C_1v95 timing corner…
Starting STA for the max_tt_025C_1v80 timing corner…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/nom_ff_n40C_1v95/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/nom_tt_025C_1v80/sta.log'[/repr.filename]…
Starting STA for the max_ss_100C_1v60 timing corner…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/min_tt_025C_1v80/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/min_ss_100C_1v60/sta.log'[/repr.filename]…
Starting STA for the max_ff_n40C_1v95 timing corner…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/nom_ss_100C_1v60/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/min_ff_n40C_1v95/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/max_tt_025C_1v80/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/max_ss_100C_1v60/sta.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/max_ff_n40C_1v95/sta.log'[/repr.filename]…
Finished STA for the nom_ff_n40C_1v95 timing corner.
Finished STA for the min_tt_025C_1v80 timing corner.
Finished STA for the min_ss_100C_1v60 timing corner.
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/nom_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]…
Finished STA for the nom_ss_100C_1v60 timing corner.
Finished STA for the nom_tt_025C_1v80 timing corner.
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/min_tt_025C_1v80/filter_unannotated.log'[/repr.filename]…
Finished STA for the min_ff_n40C_1v95 timing corner.
Finished STA for the max_tt_025C_1v80 timing corner.
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/nom_ss_100C_1v60/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/min_ss_100C_1v60/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/min_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/max_tt_025C_1v80/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/nom_tt_025C_1v80/filter_unannotated.log'[/repr.filename]…
Finished STA for the max_ss_100C_1v60 timing corner.
Finished STA for the max_ff_n40C_1v95 timing corner.
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/max_ss_100C_1v60/filter_unannotated.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/max_ff_n40C_1v95/filter_unannotated.log'[/repr.filename]…
Running 'OpenROAD.IRDropReport' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/55-openroad-irdropreport'…
'VSRC_LOC_FILES' was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/55-openroad-irdropreport/openroad-irdropreport.log'[/repr.filename]…
[STA-0366] port 'clk' not found.
[STA-0366] port 'clk' not found.
[STA-0419] transition time can not be specified for virtual clocks.
[STA-0450] virtual clock clk can not be propagated.
[INFO PSM-0040] All shapes on net VPWR are connected.
########## IR report #################
Net              : VPWR
Corner           : nom_tt_025C_1v80
Supply voltage   : 1.80e+00 V
Worstcase voltage: 1.80e+00 V
Average voltage  : 1.80e+00 V
Average IR drop  : 7.72e-05 V
Worstcase IR drop: 2.34e-04 V
Percentage drop  : 0.01 %
######################################
[INFO PSM-0040] All shapes on net VGND are connected.
########## IR report #################
Net              : VGND
Corner           : nom_tt_025C_1v80
Supply voltage   : 0.00e+00 V
Worstcase voltage: 2.22e-04 V
Average voltage  : 7.48e-05 V
Average IR drop  : 7.48e-05 V
Worstcase IR drop: 2.22e-04 V
Percentage drop  : 0.01 %
######################################

Running 'Magic.StreamOut' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/56-magic-streamout'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/56-magic-streamout/magic-streamout.log'[/repr.filename]…
Running 'KLayout.StreamOut' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/57-klayout-streamout'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/57-klayout-streamout/klayout-streamout.log'[/repr.filename]…
Running 'Magic.WriteLEF' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/58-magic-writelef'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/58-magic-writelef/magic-writelef.log'[/repr.filename]…
Running 'Odb.CheckDesignAntennaProperties' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/59-odb-checkdesignantennaproperties'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/59-odb-checkdesignantennaproperties/odb-checkdesignantennaproperties.log'[/repr.filename]…
Running 'KLayout.XOR' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/60-klayout-xor'…
Running XOR with 16 threads…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/60-klayout-xor/klayout-xor.log'[/repr.filename]…
Running 'Checker.XOR' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/61-checker-xor'…
Check for XOR differences clear.
Running 'Magic.DRC' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/62-magic-drc'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/62-magic-drc/magic-drc.log'[/repr.filename]…
Running 'KLayout.DRC' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/63-klayout-drc'…
Running KLayout DRC with 16 threads…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/63-klayout-drc/klayout-drc.log'[/repr.filename]…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/63-klayout-drc/xml_drc_report_to_json.log'[/repr.filename]…
Running 'Checker.MagicDRC' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/64-checker-magicdrc'…
Check for Magic DRC errors clear.
Running 'Checker.KLayoutDRC' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/65-checker-klayoutdrc'…
Check for KLayout DRC errors clear.
Running 'Magic.SpiceExtraction' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/66-magic-spiceextraction'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/66-magic-spiceextraction/magic-spiceextraction.log'[/repr.filename]…
Running 'Checker.IllegalOverlap' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/67-checker-illegaloverlap'…
Check for Magic Illegal Overlap errors clear.
Running 'Netgen.LVS' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/68-netgen-lvs'…
Logging subprocess to [repr.filename]'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/68-netgen-lvs/netgen-lvs.log'[/repr.filename]…
Running 'Checker.LVS' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/69-checker-lvs'…
Check for LVS errors clear.
Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped.
Skipping step 'Equivalence Check'…
Running 'Checker.SetupViolations' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/70-checker-setupviolations'…
Setup violations found in the following corners:
* max_ss_100C_1v60
* min_ss_100C_1v60
* nom_ss_100C_1v60
No setup violations found
Running 'Checker.HoldViolations' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/71-checker-holdviolations'…
No hold violations found
Running 'Checker.MaxSlewViolations' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/72-checker-maxslewviolations'…
No max slew violations found
Running 'Checker.MaxCapViolations' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/73-checker-maxcapviolations'…
No max cap violations found
Running 'Misc.ReportManufacturability' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/74-misc-reportmanufacturability'…
Saving views to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/final'…
Flow complete.
Starting…
Running 'KLayout.OpenGUI' at 'DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/75-klayout-opengui'…
Saving views to '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/final'…
Flow complete.
