<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_mem256X8_0_0_synth_1" LaunchDir="D:/FPGA/HW5/HW5.runs/design_1_mem256X8_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mux_interface_0_0_synth_1" LaunchDir="D:/FPGA/HW5/HW5.runs/design_1_mux_interface_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="D:/FPGA/HW5/HW5.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="D:/FPGA/HW5/HW5.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="D:/FPGA/HW5/HW5.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_matrix_processor_0_0_synth_1" LaunchDir="D:/FPGA/HW5/HW5.runs/design_1_matrix_processor_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_contral_0_0_synth_1" LaunchDir="D:/FPGA/HW5/HW5.runs/design_1_contral_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/FPGA/HW5/HW5.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_mem256X8_0_0_synth_1"/>
		<Parent Id="design_1_mux_interface_0_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_matrix_processor_0_0_synth_1"/>
		<Parent Id="design_1_contral_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

