Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed May  6 18:00:26 2020
| Host         : mobile-unit running 64-bit Linux Mint 19 Tara
| Command      : report_timing_summary -max_paths 10 -file siren_timing_summary_routed.rpt -pb siren_timing_summary_routed.pb -rpx siren_timing_summary_routed.rpx -warn_on_violation
| Design       : siren
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: tcount_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.696        0.000                      0                   22        0.252        0.000                      0                   22        9.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_50MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50MHz          17.696        0.000                      0                   22        0.252        0.000                      0                   22        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz
  To Clock:  clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       17.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.696ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.806ns (78.366%)  route 0.499ns (21.634%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.499     6.265    tcount_reg_n_0_[1]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.939    tcount_reg[0]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    tcount_reg[4]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    tcount_reg[8]_i_1_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    tcount_reg[12]_i_1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.615 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.615    tcount_reg[16]_i_1_n_6
    SLICE_X5Y108         FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.276    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                 17.696    

Slack (MET) :             17.712ns  (required time - arrival time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.704ns (31.158%)  route 1.555ns (68.842%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[4]/Q
                         net (fo=20, routed)          0.870     6.637    dac_SCLK_OBUF
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     6.761 r  dac_load_R_i_3/O
                         net (fo=2, routed)           0.685     7.446    dac_load_R_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I1_O)        0.124     7.570 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     7.570    dac_load_L0
    SLICE_X4Y105         FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    25.009    clk_50MHz_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.279    25.288    
                         clock uncertainty           -0.035    25.253    
    SLICE_X4Y105         FDRE (Setup_fdre_C_D)        0.029    25.282    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         25.282    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                 17.712    

Slack (MET) :             17.717ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 1.785ns (78.167%)  route 0.499ns (21.833%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.499     6.265    tcount_reg_n_0_[1]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.939    tcount_reg[0]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    tcount_reg[4]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    tcount_reg[8]_i_1_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    tcount_reg[12]_i_1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.594 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.594    tcount_reg[16]_i_1_n_4
    SLICE_X5Y108         FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.276    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 17.717    

Slack (MET) :             17.721ns  (required time - arrival time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.704ns (31.258%)  route 1.548ns (68.742%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[4]/Q
                         net (fo=20, routed)          0.870     6.637    dac_SCLK_OBUF
    SLICE_X4Y105         LUT6 (Prop_lut6_I0_O)        0.124     6.761 r  dac_load_R_i_3/O
                         net (fo=2, routed)           0.678     7.439    dac_load_R_i_3_n_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124     7.563 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     7.563    dac_load_R0
    SLICE_X4Y105         FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    25.009    clk_50MHz_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.279    25.288    
                         clock uncertainty           -0.035    25.253    
    SLICE_X4Y105         FDRE (Setup_fdre_C_D)        0.031    25.284    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         25.284    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                 17.721    

Slack (MET) :             17.791ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.711ns (77.436%)  route 0.499ns (22.564%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.499     6.265    tcount_reg_n_0_[1]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.939    tcount_reg[0]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    tcount_reg[4]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    tcount_reg[8]_i_1_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    tcount_reg[12]_i_1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.520 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.520    tcount_reg[16]_i_1_n_5
    SLICE_X5Y108         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.276    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 17.791    

Slack (MET) :             17.807ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 1.695ns (77.272%)  route 0.499ns (22.728%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.499     6.265    tcount_reg_n_0_[1]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.939    tcount_reg[0]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    tcount_reg[4]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    tcount_reg[8]_i_1_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.281    tcount_reg[12]_i_1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.504 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.504    tcount_reg[16]_i_1_n_7
    SLICE_X5Y108         FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.276    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X5Y108         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 17.807    

Slack (MET) :             17.810ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.692ns (77.240%)  route 0.499ns (22.760%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.499     6.265    tcount_reg_n_0_[1]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.939    tcount_reg[0]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    tcount_reg[4]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    tcount_reg[8]_i_1_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.501 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.501    tcount_reg[12]_i_1_n_6
    SLICE_X5Y107         FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.276    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 17.810    

Slack (MET) :             17.831ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.671ns (77.020%)  route 0.499ns (22.980%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.499     6.265    tcount_reg_n_0_[1]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.939    tcount_reg[0]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    tcount_reg[4]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    tcount_reg[8]_i_1_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.480 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.480    tcount_reg[12]_i_1_n_4
    SLICE_X5Y107         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.276    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 17.831    

Slack (MET) :             17.905ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.597ns (76.209%)  route 0.499ns (23.791%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.499     6.265    tcount_reg_n_0_[1]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.939    tcount_reg[0]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    tcount_reg[4]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    tcount_reg[8]_i_1_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.406 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.406    tcount_reg[12]_i_1_n_5
    SLICE_X5Y107         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.276    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                 17.905    

Slack (MET) :             17.921ns  (required time - arrival time)
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 1.581ns (76.026%)  route 0.499ns (23.974%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[1]/Q
                         net (fo=4, routed)           0.499     6.265    tcount_reg_n_0_[1]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  tcount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.939    tcount_reg[0]_i_1_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.053    tcount_reg[4]_i_1_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.167    tcount_reg[8]_i_1_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.390 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.390    tcount_reg[12]_i_1_n_7
    SLICE_X5Y107         FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.276    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 17.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  tcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tcount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.766    tcount_reg_n_0_[11]
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    tcount_reg[8]_i_1_n_4
    SLICE_X5Y106         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.033    clk_50MHz_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  tcount_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.105     1.621    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tcount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.515    clk_50MHz_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  tcount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tcount_reg[15]/Q
                         net (fo=1, routed)           0.108     1.765    tcount_reg_n_0_[15]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    tcount_reg[12]_i_1_n_4
    SLICE_X5Y107         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.032    clk_50MHz_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.105     1.620    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.515    clk_50MHz_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  tcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.105     1.762    tcount_reg_n_0_[12]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    tcount_reg[12]_i_1_n_7
    SLICE_X5Y107         FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.032    clk_50MHz_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  tcount_reg[12]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.105     1.620    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.515    clk_50MHz_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  tcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.105     1.762    tcount_reg_n_0_[16]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    tcount_reg[16]_i_1_n_7
    SLICE_X5Y108         FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.032    clk_50MHz_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  tcount_reg[16]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.105     1.620    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.109     1.767    tcount_reg_n_0_[10]
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    tcount_reg[8]_i_1_n_5
    SLICE_X5Y106         FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.033    clk_50MHz_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  tcount_reg[10]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.105     1.621    tcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.515    clk_50MHz_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.109     1.766    tcount_reg_n_0_[14]
    SLICE_X5Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    tcount_reg[12]_i_1_n_5
    SLICE_X5Y107         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.032    clk_50MHz_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.105     1.620    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.515    clk_50MHz_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.109     1.766    tcount_reg_n_0_[18]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    tcount_reg[16]_i_1_n_5
    SLICE_X5Y108         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.032    clk_50MHz_IBUF_BUFG
    SLICE_X5Y108         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.105     1.620    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.667%)  route 0.181ns (49.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  tcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  tcount_reg[6]/Q
                         net (fo=3, routed)           0.181     1.839    tcount_reg_n_0_[6]
    SLICE_X4Y105         LUT6 (Prop_lut6_I3_O)        0.045     1.884 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     1.884    dac_load_R0
    SLICE_X4Y105         FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.033    clk_50MHz_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  dac_load_R_reg/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y105         FDRE (Hold_fdre_C_D)         0.092     1.621    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  tcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  tcount_reg[6]/Q
                         net (fo=3, routed)           0.180     1.838    tcount_reg_n_0_[6]
    SLICE_X4Y105         LUT6 (Prop_lut6_I3_O)        0.045     1.883 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.883    dac_load_L0
    SLICE_X4Y105         FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.033    clk_50MHz_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  dac_load_L_reg/C
                         clock pessimism             -0.503     1.529    
    SLICE_X4Y105         FDRE (Hold_fdre_C_D)         0.091     1.620    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  tcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tcount_reg[3]/Q
                         net (fo=3, routed)           0.120     1.778    tcount_reg_n_0_[3]
    SLICE_X5Y104         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  tcount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    tcount_reg[0]_i_1_n_4
    SLICE_X5Y104         FDRE                                         r  tcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.033    clk_50MHz_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  tcount_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.105     1.621    tcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y105    dac_load_L_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y105    dac_load_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y104    tcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y106    tcount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y106    tcount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y107    tcount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y107    tcount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y107    tcount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y107    tcount_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y107    tcount_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y107    tcount_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y107    tcount_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y107    tcount_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y108    tcount_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y108    tcount_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y108    tcount_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y108    tcount_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y105    dac_load_L_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y105    dac_load_R_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y105    dac_load_L_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y105    dac_load_R_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y104    tcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y106    tcount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y106    tcount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y104    tcount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y104    tcount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y104    tcount_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y105    tcount_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y105    tcount_reg[5]/C



