Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Wed Jun 29 17:34:20 2016
| Host             : JULIOXAVIERCB2B running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 25.495 (Junction temp exceeded!) |
| Dynamic (W)              | 25.009                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.131 |       87 |       --- |             --- |
|   LUT as Logic |     0.120 |       21 |     20800 |            0.10 |
|   Register     |     0.012 |       22 |     41600 |            0.05 |
|   Others       |     0.000 |       42 |       --- |             --- |
| Signals        |     0.458 |       49 |       --- |             --- |
| I/O            |    24.419 |       30 |       106 |           28.30 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    25.495 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.995 |       0.654 |      0.341 |
| Vccaux    |       1.800 |     0.946 |       0.892 |      0.053 |
| Vcco33    |       3.300 |     6.894 |       6.893 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------+-----------+
| Name          | Power (W) |
+---------------+-----------+
| main          |    25.009 |
|   JKFF_U12    |     0.040 |
|   JKFF_U16    |     0.010 |
|   PASS_CONFIG |     0.057 |
|     CI_U29    |     0.027 |
|       FF1     |    <0.001 |
|       FF2     |    <0.001 |
|       FF3     |     0.001 |
|       FF4     |     0.023 |
|     CI_U6     |     0.031 |
|       FF1     |     0.019 |
|       FF2     |    <0.001 |
|       FF3     |     0.007 |
|       FF4     |    <0.001 |
|       FF5     |     0.002 |
|       FF6     |    <0.001 |
|   PASS_SHIFT  |     0.403 |
|     U21FF     |     0.033 |
|     U22FF     |     0.021 |
|     U23FF     |     0.033 |
|     U24FF     |     0.068 |
|     U25FF     |     0.020 |
|     U26FF     |     0.026 |
|     U2FF      |     0.033 |
|     U3FF      |     0.032 |
|     U4FF      |     0.039 |
|     U5FF      |     0.098 |
+---------------+-----------+


