#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000016bb4162e70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000016bb4151b70 .scope module, "regfile_tb" "regfile_tb" 3 3;
 .timescale -9 -12;
P_0000016bb4163000 .param/l "NUM_INPUTS" 0 3 7, +C4<00000000000000000000000000000100>;
P_0000016bb4163038 .param/l "NUM_REGS" 0 3 6, +C4<00000000000000000000000000010000>;
P_0000016bb4163070 .param/l "TOTAL_INPUTS" 0 3 8, +C4<000000000000000000000000000001000>;
P_0000016bb41630a8 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
v0000016bb41b7d70_0 .array/port v0000016bb41b7d70, 0;
L_0000016bb4155710 .functor BUFZ 16, v0000016bb41b7d70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b7d70_1 .array/port v0000016bb41b7d70, 1;
L_0000016bb4155f60 .functor BUFZ 16, v0000016bb41b7d70_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b7d70_2 .array/port v0000016bb41b7d70, 2;
L_0000016bb4155550 .functor BUFZ 16, v0000016bb41b7d70_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b7d70_3 .array/port v0000016bb41b7d70, 3;
L_0000016bb4155a20 .functor BUFZ 16, v0000016bb41b7d70_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b7d70_4 .array/port v0000016bb41b7d70, 4;
L_0000016bb4155ef0 .functor BUFZ 16, v0000016bb41b7d70_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b7d70_5 .array/port v0000016bb41b7d70, 5;
L_0000016bb4155080 .functor BUFZ 16, v0000016bb41b7d70_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b7d70_6 .array/port v0000016bb41b7d70, 6;
L_0000016bb4155780 .functor BUFZ 16, v0000016bb41b7d70_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b7d70_7 .array/port v0000016bb41b7d70, 7;
L_0000016bb4155160 .functor BUFZ 16, v0000016bb41b7d70_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b7d70_8 .array/port v0000016bb41b7d70, 8;
L_0000016bb41551d0 .functor BUFZ 16, v0000016bb41b7d70_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b8860_0 .array/port v0000016bb41b8860, 0;
L_0000016bb4155470 .functor BUFZ 16, v0000016bb41b8860_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b8860_1 .array/port v0000016bb41b8860, 1;
L_0000016bb41554e0 .functor BUFZ 16, v0000016bb41b8860_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b8860_2 .array/port v0000016bb41b8860, 2;
L_0000016bb4155630 .functor BUFZ 16, v0000016bb41b8860_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b8860_3 .array/port v0000016bb41b8860, 3;
L_0000016bb4155a90 .functor BUFZ 16, v0000016bb41b8860_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b9080_0 .array/port v0000016bb41b9080, 0;
L_0000016bb4155b70 .functor BUFZ 16, v0000016bb41b9080_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b9080_1 .array/port v0000016bb41b9080, 1;
L_0000016bb41556a0 .functor BUFZ 16, v0000016bb41b9080_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b9080_2 .array/port v0000016bb41b9080, 2;
L_0000016bb4155b00 .functor BUFZ 16, v0000016bb41b9080_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b9080_3 .array/port v0000016bb41b9080, 3;
L_0000016bb41ba320 .functor BUFZ 16, v0000016bb41b9080_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000016bb41b8680_0 .var "clk", 0 0;
v0000016bb41b8540 .array "r_data", 0 8;
v0000016bb41b8540_0 .net v0000016bb41b8540 0, 15 0, L_0000016bb4155710; 1 drivers
v0000016bb41b8540_1 .net v0000016bb41b8540 1, 15 0, L_0000016bb4155f60; 1 drivers
v0000016bb41b8540_2 .net v0000016bb41b8540 2, 15 0, L_0000016bb4155550; 1 drivers
v0000016bb41b8540_3 .net v0000016bb41b8540 3, 15 0, L_0000016bb4155a20; 1 drivers
v0000016bb41b8540_4 .net v0000016bb41b8540 4, 15 0, L_0000016bb4155ef0; 1 drivers
v0000016bb41b8540_5 .net v0000016bb41b8540 5, 15 0, L_0000016bb4155080; 1 drivers
v0000016bb41b8540_6 .net v0000016bb41b8540 6, 15 0, L_0000016bb4155780; 1 drivers
v0000016bb41b8540_7 .net v0000016bb41b8540 7, 15 0, L_0000016bb4155160; 1 drivers
v0000016bb41b8540_8 .net v0000016bb41b8540 8, 15 0, L_0000016bb41551d0; 1 drivers
v0000016bb41b87c0_0 .net "r_data_vld", 0 0, v0000016bb41b7e10_0;  1 drivers
v0000016bb41b85e0_0 .var "ren", 0 0;
v0000016bb41b84a0_0 .var "reset", 0 0;
v0000016bb41b8860 .array "w_data1", 0 3, 15 0;
v0000016bb41b9080 .array "w_data2", 0 3, 15 0;
v0000016bb41b8f40_0 .var "w_data3", 15 0;
v0000016bb41b8720_0 .var "wen1", 0 0;
v0000016bb41b8cc0_0 .var "wen2", 0 0;
v0000016bb41b8900_0 .var "wen3", 0 0;
v0000016bb41b8c20_0 .net "wr_ack1", 0 0, v0000016bb41b8b80_0;  1 drivers
v0000016bb41b89a0_0 .net "wr_ack2", 0 0, v0000016bb41b8a40_0;  1 drivers
v0000016bb41b8d60_0 .net "wr_ack3", 0 0, v0000016bb41b8ae0_0;  1 drivers
E_0000016bb4141420 .event anyedge, v0000016bb41b7e10_0;
S_0000016bb4151d00 .scope module, "uut" "regfile" 3 29, 4 9 0, S_0000016bb4151b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /OUTPUT 144 "r_data";
    .port_info 4 /OUTPUT 1 "r_data_vld";
    .port_info 5 /INPUT 1 "wen1";
    .port_info 6 /INPUT 64 "w_data1";
    .port_info 7 /OUTPUT 1 "wr_ack1";
    .port_info 8 /INPUT 1 "wen2";
    .port_info 9 /INPUT 64 "w_data2";
    .port_info 10 /OUTPUT 1 "wr_ack2";
    .port_info 11 /INPUT 1 "wen3";
    .port_info 12 /INPUT 16 "w_data3";
    .port_info 13 /OUTPUT 1 "wr_ack3";
P_0000016bb4143f20 .param/l "num_inputs" 0 4 12, +C4<00000000000000000000000000000100>;
P_0000016bb4143f58 .param/l "num_regs" 0 4 11, +C4<00000000000000000000000000010000>;
P_0000016bb4143f90 .param/l "total_inputs" 0 4 13, +C4<000000000000000000000000000001000>;
P_0000016bb4143fc8 .param/l "width" 0 4 10, +C4<00000000000000000000000000010000>;
v0000016bb41b7cd0_0 .net "clk", 0 0, v0000016bb41b8680_0;  1 drivers
v0000016bb41b7d70 .array "r_data", 0 8, 15 0;
v0000016bb41b7e10_0 .var "r_data_vld", 0 0;
v0000016bb41b7eb0 .array "registers", 15 0, 15 0;
v0000016bb41b7f50_0 .net "ren", 0 0, v0000016bb41b85e0_0;  1 drivers
v0000016bb41b7ff0_0 .net "reset", 0 0, v0000016bb41b84a0_0;  1 drivers
v0000016bb41b8090 .array "w_data1", 0 3;
v0000016bb41b8090_0 .net v0000016bb41b8090 0, 15 0, L_0000016bb4155470; 1 drivers
v0000016bb41b8090_1 .net v0000016bb41b8090 1, 15 0, L_0000016bb41554e0; 1 drivers
v0000016bb41b8090_2 .net v0000016bb41b8090 2, 15 0, L_0000016bb4155630; 1 drivers
v0000016bb41b8090_3 .net v0000016bb41b8090 3, 15 0, L_0000016bb4155a90; 1 drivers
v0000016bb41b8130 .array "w_data2", 0 3;
v0000016bb41b8130_0 .net v0000016bb41b8130 0, 15 0, L_0000016bb4155b70; 1 drivers
v0000016bb41b8130_1 .net v0000016bb41b8130 1, 15 0, L_0000016bb41556a0; 1 drivers
v0000016bb41b8130_2 .net v0000016bb41b8130 2, 15 0, L_0000016bb4155b00; 1 drivers
v0000016bb41b8130_3 .net v0000016bb41b8130 3, 15 0, L_0000016bb41ba320; 1 drivers
v0000016bb41b8400_0 .net "w_data3", 15 0, v0000016bb41b8f40_0;  1 drivers
v0000016bb41b8360_0 .net "wen1", 0 0, v0000016bb41b8720_0;  1 drivers
v0000016bb41b8fe0_0 .net "wen2", 0 0, v0000016bb41b8cc0_0;  1 drivers
v0000016bb41b8220_0 .net "wen3", 0 0, v0000016bb41b8900_0;  1 drivers
v0000016bb41b8b80_0 .var "wr_ack1", 0 0;
v0000016bb41b8a40_0 .var "wr_ack2", 0 0;
v0000016bb41b8ae0_0 .var "wr_ack3", 0 0;
E_0000016bb41419a0 .event posedge, v0000016bb41b7cd0_0;
v0000016bb41b7eb0_0 .array/port v0000016bb41b7eb0, 0;
v0000016bb41b7eb0_1 .array/port v0000016bb41b7eb0, 1;
v0000016bb41b7eb0_2 .array/port v0000016bb41b7eb0, 2;
E_0000016bb41415a0/0 .event anyedge, v0000016bb41b7f50_0, v0000016bb41b7eb0_0, v0000016bb41b7eb0_1, v0000016bb41b7eb0_2;
v0000016bb41b7eb0_3 .array/port v0000016bb41b7eb0, 3;
v0000016bb41b7eb0_4 .array/port v0000016bb41b7eb0, 4;
v0000016bb41b7eb0_5 .array/port v0000016bb41b7eb0, 5;
v0000016bb41b7eb0_6 .array/port v0000016bb41b7eb0, 6;
E_0000016bb41415a0/1 .event anyedge, v0000016bb41b7eb0_3, v0000016bb41b7eb0_4, v0000016bb41b7eb0_5, v0000016bb41b7eb0_6;
v0000016bb41b7eb0_7 .array/port v0000016bb41b7eb0, 7;
v0000016bb41b7eb0_8 .array/port v0000016bb41b7eb0, 8;
v0000016bb41b7eb0_9 .array/port v0000016bb41b7eb0, 9;
v0000016bb41b7eb0_10 .array/port v0000016bb41b7eb0, 10;
E_0000016bb41415a0/2 .event anyedge, v0000016bb41b7eb0_7, v0000016bb41b7eb0_8, v0000016bb41b7eb0_9, v0000016bb41b7eb0_10;
v0000016bb41b7eb0_11 .array/port v0000016bb41b7eb0, 11;
v0000016bb41b7eb0_12 .array/port v0000016bb41b7eb0, 12;
v0000016bb41b7eb0_13 .array/port v0000016bb41b7eb0, 13;
v0000016bb41b7eb0_14 .array/port v0000016bb41b7eb0, 14;
E_0000016bb41415a0/3 .event anyedge, v0000016bb41b7eb0_11, v0000016bb41b7eb0_12, v0000016bb41b7eb0_13, v0000016bb41b7eb0_14;
v0000016bb41b7eb0_15 .array/port v0000016bb41b7eb0, 15;
E_0000016bb41415a0/4 .event anyedge, v0000016bb41b7eb0_15;
E_0000016bb41415a0 .event/or E_0000016bb41415a0/0, E_0000016bb41415a0/1, E_0000016bb41415a0/2, E_0000016bb41415a0/3, E_0000016bb41415a0/4;
S_0000016bb42966f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 46, 4 46 0, S_0000016bb4151d00;
 .timescale -9 -12;
v0000016bb4142a70_0 .var/2s "i", 31 0;
S_0000016bb4164bb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 52, 4 52 0, S_0000016bb4151d00;
 .timescale -9 -12;
v0000016bb4144670_0 .var/2s "i", 31 0;
S_0000016bb4164d40 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 67, 4 67 0, S_0000016bb4151d00;
 .timescale -9 -12;
v0000016bb4296cc0_0 .var/2s "i", 31 0;
S_0000016bb4296880 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 74, 4 74 0, S_0000016bb4151d00;
 .timescale -9 -12;
v0000016bb4296a10_0 .var/2s "i", 31 0;
S_0000016bb41b7730 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 81, 4 81 0, S_0000016bb4151d00;
 .timescale -9 -12;
v0000016bb4296ab0_0 .var/2s "i", 31 0;
    .scope S_0000016bb4151d00;
T_0 ;
    %wait E_0000016bb41415a0;
    %load/vec4 v0000016bb41b7f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0000016bb42966f0;
    %jmp t_0;
    .scope S_0000016bb42966f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016bb4142a70_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000016bb4142a70_0;
    %pad/s 33;
    %cmpi/s 8, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0000016bb4142a70_0;
    %load/vec4a v0000016bb41b7eb0, 4;
    %ix/getv/s 4, v0000016bb4142a70_0;
    %store/vec4a v0000016bb41b7d70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016bb4142a70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000016bb4142a70_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0000016bb4151d00;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b7e10_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %fork t_3, S_0000016bb4164bb0;
    %jmp t_2;
    .scope S_0000016bb4164bb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016bb4144670_0, 0, 32;
T_0.4 ;
    %load/vec4 v0000016bb4144670_0;
    %pad/s 33;
    %cmpi/s 8, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000016bb4144670_0;
    %store/vec4a v0000016bb41b7d70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016bb4144670_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000016bb4144670_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_0000016bb4151d00;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b7e10_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000016bb4151d00;
T_1 ;
    %wait E_0000016bb41419a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016bb41b8b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016bb41b8a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016bb41b8ae0_0, 0;
    %load/vec4 v0000016bb41b7ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_5, S_0000016bb4164d40;
    %jmp t_4;
    .scope S_0000016bb4164d40;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016bb4296cc0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000016bb4296cc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000016bb4296cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016bb41b7eb0, 0, 4;
    %load/vec4 v0000016bb4296cc0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000016bb4296cc0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0000016bb4151d00;
t_4 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000016bb41b7f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000016bb41b8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %fork t_7, S_0000016bb4296880;
    %jmp t_6;
    .scope S_0000016bb4296880;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016bb4296a10_0, 0, 32;
T_1.8 ;
    %load/vec4 v0000016bb4296a10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.9, 5;
    %ix/getv/s 4, v0000016bb4296a10_0;
    %load/vec4a v0000016bb41b8090, 4;
    %ix/getv/s 3, v0000016bb4296a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016bb41b7eb0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016bb4296a10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000016bb4296a10_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %end;
    .scope S_0000016bb4151d00;
t_6 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016bb41b8b80_0, 0;
T_1.6 ;
    %load/vec4 v0000016bb41b8fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %fork t_9, S_0000016bb41b7730;
    %jmp t_8;
    .scope S_0000016bb41b7730;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016bb4296ab0_0, 0, 32;
T_1.12 ;
    %load/vec4 v0000016bb4296ab0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.13, 5;
    %ix/getv/s 4, v0000016bb4296ab0_0;
    %load/vec4a v0000016bb41b8130, 4;
    %load/vec4 v0000016bb4296ab0_0;
    %addi 4, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016bb41b7eb0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000016bb4296ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000016bb4296ab0_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %end;
    .scope S_0000016bb4151d00;
t_8 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016bb41b8a40_0, 0;
T_1.10 ;
    %load/vec4 v0000016bb41b8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0000016bb41b8400_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016bb41b7eb0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016bb41b8ae0_0, 0;
T_1.14 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016bb4151b70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b8680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b84a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b85e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b8720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b8900_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b84a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b8720_0, 0, 1;
    %pushi/vec4 4369, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016bb41b8860, 4, 0;
    %pushi/vec4 8738, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016bb41b8860, 4, 0;
    %pushi/vec4 13107, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016bb41b8860, 4, 0;
    %pushi/vec4 17476, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016bb41b8860, 4, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b8cc0_0, 0, 1;
    %pushi/vec4 26214, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016bb41b9080, 4, 0;
    %pushi/vec4 30583, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016bb41b9080, 4, 0;
    %pushi/vec4 34952, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016bb41b9080, 4, 0;
    %pushi/vec4 39321, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016bb41b9080, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b8900_0, 0, 1;
    %pushi/vec4 48059, 0, 16;
    %store/vec4 v0000016bb41b8f40_0, 0, 16;
    %delay 50000, 0;
    %vpi_call/w 3 78 "$display", "wr_ack1=%b", v0000016bb41b8c20_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "wr_ack2=%b", v0000016bb41b89a0_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "wr_ack3=%b", v0000016bb41b8d60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b8720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b8900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b85e0_0, 0, 1;
    %delay 50000, 0;
T_2.0 ;
    %load/vec4 v0000016bb41b87c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.1, 6;
    %wait E_0000016bb4141420;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 3 90 "$display", "Read with ren=1: r_data[4]=%h", v0000016bb41b8540_4 {0 0 0};
    %vpi_call/w 3 91 "$display", "wr_ack1=%b", v0000016bb41b8c20_0 {0 0 0};
    %vpi_call/w 3 92 "$display", "wr_ack2=%b", v0000016bb41b89a0_0 {0 0 0};
    %vpi_call/w 3 93 "$display", "wr_ack3=%b", v0000016bb41b8d60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b85e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 98 "$display", "Read with ren=0: r_data[7]=%h", v0000016bb41b8540_7 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b8720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b8cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b8900_0, 0, 1;
    %pushi/vec4 52428, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016bb41b8860, 4, 0;
    %pushi/vec4 56797, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016bb41b9080, 4, 0;
    %pushi/vec4 61166, 0, 16;
    %store/vec4 v0000016bb41b8f40_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b8720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b8900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b85e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 116 "$display", "Read after simultaneous writes: r_data[0],[4]=%h, %h", v0000016bb41b8540_0, v0000016bb41b8540_4 {0 0 0};
    %vpi_call/w 3 117 "$display", "wr_ack1=%b", v0000016bb41b8c20_0 {0 0 0};
    %vpi_call/w 3 118 "$display", "wr_ack2=%b", v0000016bb41b89a0_0 {0 0 0};
    %vpi_call/w 3 119 "$display", "wr_ack3=%b", v0000016bb41b8d60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b8720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b85e0_0, 0, 1;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000016bb41b8860, 4, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b8720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016bb41b85e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016bb41b85e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 131 "$display", "Read after ren==1 and wen1==1 write attempt: r_data[0]=%h", v0000016bb41b8540_0 {0 0 0};
    %vpi_call/w 3 132 "$display", "wr_ack1=%b", v0000016bb41b8c20_0 {0 0 0};
    %vpi_call/w 3 133 "$display", "wr_ack2=%b", v0000016bb41b89a0_0 {0 0 0};
    %vpi_call/w 3 134 "$display", "wr_ack3=%b", v0000016bb41b8d60_0 {0 0 0};
    %vpi_call/w 3 136 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000016bb4151b70;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000016bb41b8680_0;
    %inv;
    %store/vec4 v0000016bb41b8680_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "regfile_tb.sv";
    "../../../src/v_tile/mem/regfile.sv";
