// Seed: 3251911493
module module_0 (
    input  tri1  id_0,
    output tri0  id_1,
    input  uwire id_2
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4,
    output tri1 id_5,
    inout tri id_6,
    output supply1 id_7,
    input supply0 id_8
    , id_11,
    input tri1 id_9
);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  localparam id_10 = -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout tri1 id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_3,
      id_5,
      id_5,
      id_4,
      id_3,
      id_3,
      id_5
  );
  logic id_6;
  ;
  assign id_3 = 1;
  wire id_7;
endmodule
