Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib line 1, library ram256x16_TT_1p8V_25C_lib already exists.
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib line 1, library ram256x16_TT_1p8V_25C_lib already exists.
Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/33-openroad-detailedplacement/counter.odb'…
Reading design constraints file at '/home/thanh/NCO/counter.sdc'…
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 63 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 2 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 63.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(31085, 50190), (521905, 684140)].
[INFO CTS-0024]  Normalized sink region: [(2.28566, 3.69044), (38.3754, 50.3044)].
[INFO CTS-0025]     Width:  36.0897.
[INFO CTS-0026]     Height: 46.6140.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 36.0897 X 23.3070
[INFO CTS-0034]     Segment length (rounded): 12.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 18.0449 X 23.3070
[INFO CTS-0034]     Segment length (rounded): 10.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 18.0449 X 11.6535
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 63.
[INFO CTS-0018]     Created 13 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 13 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 5:1, 6:1, 7:1, 9:2, 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 67
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 890.14 um
[INFO CTS-0102]  Path depth 3 - 3
[INFO CTS-0207]  Leaf load cells 4
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_115
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_114
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                               962    3610.96
  Tap cell                               1530    1914.34
  Clock buffer                             15     301.54
  Timing Repair Buffer                    113     566.79
  Inverter                                 39     151.40
  Clock inverter                            2      16.27
  Sequential cell                          59    1338.78
  Multi-Input combinational cell          254    1936.86
  Total                                  2976  256867.62
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/34-openroad-cts/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/34-openroad-cts/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/34-openroad-cts/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/34-openroad-cts/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/34-openroad-cts/counter.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        190.6 u
average displacement        0.1 u
max displacement           35.7 u
original HPWL           30398.7 u
legalized HPWL          30966.5 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 233 instances
[INFO DPL-0021] HPWL before           30966.5 u
[INFO DPL-0022] HPWL after            30367.7 u
[INFO DPL-0023] HPWL delta               -1.9 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_115
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_114
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                               962    3610.96
  Tap cell                               1530    1914.34
  Clock buffer                             15     301.54
  Timing Repair Buffer                    113     566.79
  Inverter                                 39     151.40
  Clock inverter                            2      16.27
  Sequential cell                          59    1338.78
  Multi-Input combinational cell          254    1936.86
  Total                                  2976  256867.62
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/34-openroad-cts/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/34-openroad-cts/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/34-openroad-cts/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/34-openroad-cts/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/34-openroad-cts/counter.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 13.
[INFO CTS-0005] Total number of Clock Subnets: 13.
[INFO CTS-0006] Total number of Sinks: 63.
%OL_END_REPORT
