v 20081231 1
B 300 200 1200 1300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 900 1000 9 8 1 0 0 0 1
NAND
P 100 1200 300 1200 1 0 0
{
T 2600 1600 5 10 0 0 180 0 1
pintype=in
T 355 1195 5 10 1 1 0 0 1
pinlabel=in1
T 205 1245 5 10 1 1 0 6 1
pinnumber=3
T 3500 1600 5 10 0 0 180 0 1
pinseq=3
}
P 100 900 300 900 1 0 0
{
T 2600 1300 5 10 0 0 180 0 1
pintype=in
T 355 895 5 10 1 1 0 0 1
pinlabel=in2
T 205 945 5 10 1 1 0 6 1
pinnumber=4
T 3500 1300 5 10 0 0 180 0 1
pinseq=4
}
P 900 1700 900 1500 1 0 0
{
T 2800 1800 5 10 0 0 180 0 1
pintype=pwr
T 855 1400 5 10 1 1 180 6 1
pinlabel=Vdd
T 905 1650 5 10 1 1 180 0 1
pinnumber=2
T 3600 1800 5 10 0 0 180 0 1
pinseq=2
}
P 1700 700 1500 700 1 0 0
{
T 2700 700 5 10 0 0 180 0 1
pintype=out
T 1445 695 5 10 1 1 0 6 1
pinlabel=out1
T 1595 745 5 10 1 1 0 0 1
pinnumber=1
T 3500 700 5 10 0 0 180 0 1
pinseq=1
}
T 1275 1595 8 10 1 1 0 0 1
refdes=S?
T 975 -10 8 10 0 1 0 0 1
device=none
P 100 600 300 600 1 0 0
{
T 2600 1100 5 10 0 0 180 0 1
pintype=in
T 355 595 5 10 1 1 0 0 1
pinlabel=in3
T 205 645 5 10 1 1 0 6 1
pinnumber=5
T 3500 1100 5 10 0 0 180 0 1
pinseq=5
}
P 100 300 300 300 1 0 0
{
T 2600 900 5 10 0 0 180 0 1
pintype=in
T 355 295 5 10 1 1 0 0 1
pinlabel=in4
T 205 345 5 10 1 1 0 6 1
pinnumber=6
T 3500 900 5 10 0 0 180 0 1
pinseq=6
}
