#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Nov 14 00:39:41 2014
# Process ID: 148
# Log file: C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/zynq_design_wrapper.vdi
# Journal file: C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source zynq_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 361 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/zynq_design_processing_system7_0_0.xdc] for cell 'zynq_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_processing_system7_0_0/zynq_design_processing_system7_0_0.xdc] for cell 'zynq_design_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/constrs_1/new/cons.xdc]
Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tpg_0_0/zynq_design_v_tpg_0_0_clocks.xdc] for cell 'zynq_design_i/v_tpg_0/U0'
Finished Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tpg_0_0/zynq_design_v_tpg_0_0_clocks.xdc] for cell 'zynq_design_i/v_tpg_0/U0'
Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/zynq_design_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'zynq_design_i/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_rgb2ycrcb_0_0/zynq_design_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'zynq_design_i/v_rgb2ycrcb_0/U0'
Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_design_i/v_axi4s_vid_out_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 905.281 ; gain = 418.598
Finished Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_axi4s_vid_out_0_0/zynq_design_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'zynq_design_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tc_0_0/zynq_design_v_tc_0_0_clocks.xdc] for cell 'zynq_design_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.srcs/sources_1/bd/zynq_design/ip/zynq_design_v_tc_0_0/zynq_design_v_tc_0_0_clocks.xdc] for cell 'zynq_design_i/v_tc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 96 instances

link_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 905.281 ; gain = 720.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 905.281 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-3806] Generating IP xilinx.com:ip:labtools_xsdb_master_lib:3.0 for dbg_hub_CV.
INFO: [IP_Flow 19-3806] Generating IP xilinx.com:ip:ila:4.0 for u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 975.902 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1b4aac332

Time (s): cpu = 00:00:33 ; elapsed = 00:11:04 . Memory (MB): peak = 975.902 ; gain = 70.621
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 15b9752a4

Time (s): cpu = 00:00:36 ; elapsed = 00:11:07 . Memory (MB): peak = 983.379 ; gain = 78.098

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 18 load pin(s).
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
WARNING: [Constraints 18-838] Failed to create SRL placer macro for cell u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.cs_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1.  for bel D5LUT Routing contention at pips element DOUTMUX.
INFO: [Opt 31-10] Eliminated 1478 cells.
Phase 3 Constant Propagation | Checksum: 11b090ce0

Time (s): cpu = 00:00:41 ; elapsed = 00:11:12 . Memory (MB): peak = 983.379 ; gain = 78.098

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 4100 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1875 unconnected cells.
Phase 4 Sweep | Checksum: 15ffb08ed

Time (s): cpu = 00:00:45 ; elapsed = 00:11:16 . Memory (MB): peak = 983.379 ; gain = 78.098
Ending Logic Optimization Task | Checksum: 15ffb08ed

Time (s): cpu = 00:00:00 ; elapsed = 00:11:16 . Memory (MB): peak = 983.379 ; gain = 78.098
Implement Debug Cores | Checksum: 1b4aac332
Logic Optimization | Checksum: 1220ee8fd

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 22 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 0 Total Ports: 44
Ending PowerOpt Patch Enables Task | Checksum: 162cfc49e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1074.906 ; gain = 0.000
Ending Power Optimization Task | Checksum: 162cfc49e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1074.906 ; gain = 91.527
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:11:28 . Memory (MB): peak = 1074.906 ; gain = 169.625
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.499 . Memory (MB): peak = 1074.906 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: dffbec88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 4b67e923

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 4b67e923

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 4b67e923

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 13e8361e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 13e8361e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 1d434f19

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.906 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 1d434f19

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 1d434f19

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 17ca3880

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10ae5b141

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1acbc04bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1a6300dd2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 186f492c8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 1c9b76389

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1c9b76389

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1c9b76389

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1c9b76389

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1c9b76389

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1c9b76389

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2149e369d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2149e369d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 207e62bc2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 29a949f8c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 273bcc3b3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 2d8015386

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 15510e349

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 15510e349

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 15510e349

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 12a54c6e3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.615. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1a9159f37

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 1a9159f37

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1a9159f37

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1a9159f37

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 1a9159f37

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1074.906 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 11eb5b9ab

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1074.906 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 11eb5b9ab

Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 1074.906 ; gain = 0.000
Ending Placer Task | Checksum: 64ec1809

Time (s): cpu = 00:00:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1074.906 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:49 . Memory (MB): peak = 1074.906 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1074.906 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.906 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.312 . Memory (MB): peak = 1074.906 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14563c2cf

Time (s): cpu = 00:01:18 ; elapsed = 00:01:06 . Memory (MB): peak = 1165.168 ; gain = 90.262

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14563c2cf

Time (s): cpu = 00:01:18 ; elapsed = 00:01:06 . Memory (MB): peak = 1165.168 ; gain = 90.262
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: f08f5632

Time (s): cpu = 00:01:29 ; elapsed = 00:01:13 . Memory (MB): peak = 1180.266 ; gain = 105.359
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.68   | TNS=0      | WHS=-0.24  | THS=-173   |

Phase 2 Router Initialization | Checksum: f08f5632

Time (s): cpu = 00:01:33 ; elapsed = 00:01:16 . Memory (MB): peak = 1180.266 ; gain = 105.359

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f88f946f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:18 . Memory (MB): peak = 1180.266 ; gain = 105.359

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 400
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d8a9fd77

Time (s): cpu = 00:01:45 ; elapsed = 00:01:24 . Memory (MB): peak = 1180.266 ; gain = 105.359
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.83   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 3b8bdb27

Time (s): cpu = 00:01:46 ; elapsed = 00:01:24 . Memory (MB): peak = 1180.266 ; gain = 105.359

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 151816cf3

Time (s): cpu = 00:01:46 ; elapsed = 00:01:24 . Memory (MB): peak = 1180.266 ; gain = 105.359
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.83   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 851ced79

Time (s): cpu = 00:01:46 ; elapsed = 00:01:25 . Memory (MB): peak = 1180.266 ; gain = 105.359

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 11774b2db

Time (s): cpu = 00:01:47 ; elapsed = 00:01:25 . Memory (MB): peak = 1180.266 ; gain = 105.359
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.83   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 11774b2db

Time (s): cpu = 00:01:47 ; elapsed = 00:01:25 . Memory (MB): peak = 1180.266 ; gain = 105.359
Phase 4 Rip-up And Reroute | Checksum: 11774b2db

Time (s): cpu = 00:01:47 ; elapsed = 00:01:25 . Memory (MB): peak = 1180.266 ; gain = 105.359

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 11774b2db

Time (s): cpu = 00:01:49 ; elapsed = 00:01:26 . Memory (MB): peak = 1180.266 ; gain = 105.359
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.94   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 11774b2db

Time (s): cpu = 00:01:49 ; elapsed = 00:01:26 . Memory (MB): peak = 1180.266 ; gain = 105.359

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 11774b2db

Time (s): cpu = 00:01:49 ; elapsed = 00:01:26 . Memory (MB): peak = 1180.266 ; gain = 105.359

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 11774b2db

Time (s): cpu = 00:01:51 ; elapsed = 00:01:28 . Memory (MB): peak = 1180.266 ; gain = 105.359
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.94   | TNS=0      | WHS=0.035  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 11774b2db

Time (s): cpu = 00:01:51 ; elapsed = 00:01:28 . Memory (MB): peak = 1180.266 ; gain = 105.359

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.07725 %
  Global Horizontal Routing Utilization  = 1.35252 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 11774b2db

Time (s): cpu = 00:01:51 ; elapsed = 00:01:28 . Memory (MB): peak = 1180.266 ; gain = 105.359

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 11774b2db

Time (s): cpu = 00:01:51 ; elapsed = 00:01:28 . Memory (MB): peak = 1180.418 ; gain = 105.512

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1285eb4a8

Time (s): cpu = 00:01:53 ; elapsed = 00:01:29 . Memory (MB): peak = 1180.418 ; gain = 105.512

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.94   | TNS=0      | WHS=0.035  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1285eb4a8

Time (s): cpu = 00:01:53 ; elapsed = 00:01:29 . Memory (MB): peak = 1180.418 ; gain = 105.512
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1285eb4a8

Time (s): cpu = 00:00:00 ; elapsed = 00:01:29 . Memory (MB): peak = 1180.418 ; gain = 105.512

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:29 . Memory (MB): peak = 1180.418 ; gain = 105.512
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:33 . Memory (MB): peak = 1180.418 ; gain = 105.512
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1180.418 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.418 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/onlybecool/Thesis/git_videopasstrough/git_videopasstrough_v_1_01/git_videopasstrough_v_1_01.runs/impl_1/zynq_design_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.461 ; gain = 9.043
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.738 ; gain = 2.277
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.000 ; gain = 21.262
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 00:55:05 2014...
