Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Nov 22 14:48:19 2021
| Host         : Endeavor running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TEST_timing_summary_routed.rpt -pb TEST_timing_summary_routed.pb -rpx TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : TEST
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       11          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (17)
6. checking no_output_delay (14)
7. checking multiple_clock (496)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: graphicsCard/displayEngine/Hcounter/v_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (496)
--------------------------------
 There are 496 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.426        0.000                      0                 4774        0.030        0.000                      0                 4774        2.633        0.000                       0                   501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          6.426        0.000                      0                 4774        0.203        0.000                      0                 4774       12.000        0.000                       0                   497  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        6.432        0.000                      0                 4774        0.203        0.000                      0                 4774       12.000        0.000                       0                   497  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.426        0.000                      0                 4774        0.030        0.000                      0                 4774  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.426        0.000                      0                 4774        0.030        0.000                      0                 4774  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.924ns  (logic 5.580ns (31.131%)  route 12.344ns (68.869%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 23.177 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.008    15.504    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.716    23.177    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.668    
                         clock uncertainty           -0.173    22.496    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.930    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                         -15.504    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.752ns  (logic 5.580ns (31.434%)  route 12.172ns (68.566%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[9])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[9]
                         net (fo=118, routed)        10.835    15.331    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.173    22.501    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.935    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -15.331    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.721ns  (logic 5.580ns (31.488%)  route 12.141ns (68.512%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[10]
                         net (fo=118, routed)        10.804    15.300    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.173    22.501    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.935    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -15.300    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.696ns  (logic 5.580ns (31.532%)  route 12.116ns (68.468%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[1]
                         net (fo=118, routed)        10.780    15.276    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.676ns  (logic 5.580ns (31.568%)  route 12.096ns (68.432%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[4]
                         net (fo=118, routed)        10.760    15.256    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.601ns  (logic 5.580ns (31.702%)  route 12.021ns (68.298%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[3]
                         net (fo=118, routed)        10.685    15.181    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.601ns  (logic 5.580ns (31.703%)  route 12.021ns (68.297%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[8]
                         net (fo=118, routed)        10.684    15.180    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.180    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.586ns  (logic 5.580ns (31.729%)  route 12.006ns (68.271%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.670    15.166    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.173    22.493    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.927    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.927    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.596ns  (logic 5.580ns (31.712%)  route 12.016ns (68.288%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[2]
                         net (fo=118, routed)        10.679    15.175    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.551ns  (logic 5.580ns (31.793%)  route 11.971ns (68.207%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.634    15.130    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                  6.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/Q
                         net (fo=1, routed)           0.170    -0.233    graphicsCard/command_processor/dout[14]
    SLICE_X65Y56         FDRE                                         r  graphicsCard/command_processor/x2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X65Y56         FDRE                                         r  graphicsCard/command_processor/x2_reg[4]/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X65Y56         FDRE (Hold_fdre_C_D)         0.070    -0.436    graphicsCard/command_processor/x2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.390%)  route 0.177ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.177    -0.227    graphicsCard/command_processor/dout[8]
    SLICE_X64Y54         FDRE                                         r  graphicsCard/command_processor/y2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y54         FDRE                                         r  graphicsCard/command_processor/y2_reg[8]/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.076    -0.430    graphicsCard/command_processor/y2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.513%)  route 0.176ns (55.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y55         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/Q
                         net (fo=1, routed)           0.176    -0.228    graphicsCard/command_processor/dout[40]
    SLICE_X65Y55         FDRE                                         r  graphicsCard/command_processor/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X65Y55         FDRE                                         r  graphicsCard/command_processor/color_reg[0]/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.070    -0.436    graphicsCard/command_processor/color_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.949%)  route 0.140ns (40.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.566    -0.546    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X58Y53         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.140    -0.243    graphicsCard/command_processor/empty
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  graphicsCard/command_processor/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    graphicsCard/command_processor/FSM_sequential_state[0]_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.837    -0.315    graphicsCard/command_processor/clk_out1
    SLICE_X60Y54         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.215    -0.530    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.120    -0.410    graphicsCard/command_processor/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.155%)  route 0.178ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X68Y56         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/Q
                         net (fo=1, routed)           0.178    -0.225    graphicsCard/command_processor/dout[38]
    SLICE_X67Y58         FDRE                                         r  graphicsCard/command_processor/x1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X67Y58         FDRE                                         r  graphicsCard/command_processor/x1_reg[8]/C
                         clock pessimism             -0.194    -0.507    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.066    -0.441    graphicsCard/command_processor/x1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.991%)  route 0.172ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y52         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/Q
                         net (fo=1, routed)           0.172    -0.230    graphicsCard/command_processor/dout[9]
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[9]/C
                         clock pessimism             -0.216    -0.528    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.078    -0.450    graphicsCard/command_processor/y2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.523%)  route 0.169ns (54.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y51         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.169    -0.234    graphicsCard/command_processor/dout[4]
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[4]/C
                         clock pessimism             -0.216    -0.528    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.071    -0.457    graphicsCard/command_processor/y2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 graphicsCard/displayEngine/Hcounter/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.565    -0.547    graphicsCard/displayEngine/Hcounter/clk_out1
    SLICE_X49Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  graphicsCard/displayEngine/Hcounter/h_count_reg[7]/Q
                         net (fo=16, routed)          0.143    -0.263    graphicsCard/displayEngine/Hcounter/h_count[7]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.218 r  graphicsCard/displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    graphicsCard/displayEngine/Hcounter/data0[9]
    SLICE_X48Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.836    -0.316    graphicsCard/displayEngine/Hcounter/clk_out1
    SLICE_X48Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.218    -0.534    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.091    -0.443    graphicsCard/displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.383%)  route 0.177ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.567    -0.545    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y57         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.177    -0.228    graphicsCard/command_processor/dout[41]
    SLICE_X63Y56         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X63Y56         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.215    -0.528    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.070    -0.458    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.567    -0.545    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X65Y58         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/Q
                         net (fo=1, routed)           0.170    -0.234    graphicsCard/command_processor/dout[19]
    SLICE_X64Y58         FDRE                                         r  graphicsCard/command_processor/x2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X64Y58         FDRE                                         r  graphicsCard/command_processor/x2_reg[9]/C
                         clock pessimism             -0.219    -0.532    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.066    -0.466    graphicsCard/command_processor/x2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y11    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y11    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y27    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y27    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y27    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y27    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y26    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y26    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y53    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y53    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y53    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y53    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  graphicsCard/clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.924ns  (logic 5.580ns (31.131%)  route 12.344ns (68.869%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 23.177 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.008    15.504    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.716    23.177    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.668    
                         clock uncertainty           -0.167    22.502    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.936    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.936    
                         arrival time                         -15.504    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.752ns  (logic 5.580ns (31.434%)  route 12.172ns (68.566%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[9])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[9]
                         net (fo=118, routed)        10.835    15.331    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.167    22.507    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.941    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -15.331    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.721ns  (logic 5.580ns (31.488%)  route 12.141ns (68.512%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[10]
                         net (fo=118, routed)        10.804    15.300    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.167    22.507    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.941    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -15.300    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.696ns  (logic 5.580ns (31.532%)  route 12.116ns (68.468%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[1]
                         net (fo=118, routed)        10.780    15.276    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.167    22.511    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.945    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.676ns  (logic 5.580ns (31.568%)  route 12.096ns (68.432%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[4]
                         net (fo=118, routed)        10.760    15.256    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.167    22.511    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.945    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.601ns  (logic 5.580ns (31.702%)  route 12.021ns (68.298%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[3]
                         net (fo=118, routed)        10.685    15.181    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.167    22.511    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.945    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.601ns  (logic 5.580ns (31.703%)  route 12.021ns (68.297%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[8]
                         net (fo=118, routed)        10.684    15.180    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.167    22.511    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.945    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -15.180    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.586ns  (logic 5.580ns (31.729%)  route 12.006ns (68.271%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.670    15.166    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.167    22.499    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.933    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.933    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.596ns  (logic 5.580ns (31.712%)  route 12.016ns (68.288%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[2]
                         net (fo=118, routed)        10.679    15.175    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.167    22.511    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.945    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.551ns  (logic 5.580ns (31.793%)  route 11.971ns (68.207%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.634    15.130    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.167    22.511    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.945    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                  6.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/Q
                         net (fo=1, routed)           0.170    -0.233    graphicsCard/command_processor/dout[14]
    SLICE_X65Y56         FDRE                                         r  graphicsCard/command_processor/x2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X65Y56         FDRE                                         r  graphicsCard/command_processor/x2_reg[4]/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X65Y56         FDRE (Hold_fdre_C_D)         0.070    -0.436    graphicsCard/command_processor/x2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.390%)  route 0.177ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.177    -0.227    graphicsCard/command_processor/dout[8]
    SLICE_X64Y54         FDRE                                         r  graphicsCard/command_processor/y2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y54         FDRE                                         r  graphicsCard/command_processor/y2_reg[8]/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.076    -0.430    graphicsCard/command_processor/y2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.513%)  route 0.176ns (55.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y55         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/Q
                         net (fo=1, routed)           0.176    -0.228    graphicsCard/command_processor/dout[40]
    SLICE_X65Y55         FDRE                                         r  graphicsCard/command_processor/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X65Y55         FDRE                                         r  graphicsCard/command_processor/color_reg[0]/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.070    -0.436    graphicsCard/command_processor/color_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.949%)  route 0.140ns (40.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.566    -0.546    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X58Y53         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.140    -0.243    graphicsCard/command_processor/empty
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  graphicsCard/command_processor/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    graphicsCard/command_processor/FSM_sequential_state[0]_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.837    -0.315    graphicsCard/command_processor/clk_out1
    SLICE_X60Y54         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.215    -0.530    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.120    -0.410    graphicsCard/command_processor/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.155%)  route 0.178ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X68Y56         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/Q
                         net (fo=1, routed)           0.178    -0.225    graphicsCard/command_processor/dout[38]
    SLICE_X67Y58         FDRE                                         r  graphicsCard/command_processor/x1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X67Y58         FDRE                                         r  graphicsCard/command_processor/x1_reg[8]/C
                         clock pessimism             -0.194    -0.507    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.066    -0.441    graphicsCard/command_processor/x1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.991%)  route 0.172ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y52         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/Q
                         net (fo=1, routed)           0.172    -0.230    graphicsCard/command_processor/dout[9]
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[9]/C
                         clock pessimism             -0.216    -0.528    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.078    -0.450    graphicsCard/command_processor/y2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.523%)  route 0.169ns (54.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y51         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.169    -0.234    graphicsCard/command_processor/dout[4]
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[4]/C
                         clock pessimism             -0.216    -0.528    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.071    -0.457    graphicsCard/command_processor/y2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 graphicsCard/displayEngine/Hcounter/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.565    -0.547    graphicsCard/displayEngine/Hcounter/clk_out1
    SLICE_X49Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  graphicsCard/displayEngine/Hcounter/h_count_reg[7]/Q
                         net (fo=16, routed)          0.143    -0.263    graphicsCard/displayEngine/Hcounter/h_count[7]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.218 r  graphicsCard/displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    graphicsCard/displayEngine/Hcounter/data0[9]
    SLICE_X48Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.836    -0.316    graphicsCard/displayEngine/Hcounter/clk_out1
    SLICE_X48Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.218    -0.534    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.091    -0.443    graphicsCard/displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.383%)  route 0.177ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.567    -0.545    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y57         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.177    -0.228    graphicsCard/command_processor/dout[41]
    SLICE_X63Y56         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X63Y56         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.215    -0.528    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.070    -0.458    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.567    -0.545    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X65Y58         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/Q
                         net (fo=1, routed)           0.170    -0.234    graphicsCard/command_processor/dout[19]
    SLICE_X64Y58         FDRE                                         r  graphicsCard/command_processor/x2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X64Y58         FDRE                                         r  graphicsCard/command_processor/x2_reg[9]/C
                         clock pessimism             -0.219    -0.532    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.066    -0.466    graphicsCard/command_processor/x2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y11    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y11    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y27    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y27    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y27    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y27    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y26    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y26    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y53    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y53    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y51    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y53    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X58Y53    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  graphicsCard/clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  graphicsCard/clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.924ns  (logic 5.580ns (31.131%)  route 12.344ns (68.869%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 23.177 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.008    15.504    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.716    23.177    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.668    
                         clock uncertainty           -0.173    22.496    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.930    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                         -15.504    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.752ns  (logic 5.580ns (31.434%)  route 12.172ns (68.566%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[9])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[9]
                         net (fo=118, routed)        10.835    15.331    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.173    22.501    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.935    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -15.331    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.721ns  (logic 5.580ns (31.488%)  route 12.141ns (68.512%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[10]
                         net (fo=118, routed)        10.804    15.300    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.173    22.501    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.935    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -15.300    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.696ns  (logic 5.580ns (31.532%)  route 12.116ns (68.468%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[1]
                         net (fo=118, routed)        10.780    15.276    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.676ns  (logic 5.580ns (31.568%)  route 12.096ns (68.432%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[4]
                         net (fo=118, routed)        10.760    15.256    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.601ns  (logic 5.580ns (31.702%)  route 12.021ns (68.298%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[3]
                         net (fo=118, routed)        10.685    15.181    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.601ns  (logic 5.580ns (31.703%)  route 12.021ns (68.297%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[8]
                         net (fo=118, routed)        10.684    15.180    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.180    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.586ns  (logic 5.580ns (31.729%)  route 12.006ns (68.271%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.670    15.166    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.173    22.493    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.927    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.927    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.596ns  (logic 5.580ns (31.712%)  route 12.016ns (68.288%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[2]
                         net (fo=118, routed)        10.679    15.175    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.551ns  (logic 5.580ns (31.793%)  route 11.971ns (68.207%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.634    15.130    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                  6.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/Q
                         net (fo=1, routed)           0.170    -0.233    graphicsCard/command_processor/dout[14]
    SLICE_X65Y56         FDRE                                         r  graphicsCard/command_processor/x2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X65Y56         FDRE                                         r  graphicsCard/command_processor/x2_reg[4]/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.173    -0.333    
    SLICE_X65Y56         FDRE (Hold_fdre_C_D)         0.070    -0.263    graphicsCard/command_processor/x2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.390%)  route 0.177ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.177    -0.227    graphicsCard/command_processor/dout[8]
    SLICE_X64Y54         FDRE                                         r  graphicsCard/command_processor/y2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y54         FDRE                                         r  graphicsCard/command_processor/y2_reg[8]/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.173    -0.333    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.076    -0.257    graphicsCard/command_processor/y2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.513%)  route 0.176ns (55.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y55         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/Q
                         net (fo=1, routed)           0.176    -0.228    graphicsCard/command_processor/dout[40]
    SLICE_X65Y55         FDRE                                         r  graphicsCard/command_processor/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X65Y55         FDRE                                         r  graphicsCard/command_processor/color_reg[0]/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.173    -0.333    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.070    -0.263    graphicsCard/command_processor/color_reg[0]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.949%)  route 0.140ns (40.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.566    -0.546    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X58Y53         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.140    -0.243    graphicsCard/command_processor/empty
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  graphicsCard/command_processor/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    graphicsCard/command_processor/FSM_sequential_state[0]_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.837    -0.315    graphicsCard/command_processor/clk_out1
    SLICE_X60Y54         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.215    -0.530    
                         clock uncertainty            0.173    -0.357    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.120    -0.237    graphicsCard/command_processor/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.155%)  route 0.178ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X68Y56         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/Q
                         net (fo=1, routed)           0.178    -0.225    graphicsCard/command_processor/dout[38]
    SLICE_X67Y58         FDRE                                         r  graphicsCard/command_processor/x1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X67Y58         FDRE                                         r  graphicsCard/command_processor/x1_reg[8]/C
                         clock pessimism             -0.194    -0.507    
                         clock uncertainty            0.173    -0.334    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.066    -0.268    graphicsCard/command_processor/x1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.991%)  route 0.172ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y52         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/Q
                         net (fo=1, routed)           0.172    -0.230    graphicsCard/command_processor/dout[9]
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[9]/C
                         clock pessimism             -0.216    -0.528    
                         clock uncertainty            0.173    -0.355    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.078    -0.277    graphicsCard/command_processor/y2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.523%)  route 0.169ns (54.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y51         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.169    -0.234    graphicsCard/command_processor/dout[4]
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[4]/C
                         clock pessimism             -0.216    -0.528    
                         clock uncertainty            0.173    -0.355    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.071    -0.284    graphicsCard/command_processor/y2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 graphicsCard/displayEngine/Hcounter/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.565    -0.547    graphicsCard/displayEngine/Hcounter/clk_out1
    SLICE_X49Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  graphicsCard/displayEngine/Hcounter/h_count_reg[7]/Q
                         net (fo=16, routed)          0.143    -0.263    graphicsCard/displayEngine/Hcounter/h_count[7]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.218 r  graphicsCard/displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    graphicsCard/displayEngine/Hcounter/data0[9]
    SLICE_X48Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.836    -0.316    graphicsCard/displayEngine/Hcounter/clk_out1
    SLICE_X48Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.218    -0.534    
                         clock uncertainty            0.173    -0.361    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.091    -0.270    graphicsCard/displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.383%)  route 0.177ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.567    -0.545    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y57         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.177    -0.228    graphicsCard/command_processor/dout[41]
    SLICE_X63Y56         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X63Y56         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.215    -0.528    
                         clock uncertainty            0.173    -0.355    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.070    -0.285    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.567    -0.545    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X65Y58         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/Q
                         net (fo=1, routed)           0.170    -0.234    graphicsCard/command_processor/dout[19]
    SLICE_X64Y58         FDRE                                         r  graphicsCard/command_processor/x2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X64Y58         FDRE                                         r  graphicsCard/command_processor/x2_reg[9]/C
                         clock pessimism             -0.219    -0.532    
                         clock uncertainty            0.173    -0.359    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.066    -0.293    graphicsCard/command_processor/x2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.924ns  (logic 5.580ns (31.131%)  route 12.344ns (68.869%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.823ns = ( 23.177 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        11.008    15.504    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.716    23.177    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.668    
                         clock uncertainty           -0.173    22.496    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.930    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.930    
                         arrival time                         -15.504    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.752ns  (logic 5.580ns (31.434%)  route 12.172ns (68.566%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[9])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[9]
                         net (fo=118, routed)        10.835    15.331    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.173    22.501    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.935    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -15.331    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.721ns  (logic 5.580ns (31.488%)  route 12.141ns (68.512%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.818ns = ( 23.182 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[10]
                         net (fo=118, routed)        10.804    15.300    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.721    23.182    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y36         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.673    
                         clock uncertainty           -0.173    22.501    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.935    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -15.300    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.696ns  (logic 5.580ns (31.532%)  route 12.116ns (68.468%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[1]
                         net (fo=118, routed)        10.780    15.276    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.276    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.676ns  (logic 5.580ns (31.568%)  route 12.096ns (68.432%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[4]
                         net (fo=118, routed)        10.760    15.256    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.256    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.601ns  (logic 5.580ns (31.702%)  route 12.021ns (68.298%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[3]
                         net (fo=118, routed)        10.685    15.181    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.601ns  (logic 5.580ns (31.703%)  route 12.021ns (68.297%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[8])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[8]
                         net (fo=118, routed)        10.684    15.180    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.180    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.586ns  (logic 5.580ns (31.729%)  route 12.006ns (68.271%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.826ns = ( 23.174 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[7]
                         net (fo=118, routed)        10.670    15.166    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.713    23.174    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.665    
                         clock uncertainty           -0.173    22.493    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.927    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.927    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.596ns  (logic 5.580ns (31.712%)  route 12.016ns (68.288%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[2]
                         net (fo=118, routed)        10.679    15.175    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 graphicsCard/line_drawing/y_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.551ns  (logic 5.580ns (31.793%)  route 11.971ns (68.207%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 23.186 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.626    -2.421    graphicsCard/line_drawing/clk_out1
    SLICE_X55Y52         FDRE                                         r  graphicsCard/line_drawing/y_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  graphicsCard/line_drawing/y_current_reg[0]/Q
                         net (fo=14, routed)          0.789    -1.175    graphicsCard/line_drawing/y_current_reg_n_0_[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.124    -1.051 r  graphicsCard/line_drawing/y_out_carry_i_4/O
                         net (fo=1, routed)           0.000    -1.051    graphicsCard/line_drawing/y_out_carry_i_4_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.519 r  graphicsCard/line_drawing/y_out_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.519    graphicsCard/line_drawing/y_out_carry_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.405 r  graphicsCard/line_drawing/y_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.405    graphicsCard/line_drawing/y_out_carry__0_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.071 r  graphicsCard/line_drawing/y_out_carry__1/O[1]
                         net (fo=1, routed)           0.547     0.476    graphicsCard/A[9]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.020     4.496 r  graphicsCard/xyToMem_return__0/P[5]
                         net (fo=118, routed)        10.634    15.130    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         1.725    23.186    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y37         RAMB36E1                                     r  graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.509    22.677    
                         clock uncertainty           -0.173    22.505    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.939    graphicsCard/frame/frameBufferMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.939    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                  6.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]/Q
                         net (fo=1, routed)           0.170    -0.233    graphicsCard/command_processor/dout[14]
    SLICE_X65Y56         FDRE                                         r  graphicsCard/command_processor/x2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X65Y56         FDRE                                         r  graphicsCard/command_processor/x2_reg[4]/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.173    -0.333    
    SLICE_X65Y56         FDRE (Hold_fdre_C_D)         0.070    -0.263    graphicsCard/command_processor/x2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.390%)  route 0.177ns (55.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y54         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.177    -0.227    graphicsCard/command_processor/dout[8]
    SLICE_X64Y54         FDRE                                         r  graphicsCard/command_processor/y2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y54         FDRE                                         r  graphicsCard/command_processor/y2_reg[8]/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.173    -0.333    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.076    -0.257    graphicsCard/command_processor/y2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.513%)  route 0.176ns (55.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y55         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[60]/Q
                         net (fo=1, routed)           0.176    -0.228    graphicsCard/command_processor/dout[40]
    SLICE_X65Y55         FDRE                                         r  graphicsCard/command_processor/color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X65Y55         FDRE                                         r  graphicsCard/command_processor/color_reg[0]/C
                         clock pessimism             -0.194    -0.506    
                         clock uncertainty            0.173    -0.333    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.070    -0.263    graphicsCard/command_processor/color_reg[0]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.949%)  route 0.140ns (40.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.566    -0.546    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X58Y53         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.140    -0.243    graphicsCard/command_processor/empty
    SLICE_X60Y54         LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  graphicsCard/command_processor/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    graphicsCard/command_processor/FSM_sequential_state[0]_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.837    -0.315    graphicsCard/command_processor/clk_out1
    SLICE_X60Y54         FDRE                                         r  graphicsCard/command_processor/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.215    -0.530    
                         clock uncertainty            0.173    -0.357    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.120    -0.237    graphicsCard/command_processor/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.155%)  route 0.178ns (55.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.568    -0.544    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X68Y56         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[58]/Q
                         net (fo=1, routed)           0.178    -0.225    graphicsCard/command_processor/dout[38]
    SLICE_X67Y58         FDRE                                         r  graphicsCard/command_processor/x1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X67Y58         FDRE                                         r  graphicsCard/command_processor/x1_reg[8]/C
                         clock pessimism             -0.194    -0.507    
                         clock uncertainty            0.173    -0.334    
    SLICE_X67Y58         FDRE (Hold_fdre_C_D)         0.066    -0.268    graphicsCard/command_processor/x1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.991%)  route 0.172ns (55.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y52         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/Q
                         net (fo=1, routed)           0.172    -0.230    graphicsCard/command_processor/dout[9]
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[9]/C
                         clock pessimism             -0.216    -0.528    
                         clock uncertainty            0.173    -0.355    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.078    -0.277    graphicsCard/command_processor/y2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/y2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.523%)  route 0.169ns (54.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.569    -0.543    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X64Y51         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.169    -0.234    graphicsCard/command_processor/dout[4]
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.840    -0.312    graphicsCard/command_processor/clk_out1
    SLICE_X64Y53         FDRE                                         r  graphicsCard/command_processor/y2_reg[4]/C
                         clock pessimism             -0.216    -0.528    
                         clock uncertainty            0.173    -0.355    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.071    -0.284    graphicsCard/command_processor/y2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 graphicsCard/displayEngine/Hcounter/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/displayEngine/Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.565    -0.547    graphicsCard/displayEngine/Hcounter/clk_out1
    SLICE_X49Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  graphicsCard/displayEngine/Hcounter/h_count_reg[7]/Q
                         net (fo=16, routed)          0.143    -0.263    graphicsCard/displayEngine/Hcounter/h_count[7]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.218 r  graphicsCard/displayEngine/Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    graphicsCard/displayEngine/Hcounter/data0[9]
    SLICE_X48Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.836    -0.316    graphicsCard/displayEngine/Hcounter/clk_out1
    SLICE_X48Y92         FDRE                                         r  graphicsCard/displayEngine/Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.218    -0.534    
                         clock uncertainty            0.173    -0.361    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.091    -0.270    graphicsCard/displayEngine/Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.383%)  route 0.177ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.567    -0.545    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X63Y57         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=1, routed)           0.177    -0.228    graphicsCard/command_processor/dout[41]
    SLICE_X63Y56         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X63Y56         FDRE                                         r  graphicsCard/command_processor/color_reg[1]/C
                         clock pessimism             -0.215    -0.528    
                         clock uncertainty            0.173    -0.355    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.070    -0.285    graphicsCard/command_processor/color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            graphicsCard/command_processor/x2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.567    -0.545    graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X65Y58         FDRE                                         r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  graphicsCard/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[39]/Q
                         net (fo=1, routed)           0.170    -0.234    graphicsCard/command_processor/dout[19]
    SLICE_X64Y58         FDRE                                         r  graphicsCard/command_processor/x2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    graphicsCard/clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  graphicsCard/clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    graphicsCard/clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  graphicsCard/clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    graphicsCard/clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  graphicsCard/clockModule/inst/clkout1_buf/O
                         net (fo=496, routed)         0.839    -0.313    graphicsCard/command_processor/clk_out1
    SLICE_X64Y58         FDRE                                         r  graphicsCard/command_processor/x2_reg[9]/C
                         clock pessimism             -0.219    -0.532    
                         clock uncertainty            0.173    -0.359    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.066    -0.293    graphicsCard/command_processor/x2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.059    





