# compile vhdl design source files
vhdl work  \
"../../../../FEB_fabric.srcs/sources_1/new/Proj_Def.vhd" \
"../../../../FEB_fabric.srcs/sources_1/new/AFE_Interface_Sim.vhd" \

vhdl xil_defaultlib  \
"../../../../FEB_fabric.srcs/sim_1/new/Datapath_Testbench.vhd" \

# Do not sort compile order
nosort
