
APP_BL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08008000  08008000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e04  080081c4  080081c4  000081c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  0800afc8  0800afc8  0000afc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afe0  0800afe0  00010010  2**0
                  CONTENTS
  4 .ARM          00000008  0800afe0  0800afe0  0000afe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800afe8  0800afe8  00010010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afe8  0800afe8  0000afe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800afec  0800afec  0000afec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800aff0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000010  0800b000  00010010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000c4  0800b000  000100c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010040  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009383  00000000  00000000  00010083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001aad  00000000  00000000  00019406  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000770  00000000  00000000  0001aeb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005a7  00000000  00000000  0001b628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002071e  00000000  00000000  0001bbcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aa1a  00000000  00000000  0003c2ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c4ba3  00000000  00000000  00046d07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001cbc  00000000  00000000  0010b8ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000041  00000000  00000000  0010d568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080081c4 <__do_global_dtors_aux>:
 80081c4:	b510      	push	{r4, lr}
 80081c6:	4c05      	ldr	r4, [pc, #20]	; (80081dc <__do_global_dtors_aux+0x18>)
 80081c8:	7823      	ldrb	r3, [r4, #0]
 80081ca:	b933      	cbnz	r3, 80081da <__do_global_dtors_aux+0x16>
 80081cc:	4b04      	ldr	r3, [pc, #16]	; (80081e0 <__do_global_dtors_aux+0x1c>)
 80081ce:	b113      	cbz	r3, 80081d6 <__do_global_dtors_aux+0x12>
 80081d0:	4804      	ldr	r0, [pc, #16]	; (80081e4 <__do_global_dtors_aux+0x20>)
 80081d2:	f3af 8000 	nop.w
 80081d6:	2301      	movs	r3, #1
 80081d8:	7023      	strb	r3, [r4, #0]
 80081da:	bd10      	pop	{r4, pc}
 80081dc:	20000010 	.word	0x20000010
 80081e0:	00000000 	.word	0x00000000
 80081e4:	0800afb0 	.word	0x0800afb0

080081e8 <frame_dummy>:
 80081e8:	b508      	push	{r3, lr}
 80081ea:	4b03      	ldr	r3, [pc, #12]	; (80081f8 <frame_dummy+0x10>)
 80081ec:	b11b      	cbz	r3, 80081f6 <frame_dummy+0xe>
 80081ee:	4903      	ldr	r1, [pc, #12]	; (80081fc <frame_dummy+0x14>)
 80081f0:	4803      	ldr	r0, [pc, #12]	; (8008200 <frame_dummy+0x18>)
 80081f2:	f3af 8000 	nop.w
 80081f6:	bd08      	pop	{r3, pc}
 80081f8:	00000000 	.word	0x00000000
 80081fc:	20000014 	.word	0x20000014
 8008200:	0800afb0 	.word	0x0800afb0

08008204 <__aeabi_uldivmod>:
 8008204:	b953      	cbnz	r3, 800821c <__aeabi_uldivmod+0x18>
 8008206:	b94a      	cbnz	r2, 800821c <__aeabi_uldivmod+0x18>
 8008208:	2900      	cmp	r1, #0
 800820a:	bf08      	it	eq
 800820c:	2800      	cmpeq	r0, #0
 800820e:	bf1c      	itt	ne
 8008210:	f04f 31ff 	movne.w	r1, #4294967295
 8008214:	f04f 30ff 	movne.w	r0, #4294967295
 8008218:	f000 b970 	b.w	80084fc <__aeabi_idiv0>
 800821c:	f1ad 0c08 	sub.w	ip, sp, #8
 8008220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008224:	f000 f806 	bl	8008234 <__udivmoddi4>
 8008228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800822c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008230:	b004      	add	sp, #16
 8008232:	4770      	bx	lr

08008234 <__udivmoddi4>:
 8008234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008238:	9e08      	ldr	r6, [sp, #32]
 800823a:	460d      	mov	r5, r1
 800823c:	4604      	mov	r4, r0
 800823e:	460f      	mov	r7, r1
 8008240:	2b00      	cmp	r3, #0
 8008242:	d14a      	bne.n	80082da <__udivmoddi4+0xa6>
 8008244:	428a      	cmp	r2, r1
 8008246:	4694      	mov	ip, r2
 8008248:	d965      	bls.n	8008316 <__udivmoddi4+0xe2>
 800824a:	fab2 f382 	clz	r3, r2
 800824e:	b143      	cbz	r3, 8008262 <__udivmoddi4+0x2e>
 8008250:	fa02 fc03 	lsl.w	ip, r2, r3
 8008254:	f1c3 0220 	rsb	r2, r3, #32
 8008258:	409f      	lsls	r7, r3
 800825a:	fa20 f202 	lsr.w	r2, r0, r2
 800825e:	4317      	orrs	r7, r2
 8008260:	409c      	lsls	r4, r3
 8008262:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8008266:	fa1f f58c 	uxth.w	r5, ip
 800826a:	fbb7 f1fe 	udiv	r1, r7, lr
 800826e:	0c22      	lsrs	r2, r4, #16
 8008270:	fb0e 7711 	mls	r7, lr, r1, r7
 8008274:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8008278:	fb01 f005 	mul.w	r0, r1, r5
 800827c:	4290      	cmp	r0, r2
 800827e:	d90a      	bls.n	8008296 <__udivmoddi4+0x62>
 8008280:	eb1c 0202 	adds.w	r2, ip, r2
 8008284:	f101 37ff 	add.w	r7, r1, #4294967295
 8008288:	f080 811c 	bcs.w	80084c4 <__udivmoddi4+0x290>
 800828c:	4290      	cmp	r0, r2
 800828e:	f240 8119 	bls.w	80084c4 <__udivmoddi4+0x290>
 8008292:	3902      	subs	r1, #2
 8008294:	4462      	add	r2, ip
 8008296:	1a12      	subs	r2, r2, r0
 8008298:	b2a4      	uxth	r4, r4
 800829a:	fbb2 f0fe 	udiv	r0, r2, lr
 800829e:	fb0e 2210 	mls	r2, lr, r0, r2
 80082a2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80082a6:	fb00 f505 	mul.w	r5, r0, r5
 80082aa:	42a5      	cmp	r5, r4
 80082ac:	d90a      	bls.n	80082c4 <__udivmoddi4+0x90>
 80082ae:	eb1c 0404 	adds.w	r4, ip, r4
 80082b2:	f100 32ff 	add.w	r2, r0, #4294967295
 80082b6:	f080 8107 	bcs.w	80084c8 <__udivmoddi4+0x294>
 80082ba:	42a5      	cmp	r5, r4
 80082bc:	f240 8104 	bls.w	80084c8 <__udivmoddi4+0x294>
 80082c0:	4464      	add	r4, ip
 80082c2:	3802      	subs	r0, #2
 80082c4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80082c8:	1b64      	subs	r4, r4, r5
 80082ca:	2100      	movs	r1, #0
 80082cc:	b11e      	cbz	r6, 80082d6 <__udivmoddi4+0xa2>
 80082ce:	40dc      	lsrs	r4, r3
 80082d0:	2300      	movs	r3, #0
 80082d2:	e9c6 4300 	strd	r4, r3, [r6]
 80082d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082da:	428b      	cmp	r3, r1
 80082dc:	d908      	bls.n	80082f0 <__udivmoddi4+0xbc>
 80082de:	2e00      	cmp	r6, #0
 80082e0:	f000 80ed 	beq.w	80084be <__udivmoddi4+0x28a>
 80082e4:	2100      	movs	r1, #0
 80082e6:	e9c6 0500 	strd	r0, r5, [r6]
 80082ea:	4608      	mov	r0, r1
 80082ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082f0:	fab3 f183 	clz	r1, r3
 80082f4:	2900      	cmp	r1, #0
 80082f6:	d149      	bne.n	800838c <__udivmoddi4+0x158>
 80082f8:	42ab      	cmp	r3, r5
 80082fa:	d302      	bcc.n	8008302 <__udivmoddi4+0xce>
 80082fc:	4282      	cmp	r2, r0
 80082fe:	f200 80f8 	bhi.w	80084f2 <__udivmoddi4+0x2be>
 8008302:	1a84      	subs	r4, r0, r2
 8008304:	eb65 0203 	sbc.w	r2, r5, r3
 8008308:	2001      	movs	r0, #1
 800830a:	4617      	mov	r7, r2
 800830c:	2e00      	cmp	r6, #0
 800830e:	d0e2      	beq.n	80082d6 <__udivmoddi4+0xa2>
 8008310:	e9c6 4700 	strd	r4, r7, [r6]
 8008314:	e7df      	b.n	80082d6 <__udivmoddi4+0xa2>
 8008316:	b902      	cbnz	r2, 800831a <__udivmoddi4+0xe6>
 8008318:	deff      	udf	#255	; 0xff
 800831a:	fab2 f382 	clz	r3, r2
 800831e:	2b00      	cmp	r3, #0
 8008320:	f040 8090 	bne.w	8008444 <__udivmoddi4+0x210>
 8008324:	1a8a      	subs	r2, r1, r2
 8008326:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800832a:	fa1f fe8c 	uxth.w	lr, ip
 800832e:	2101      	movs	r1, #1
 8008330:	fbb2 f5f7 	udiv	r5, r2, r7
 8008334:	fb07 2015 	mls	r0, r7, r5, r2
 8008338:	0c22      	lsrs	r2, r4, #16
 800833a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800833e:	fb0e f005 	mul.w	r0, lr, r5
 8008342:	4290      	cmp	r0, r2
 8008344:	d908      	bls.n	8008358 <__udivmoddi4+0x124>
 8008346:	eb1c 0202 	adds.w	r2, ip, r2
 800834a:	f105 38ff 	add.w	r8, r5, #4294967295
 800834e:	d202      	bcs.n	8008356 <__udivmoddi4+0x122>
 8008350:	4290      	cmp	r0, r2
 8008352:	f200 80cb 	bhi.w	80084ec <__udivmoddi4+0x2b8>
 8008356:	4645      	mov	r5, r8
 8008358:	1a12      	subs	r2, r2, r0
 800835a:	b2a4      	uxth	r4, r4
 800835c:	fbb2 f0f7 	udiv	r0, r2, r7
 8008360:	fb07 2210 	mls	r2, r7, r0, r2
 8008364:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008368:	fb0e fe00 	mul.w	lr, lr, r0
 800836c:	45a6      	cmp	lr, r4
 800836e:	d908      	bls.n	8008382 <__udivmoddi4+0x14e>
 8008370:	eb1c 0404 	adds.w	r4, ip, r4
 8008374:	f100 32ff 	add.w	r2, r0, #4294967295
 8008378:	d202      	bcs.n	8008380 <__udivmoddi4+0x14c>
 800837a:	45a6      	cmp	lr, r4
 800837c:	f200 80bb 	bhi.w	80084f6 <__udivmoddi4+0x2c2>
 8008380:	4610      	mov	r0, r2
 8008382:	eba4 040e 	sub.w	r4, r4, lr
 8008386:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800838a:	e79f      	b.n	80082cc <__udivmoddi4+0x98>
 800838c:	f1c1 0720 	rsb	r7, r1, #32
 8008390:	408b      	lsls	r3, r1
 8008392:	fa22 fc07 	lsr.w	ip, r2, r7
 8008396:	ea4c 0c03 	orr.w	ip, ip, r3
 800839a:	fa05 f401 	lsl.w	r4, r5, r1
 800839e:	fa20 f307 	lsr.w	r3, r0, r7
 80083a2:	40fd      	lsrs	r5, r7
 80083a4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80083a8:	4323      	orrs	r3, r4
 80083aa:	fbb5 f8f9 	udiv	r8, r5, r9
 80083ae:	fa1f fe8c 	uxth.w	lr, ip
 80083b2:	fb09 5518 	mls	r5, r9, r8, r5
 80083b6:	0c1c      	lsrs	r4, r3, #16
 80083b8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80083bc:	fb08 f50e 	mul.w	r5, r8, lr
 80083c0:	42a5      	cmp	r5, r4
 80083c2:	fa02 f201 	lsl.w	r2, r2, r1
 80083c6:	fa00 f001 	lsl.w	r0, r0, r1
 80083ca:	d90b      	bls.n	80083e4 <__udivmoddi4+0x1b0>
 80083cc:	eb1c 0404 	adds.w	r4, ip, r4
 80083d0:	f108 3aff 	add.w	sl, r8, #4294967295
 80083d4:	f080 8088 	bcs.w	80084e8 <__udivmoddi4+0x2b4>
 80083d8:	42a5      	cmp	r5, r4
 80083da:	f240 8085 	bls.w	80084e8 <__udivmoddi4+0x2b4>
 80083de:	f1a8 0802 	sub.w	r8, r8, #2
 80083e2:	4464      	add	r4, ip
 80083e4:	1b64      	subs	r4, r4, r5
 80083e6:	b29d      	uxth	r5, r3
 80083e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80083ec:	fb09 4413 	mls	r4, r9, r3, r4
 80083f0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80083f4:	fb03 fe0e 	mul.w	lr, r3, lr
 80083f8:	45a6      	cmp	lr, r4
 80083fa:	d908      	bls.n	800840e <__udivmoddi4+0x1da>
 80083fc:	eb1c 0404 	adds.w	r4, ip, r4
 8008400:	f103 35ff 	add.w	r5, r3, #4294967295
 8008404:	d26c      	bcs.n	80084e0 <__udivmoddi4+0x2ac>
 8008406:	45a6      	cmp	lr, r4
 8008408:	d96a      	bls.n	80084e0 <__udivmoddi4+0x2ac>
 800840a:	3b02      	subs	r3, #2
 800840c:	4464      	add	r4, ip
 800840e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008412:	fba3 9502 	umull	r9, r5, r3, r2
 8008416:	eba4 040e 	sub.w	r4, r4, lr
 800841a:	42ac      	cmp	r4, r5
 800841c:	46c8      	mov	r8, r9
 800841e:	46ae      	mov	lr, r5
 8008420:	d356      	bcc.n	80084d0 <__udivmoddi4+0x29c>
 8008422:	d053      	beq.n	80084cc <__udivmoddi4+0x298>
 8008424:	b156      	cbz	r6, 800843c <__udivmoddi4+0x208>
 8008426:	ebb0 0208 	subs.w	r2, r0, r8
 800842a:	eb64 040e 	sbc.w	r4, r4, lr
 800842e:	fa04 f707 	lsl.w	r7, r4, r7
 8008432:	40ca      	lsrs	r2, r1
 8008434:	40cc      	lsrs	r4, r1
 8008436:	4317      	orrs	r7, r2
 8008438:	e9c6 7400 	strd	r7, r4, [r6]
 800843c:	4618      	mov	r0, r3
 800843e:	2100      	movs	r1, #0
 8008440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008444:	f1c3 0120 	rsb	r1, r3, #32
 8008448:	fa02 fc03 	lsl.w	ip, r2, r3
 800844c:	fa20 f201 	lsr.w	r2, r0, r1
 8008450:	fa25 f101 	lsr.w	r1, r5, r1
 8008454:	409d      	lsls	r5, r3
 8008456:	432a      	orrs	r2, r5
 8008458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800845c:	fa1f fe8c 	uxth.w	lr, ip
 8008460:	fbb1 f0f7 	udiv	r0, r1, r7
 8008464:	fb07 1510 	mls	r5, r7, r0, r1
 8008468:	0c11      	lsrs	r1, r2, #16
 800846a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800846e:	fb00 f50e 	mul.w	r5, r0, lr
 8008472:	428d      	cmp	r5, r1
 8008474:	fa04 f403 	lsl.w	r4, r4, r3
 8008478:	d908      	bls.n	800848c <__udivmoddi4+0x258>
 800847a:	eb1c 0101 	adds.w	r1, ip, r1
 800847e:	f100 38ff 	add.w	r8, r0, #4294967295
 8008482:	d22f      	bcs.n	80084e4 <__udivmoddi4+0x2b0>
 8008484:	428d      	cmp	r5, r1
 8008486:	d92d      	bls.n	80084e4 <__udivmoddi4+0x2b0>
 8008488:	3802      	subs	r0, #2
 800848a:	4461      	add	r1, ip
 800848c:	1b49      	subs	r1, r1, r5
 800848e:	b292      	uxth	r2, r2
 8008490:	fbb1 f5f7 	udiv	r5, r1, r7
 8008494:	fb07 1115 	mls	r1, r7, r5, r1
 8008498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800849c:	fb05 f10e 	mul.w	r1, r5, lr
 80084a0:	4291      	cmp	r1, r2
 80084a2:	d908      	bls.n	80084b6 <__udivmoddi4+0x282>
 80084a4:	eb1c 0202 	adds.w	r2, ip, r2
 80084a8:	f105 38ff 	add.w	r8, r5, #4294967295
 80084ac:	d216      	bcs.n	80084dc <__udivmoddi4+0x2a8>
 80084ae:	4291      	cmp	r1, r2
 80084b0:	d914      	bls.n	80084dc <__udivmoddi4+0x2a8>
 80084b2:	3d02      	subs	r5, #2
 80084b4:	4462      	add	r2, ip
 80084b6:	1a52      	subs	r2, r2, r1
 80084b8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80084bc:	e738      	b.n	8008330 <__udivmoddi4+0xfc>
 80084be:	4631      	mov	r1, r6
 80084c0:	4630      	mov	r0, r6
 80084c2:	e708      	b.n	80082d6 <__udivmoddi4+0xa2>
 80084c4:	4639      	mov	r1, r7
 80084c6:	e6e6      	b.n	8008296 <__udivmoddi4+0x62>
 80084c8:	4610      	mov	r0, r2
 80084ca:	e6fb      	b.n	80082c4 <__udivmoddi4+0x90>
 80084cc:	4548      	cmp	r0, r9
 80084ce:	d2a9      	bcs.n	8008424 <__udivmoddi4+0x1f0>
 80084d0:	ebb9 0802 	subs.w	r8, r9, r2
 80084d4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80084d8:	3b01      	subs	r3, #1
 80084da:	e7a3      	b.n	8008424 <__udivmoddi4+0x1f0>
 80084dc:	4645      	mov	r5, r8
 80084de:	e7ea      	b.n	80084b6 <__udivmoddi4+0x282>
 80084e0:	462b      	mov	r3, r5
 80084e2:	e794      	b.n	800840e <__udivmoddi4+0x1da>
 80084e4:	4640      	mov	r0, r8
 80084e6:	e7d1      	b.n	800848c <__udivmoddi4+0x258>
 80084e8:	46d0      	mov	r8, sl
 80084ea:	e77b      	b.n	80083e4 <__udivmoddi4+0x1b0>
 80084ec:	3d02      	subs	r5, #2
 80084ee:	4462      	add	r2, ip
 80084f0:	e732      	b.n	8008358 <__udivmoddi4+0x124>
 80084f2:	4608      	mov	r0, r1
 80084f4:	e70a      	b.n	800830c <__udivmoddi4+0xd8>
 80084f6:	4464      	add	r4, ip
 80084f8:	3802      	subs	r0, #2
 80084fa:	e742      	b.n	8008382 <__udivmoddi4+0x14e>

080084fc <__aeabi_idiv0>:
 80084fc:	4770      	bx	lr
 80084fe:	bf00      	nop

08008500 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b08a      	sub	sp, #40	; 0x28
 8008504:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008506:	f107 0314 	add.w	r3, r7, #20
 800850a:	2200      	movs	r2, #0
 800850c:	601a      	str	r2, [r3, #0]
 800850e:	605a      	str	r2, [r3, #4]
 8008510:	609a      	str	r2, [r3, #8]
 8008512:	60da      	str	r2, [r3, #12]
 8008514:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008516:	2300      	movs	r3, #0
 8008518:	613b      	str	r3, [r7, #16]
 800851a:	4b2d      	ldr	r3, [pc, #180]	; (80085d0 <MX_GPIO_Init+0xd0>)
 800851c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800851e:	4a2c      	ldr	r2, [pc, #176]	; (80085d0 <MX_GPIO_Init+0xd0>)
 8008520:	f043 0304 	orr.w	r3, r3, #4
 8008524:	6313      	str	r3, [r2, #48]	; 0x30
 8008526:	4b2a      	ldr	r3, [pc, #168]	; (80085d0 <MX_GPIO_Init+0xd0>)
 8008528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800852a:	f003 0304 	and.w	r3, r3, #4
 800852e:	613b      	str	r3, [r7, #16]
 8008530:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008532:	2300      	movs	r3, #0
 8008534:	60fb      	str	r3, [r7, #12]
 8008536:	4b26      	ldr	r3, [pc, #152]	; (80085d0 <MX_GPIO_Init+0xd0>)
 8008538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800853a:	4a25      	ldr	r2, [pc, #148]	; (80085d0 <MX_GPIO_Init+0xd0>)
 800853c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008540:	6313      	str	r3, [r2, #48]	; 0x30
 8008542:	4b23      	ldr	r3, [pc, #140]	; (80085d0 <MX_GPIO_Init+0xd0>)
 8008544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800854a:	60fb      	str	r3, [r7, #12]
 800854c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800854e:	2300      	movs	r3, #0
 8008550:	60bb      	str	r3, [r7, #8]
 8008552:	4b1f      	ldr	r3, [pc, #124]	; (80085d0 <MX_GPIO_Init+0xd0>)
 8008554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008556:	4a1e      	ldr	r2, [pc, #120]	; (80085d0 <MX_GPIO_Init+0xd0>)
 8008558:	f043 0301 	orr.w	r3, r3, #1
 800855c:	6313      	str	r3, [r2, #48]	; 0x30
 800855e:	4b1c      	ldr	r3, [pc, #112]	; (80085d0 <MX_GPIO_Init+0xd0>)
 8008560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008562:	f003 0301 	and.w	r3, r3, #1
 8008566:	60bb      	str	r3, [r7, #8]
 8008568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800856a:	2300      	movs	r3, #0
 800856c:	607b      	str	r3, [r7, #4]
 800856e:	4b18      	ldr	r3, [pc, #96]	; (80085d0 <MX_GPIO_Init+0xd0>)
 8008570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008572:	4a17      	ldr	r2, [pc, #92]	; (80085d0 <MX_GPIO_Init+0xd0>)
 8008574:	f043 0302 	orr.w	r3, r3, #2
 8008578:	6313      	str	r3, [r2, #48]	; 0x30
 800857a:	4b15      	ldr	r3, [pc, #84]	; (80085d0 <MX_GPIO_Init+0xd0>)
 800857c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800857e:	f003 0302 	and.w	r3, r3, #2
 8008582:	607b      	str	r3, [r7, #4]
 8008584:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|LD2_Pin, GPIO_PIN_RESET);
 8008586:	2200      	movs	r2, #0
 8008588:	2123      	movs	r1, #35	; 0x23
 800858a:	4812      	ldr	r0, [pc, #72]	; (80085d4 <MX_GPIO_Init+0xd4>)
 800858c:	f000 fe72 	bl	8009274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8008590:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008594:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8008596:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800859a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800859c:	2300      	movs	r3, #0
 800859e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80085a0:	f107 0314 	add.w	r3, r7, #20
 80085a4:	4619      	mov	r1, r3
 80085a6:	480c      	ldr	r0, [pc, #48]	; (80085d8 <MX_GPIO_Init+0xd8>)
 80085a8:	f000 fcd0 	bl	8008f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD2_Pin;
 80085ac:	2323      	movs	r3, #35	; 0x23
 80085ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80085b0:	2301      	movs	r3, #1
 80085b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085b4:	2300      	movs	r3, #0
 80085b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80085b8:	2300      	movs	r3, #0
 80085ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80085bc:	f107 0314 	add.w	r3, r7, #20
 80085c0:	4619      	mov	r1, r3
 80085c2:	4804      	ldr	r0, [pc, #16]	; (80085d4 <MX_GPIO_Init+0xd4>)
 80085c4:	f000 fcc2 	bl	8008f4c <HAL_GPIO_Init>

}
 80085c8:	bf00      	nop
 80085ca:	3728      	adds	r7, #40	; 0x28
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}
 80085d0:	40023800 	.word	0x40023800
 80085d4:	40020000 	.word	0x40020000
 80085d8:	40020800 	.word	0x40020800

080085dc <main>:
  * @retval int
  */volatile uint8_t RecVal;
  volatile uint8_t FIRMWARE_UPDATE_TRIGGER = 0x7F;
  unsigned char dummyBuffer [4];
int main(void)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80085e0:	f000 fa60 	bl	8008aa4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80085e4:	f000 f81a 	bl	800861c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80085e8:	f7ff ff8a 	bl	8008500 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80085ec:	f000 f92e 	bl	800884c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80085f0:	f000 f956 	bl	80088a0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart3, &RecVal, 1);
 80085f4:	2201      	movs	r2, #1
 80085f6:	4906      	ldr	r1, [pc, #24]	; (8008610 <main+0x34>)
 80085f8:	4806      	ldr	r0, [pc, #24]	; (8008614 <main+0x38>)
 80085fa:	f001 fd32 	bl	800a062 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 80085fe:	2102      	movs	r1, #2
 8008600:	4805      	ldr	r0, [pc, #20]	; (8008618 <main+0x3c>)
 8008602:	f000 fe50 	bl	80092a6 <HAL_GPIO_TogglePin>
	  HAL_Delay(300);
 8008606:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800860a:	f000 fabd 	bl	8008b88 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 800860e:	e7f6      	b.n	80085fe <main+0x22>
 8008610:	2000002c 	.word	0x2000002c
 8008614:	20000078 	.word	0x20000078
 8008618:	40020000 	.word	0x40020000

0800861c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b094      	sub	sp, #80	; 0x50
 8008620:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008622:	f107 031c 	add.w	r3, r7, #28
 8008626:	2234      	movs	r2, #52	; 0x34
 8008628:	2100      	movs	r1, #0
 800862a:	4618      	mov	r0, r3
 800862c:	f002 fc94 	bl	800af58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008630:	f107 0308 	add.w	r3, r7, #8
 8008634:	2200      	movs	r2, #0
 8008636:	601a      	str	r2, [r3, #0]
 8008638:	605a      	str	r2, [r3, #4]
 800863a:	609a      	str	r2, [r3, #8]
 800863c:	60da      	str	r2, [r3, #12]
 800863e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008640:	2300      	movs	r3, #0
 8008642:	607b      	str	r3, [r7, #4]
 8008644:	4b2a      	ldr	r3, [pc, #168]	; (80086f0 <SystemClock_Config+0xd4>)
 8008646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008648:	4a29      	ldr	r2, [pc, #164]	; (80086f0 <SystemClock_Config+0xd4>)
 800864a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800864e:	6413      	str	r3, [r2, #64]	; 0x40
 8008650:	4b27      	ldr	r3, [pc, #156]	; (80086f0 <SystemClock_Config+0xd4>)
 8008652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008658:	607b      	str	r3, [r7, #4]
 800865a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800865c:	2300      	movs	r3, #0
 800865e:	603b      	str	r3, [r7, #0]
 8008660:	4b24      	ldr	r3, [pc, #144]	; (80086f4 <SystemClock_Config+0xd8>)
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8008668:	4a22      	ldr	r2, [pc, #136]	; (80086f4 <SystemClock_Config+0xd8>)
 800866a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800866e:	6013      	str	r3, [r2, #0]
 8008670:	4b20      	ldr	r3, [pc, #128]	; (80086f4 <SystemClock_Config+0xd8>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008678:	603b      	str	r3, [r7, #0]
 800867a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800867c:	2302      	movs	r3, #2
 800867e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008680:	2301      	movs	r3, #1
 8008682:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008684:	2310      	movs	r3, #16
 8008686:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008688:	2302      	movs	r3, #2
 800868a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800868c:	2300      	movs	r3, #0
 800868e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8008690:	2310      	movs	r3, #16
 8008692:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8008694:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8008698:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800869a:	2304      	movs	r3, #4
 800869c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800869e:	2302      	movs	r3, #2
 80086a0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80086a2:	2302      	movs	r3, #2
 80086a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80086a6:	f107 031c 	add.w	r3, r7, #28
 80086aa:	4618      	mov	r0, r3
 80086ac:	f001 f960 	bl	8009970 <HAL_RCC_OscConfig>
 80086b0:	4603      	mov	r3, r0
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d001      	beq.n	80086ba <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80086b6:	f000 f847 	bl	8008748 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80086ba:	230f      	movs	r3, #15
 80086bc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80086be:	2302      	movs	r3, #2
 80086c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80086c2:	2300      	movs	r3, #0
 80086c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80086c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80086ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80086cc:	2300      	movs	r3, #0
 80086ce:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80086d0:	f107 0308 	add.w	r3, r7, #8
 80086d4:	2102      	movs	r1, #2
 80086d6:	4618      	mov	r0, r3
 80086d8:	f000 fe00 	bl	80092dc <HAL_RCC_ClockConfig>
 80086dc:	4603      	mov	r3, r0
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d001      	beq.n	80086e6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80086e2:	f000 f831 	bl	8008748 <Error_Handler>
  }
}
 80086e6:	bf00      	nop
 80086e8:	3750      	adds	r7, #80	; 0x50
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	bf00      	nop
 80086f0:	40023800 	.word	0x40023800
 80086f4:	40007000 	.word	0x40007000

080086f8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
//
//        HAL_UART_Receive_IT(&huart3, rx_data, 1);
//        HAL_UART_Transmit(&huart3, rx_data, 1, 100);
//    }

	HAL_UART_Receive_IT(&huart3, &RecVal, 1);
 8008700:	2201      	movs	r2, #1
 8008702:	490e      	ldr	r1, [pc, #56]	; (800873c <HAL_UART_RxCpltCallback+0x44>)
 8008704:	480e      	ldr	r0, [pc, #56]	; (8008740 <HAL_UART_RxCpltCallback+0x48>)
 8008706:	f001 fcac 	bl	800a062 <HAL_UART_Receive_IT>
	    if (FIRMWARE_UPDATE_TRIGGER == RecVal){
 800870a:	4b0e      	ldr	r3, [pc, #56]	; (8008744 <HAL_UART_RxCpltCallback+0x4c>)
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	b2da      	uxtb	r2, r3
 8008710:	4b0a      	ldr	r3, [pc, #40]	; (800873c <HAL_UART_RxCpltCallback+0x44>)
 8008712:	781b      	ldrb	r3, [r3, #0]
 8008714:	b2db      	uxtb	r3, r3
 8008716:	429a      	cmp	r2, r3
 8008718:	d10b      	bne.n	8008732 <HAL_UART_RxCpltCallback+0x3a>
				  /* Send Acknowledge */
				  uint8_t ackValue = 0xCD;
 800871a:	23cd      	movs	r3, #205	; 0xcd
 800871c:	73fb      	strb	r3, [r7, #15]
				  HAL_UART_Transmit(&huart3, &ackValue, 1, HAL_MAX_DELAY);
 800871e:	f107 010f 	add.w	r1, r7, #15
 8008722:	f04f 33ff 	mov.w	r3, #4294967295
 8008726:	2201      	movs	r2, #1
 8008728:	4805      	ldr	r0, [pc, #20]	; (8008740 <HAL_UART_RxCpltCallback+0x48>)
 800872a:	f001 fc0f 	bl	8009f4c <HAL_UART_Transmit>
				  /* System reset (Jump to Bootloader) */
				  HAL_NVIC_SystemReset();
 800872e:	f000 fb6a 	bl	8008e06 <HAL_NVIC_SystemReset>
		  }
}
 8008732:	bf00      	nop
 8008734:	3710      	adds	r7, #16
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}
 800873a:	bf00      	nop
 800873c:	2000002c 	.word	0x2000002c
 8008740:	20000078 	.word	0x20000078
 8008744:	20000000 	.word	0x20000000

08008748 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008748:	b480      	push	{r7}
 800874a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800874c:	b672      	cpsid	i
}
 800874e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008750:	e7fe      	b.n	8008750 <Error_Handler+0x8>
	...

08008754 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b082      	sub	sp, #8
 8008758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800875a:	2300      	movs	r3, #0
 800875c:	607b      	str	r3, [r7, #4]
 800875e:	4b10      	ldr	r3, [pc, #64]	; (80087a0 <HAL_MspInit+0x4c>)
 8008760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008762:	4a0f      	ldr	r2, [pc, #60]	; (80087a0 <HAL_MspInit+0x4c>)
 8008764:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008768:	6453      	str	r3, [r2, #68]	; 0x44
 800876a:	4b0d      	ldr	r3, [pc, #52]	; (80087a0 <HAL_MspInit+0x4c>)
 800876c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800876e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008772:	607b      	str	r3, [r7, #4]
 8008774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008776:	2300      	movs	r3, #0
 8008778:	603b      	str	r3, [r7, #0]
 800877a:	4b09      	ldr	r3, [pc, #36]	; (80087a0 <HAL_MspInit+0x4c>)
 800877c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800877e:	4a08      	ldr	r2, [pc, #32]	; (80087a0 <HAL_MspInit+0x4c>)
 8008780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008784:	6413      	str	r3, [r2, #64]	; 0x40
 8008786:	4b06      	ldr	r3, [pc, #24]	; (80087a0 <HAL_MspInit+0x4c>)
 8008788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800878a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800878e:	603b      	str	r3, [r7, #0]
 8008790:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8008792:	2007      	movs	r0, #7
 8008794:	f000 fb02 	bl	8008d9c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008798:	bf00      	nop
 800879a:	3708      	adds	r7, #8
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}
 80087a0:	40023800 	.word	0x40023800

080087a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80087a4:	b480      	push	{r7}
 80087a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80087a8:	e7fe      	b.n	80087a8 <NMI_Handler+0x4>

080087aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80087aa:	b480      	push	{r7}
 80087ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80087ae:	e7fe      	b.n	80087ae <HardFault_Handler+0x4>

080087b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80087b0:	b480      	push	{r7}
 80087b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80087b4:	e7fe      	b.n	80087b4 <MemManage_Handler+0x4>

080087b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80087b6:	b480      	push	{r7}
 80087b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80087ba:	e7fe      	b.n	80087ba <BusFault_Handler+0x4>

080087bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80087bc:	b480      	push	{r7}
 80087be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80087c0:	e7fe      	b.n	80087c0 <UsageFault_Handler+0x4>

080087c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80087c2:	b480      	push	{r7}
 80087c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80087c6:	bf00      	nop
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80087d0:	b480      	push	{r7}
 80087d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80087d4:	bf00      	nop
 80087d6:	46bd      	mov	sp, r7
 80087d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087dc:	4770      	bx	lr

080087de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80087de:	b480      	push	{r7}
 80087e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80087e2:	bf00      	nop
 80087e4:	46bd      	mov	sp, r7
 80087e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ea:	4770      	bx	lr

080087ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80087f0:	f000 f9aa 	bl	8008b48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80087f4:	bf00      	nop
 80087f6:	bd80      	pop	{r7, pc}

080087f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80087fc:	4802      	ldr	r0, [pc, #8]	; (8008808 <USART2_IRQHandler+0x10>)
 80087fe:	f001 fc55 	bl	800a0ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8008802:	bf00      	nop
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	20000030 	.word	0x20000030

0800880c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8008810:	4802      	ldr	r0, [pc, #8]	; (800881c <USART3_IRQHandler+0x10>)
 8008812:	f001 fc4b 	bl	800a0ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8008816:	bf00      	nop
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop
 800881c:	20000078 	.word	0x20000078

08008820 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008820:	b480      	push	{r7}
 8008822:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008824:	4b07      	ldr	r3, [pc, #28]	; (8008844 <SystemInit+0x24>)
 8008826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800882a:	4a06      	ldr	r2, [pc, #24]	; (8008844 <SystemInit+0x24>)
 800882c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008830:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8008834:	4b03      	ldr	r3, [pc, #12]	; (8008844 <SystemInit+0x24>)
 8008836:	4a04      	ldr	r2, [pc, #16]	; (8008848 <SystemInit+0x28>)
 8008838:	609a      	str	r2, [r3, #8]
#endif
}
 800883a:	bf00      	nop
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr
 8008844:	e000ed00 	.word	0xe000ed00
 8008848:	08008000 	.word	0x08008000

0800884c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008850:	4b11      	ldr	r3, [pc, #68]	; (8008898 <MX_USART2_UART_Init+0x4c>)
 8008852:	4a12      	ldr	r2, [pc, #72]	; (800889c <MX_USART2_UART_Init+0x50>)
 8008854:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8008856:	4b10      	ldr	r3, [pc, #64]	; (8008898 <MX_USART2_UART_Init+0x4c>)
 8008858:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800885c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800885e:	4b0e      	ldr	r3, [pc, #56]	; (8008898 <MX_USART2_UART_Init+0x4c>)
 8008860:	2200      	movs	r2, #0
 8008862:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008864:	4b0c      	ldr	r3, [pc, #48]	; (8008898 <MX_USART2_UART_Init+0x4c>)
 8008866:	2200      	movs	r2, #0
 8008868:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800886a:	4b0b      	ldr	r3, [pc, #44]	; (8008898 <MX_USART2_UART_Init+0x4c>)
 800886c:	2200      	movs	r2, #0
 800886e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008870:	4b09      	ldr	r3, [pc, #36]	; (8008898 <MX_USART2_UART_Init+0x4c>)
 8008872:	220c      	movs	r2, #12
 8008874:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008876:	4b08      	ldr	r3, [pc, #32]	; (8008898 <MX_USART2_UART_Init+0x4c>)
 8008878:	2200      	movs	r2, #0
 800887a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800887c:	4b06      	ldr	r3, [pc, #24]	; (8008898 <MX_USART2_UART_Init+0x4c>)
 800887e:	2200      	movs	r2, #0
 8008880:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8008882:	4805      	ldr	r0, [pc, #20]	; (8008898 <MX_USART2_UART_Init+0x4c>)
 8008884:	f001 fb12 	bl	8009eac <HAL_UART_Init>
 8008888:	4603      	mov	r3, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d001      	beq.n	8008892 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800888e:	f7ff ff5b 	bl	8008748 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8008892:	bf00      	nop
 8008894:	bd80      	pop	{r7, pc}
 8008896:	bf00      	nop
 8008898:	20000030 	.word	0x20000030
 800889c:	40004400 	.word	0x40004400

080088a0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80088a4:	4b11      	ldr	r3, [pc, #68]	; (80088ec <MX_USART3_UART_Init+0x4c>)
 80088a6:	4a12      	ldr	r2, [pc, #72]	; (80088f0 <MX_USART3_UART_Init+0x50>)
 80088a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80088aa:	4b10      	ldr	r3, [pc, #64]	; (80088ec <MX_USART3_UART_Init+0x4c>)
 80088ac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80088b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80088b2:	4b0e      	ldr	r3, [pc, #56]	; (80088ec <MX_USART3_UART_Init+0x4c>)
 80088b4:	2200      	movs	r2, #0
 80088b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80088b8:	4b0c      	ldr	r3, [pc, #48]	; (80088ec <MX_USART3_UART_Init+0x4c>)
 80088ba:	2200      	movs	r2, #0
 80088bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80088be:	4b0b      	ldr	r3, [pc, #44]	; (80088ec <MX_USART3_UART_Init+0x4c>)
 80088c0:	2200      	movs	r2, #0
 80088c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80088c4:	4b09      	ldr	r3, [pc, #36]	; (80088ec <MX_USART3_UART_Init+0x4c>)
 80088c6:	220c      	movs	r2, #12
 80088c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80088ca:	4b08      	ldr	r3, [pc, #32]	; (80088ec <MX_USART3_UART_Init+0x4c>)
 80088cc:	2200      	movs	r2, #0
 80088ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80088d0:	4b06      	ldr	r3, [pc, #24]	; (80088ec <MX_USART3_UART_Init+0x4c>)
 80088d2:	2200      	movs	r2, #0
 80088d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80088d6:	4805      	ldr	r0, [pc, #20]	; (80088ec <MX_USART3_UART_Init+0x4c>)
 80088d8:	f001 fae8 	bl	8009eac <HAL_UART_Init>
 80088dc:	4603      	mov	r3, r0
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d001      	beq.n	80088e6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80088e2:	f7ff ff31 	bl	8008748 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80088e6:	bf00      	nop
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	20000078 	.word	0x20000078
 80088f0:	40004800 	.word	0x40004800

080088f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b08c      	sub	sp, #48	; 0x30
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80088fc:	f107 031c 	add.w	r3, r7, #28
 8008900:	2200      	movs	r2, #0
 8008902:	601a      	str	r2, [r3, #0]
 8008904:	605a      	str	r2, [r3, #4]
 8008906:	609a      	str	r2, [r3, #8]
 8008908:	60da      	str	r2, [r3, #12]
 800890a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4a49      	ldr	r2, [pc, #292]	; (8008a38 <HAL_UART_MspInit+0x144>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d134      	bne.n	8008980 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8008916:	2300      	movs	r3, #0
 8008918:	61bb      	str	r3, [r7, #24]
 800891a:	4b48      	ldr	r3, [pc, #288]	; (8008a3c <HAL_UART_MspInit+0x148>)
 800891c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800891e:	4a47      	ldr	r2, [pc, #284]	; (8008a3c <HAL_UART_MspInit+0x148>)
 8008920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008924:	6413      	str	r3, [r2, #64]	; 0x40
 8008926:	4b45      	ldr	r3, [pc, #276]	; (8008a3c <HAL_UART_MspInit+0x148>)
 8008928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800892a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800892e:	61bb      	str	r3, [r7, #24]
 8008930:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008932:	2300      	movs	r3, #0
 8008934:	617b      	str	r3, [r7, #20]
 8008936:	4b41      	ldr	r3, [pc, #260]	; (8008a3c <HAL_UART_MspInit+0x148>)
 8008938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800893a:	4a40      	ldr	r2, [pc, #256]	; (8008a3c <HAL_UART_MspInit+0x148>)
 800893c:	f043 0301 	orr.w	r3, r3, #1
 8008940:	6313      	str	r3, [r2, #48]	; 0x30
 8008942:	4b3e      	ldr	r3, [pc, #248]	; (8008a3c <HAL_UART_MspInit+0x148>)
 8008944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008946:	f003 0301 	and.w	r3, r3, #1
 800894a:	617b      	str	r3, [r7, #20]
 800894c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800894e:	230c      	movs	r3, #12
 8008950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008952:	2302      	movs	r3, #2
 8008954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008956:	2300      	movs	r3, #0
 8008958:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800895a:	2303      	movs	r3, #3
 800895c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800895e:	2307      	movs	r3, #7
 8008960:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008962:	f107 031c 	add.w	r3, r7, #28
 8008966:	4619      	mov	r1, r3
 8008968:	4835      	ldr	r0, [pc, #212]	; (8008a40 <HAL_UART_MspInit+0x14c>)
 800896a:	f000 faef 	bl	8008f4c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800896e:	2200      	movs	r2, #0
 8008970:	2100      	movs	r1, #0
 8008972:	2026      	movs	r0, #38	; 0x26
 8008974:	f000 fa1d 	bl	8008db2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8008978:	2026      	movs	r0, #38	; 0x26
 800897a:	f000 fa36 	bl	8008dea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800897e:	e057      	b.n	8008a30 <HAL_UART_MspInit+0x13c>
  else if(uartHandle->Instance==USART3)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a2f      	ldr	r2, [pc, #188]	; (8008a44 <HAL_UART_MspInit+0x150>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d152      	bne.n	8008a30 <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART3_CLK_ENABLE();
 800898a:	2300      	movs	r3, #0
 800898c:	613b      	str	r3, [r7, #16]
 800898e:	4b2b      	ldr	r3, [pc, #172]	; (8008a3c <HAL_UART_MspInit+0x148>)
 8008990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008992:	4a2a      	ldr	r2, [pc, #168]	; (8008a3c <HAL_UART_MspInit+0x148>)
 8008994:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008998:	6413      	str	r3, [r2, #64]	; 0x40
 800899a:	4b28      	ldr	r3, [pc, #160]	; (8008a3c <HAL_UART_MspInit+0x148>)
 800899c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800899e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80089a2:	613b      	str	r3, [r7, #16]
 80089a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80089a6:	2300      	movs	r3, #0
 80089a8:	60fb      	str	r3, [r7, #12]
 80089aa:	4b24      	ldr	r3, [pc, #144]	; (8008a3c <HAL_UART_MspInit+0x148>)
 80089ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ae:	4a23      	ldr	r2, [pc, #140]	; (8008a3c <HAL_UART_MspInit+0x148>)
 80089b0:	f043 0304 	orr.w	r3, r3, #4
 80089b4:	6313      	str	r3, [r2, #48]	; 0x30
 80089b6:	4b21      	ldr	r3, [pc, #132]	; (8008a3c <HAL_UART_MspInit+0x148>)
 80089b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ba:	f003 0304 	and.w	r3, r3, #4
 80089be:	60fb      	str	r3, [r7, #12]
 80089c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80089c2:	2300      	movs	r3, #0
 80089c4:	60bb      	str	r3, [r7, #8]
 80089c6:	4b1d      	ldr	r3, [pc, #116]	; (8008a3c <HAL_UART_MspInit+0x148>)
 80089c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ca:	4a1c      	ldr	r2, [pc, #112]	; (8008a3c <HAL_UART_MspInit+0x148>)
 80089cc:	f043 0302 	orr.w	r3, r3, #2
 80089d0:	6313      	str	r3, [r2, #48]	; 0x30
 80089d2:	4b1a      	ldr	r3, [pc, #104]	; (8008a3c <HAL_UART_MspInit+0x148>)
 80089d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089d6:	f003 0302 	and.w	r3, r3, #2
 80089da:	60bb      	str	r3, [r7, #8]
 80089dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80089de:	2320      	movs	r3, #32
 80089e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089e2:	2302      	movs	r3, #2
 80089e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089e6:	2300      	movs	r3, #0
 80089e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80089ea:	2303      	movs	r3, #3
 80089ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80089ee:	2307      	movs	r3, #7
 80089f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80089f2:	f107 031c 	add.w	r3, r7, #28
 80089f6:	4619      	mov	r1, r3
 80089f8:	4813      	ldr	r0, [pc, #76]	; (8008a48 <HAL_UART_MspInit+0x154>)
 80089fa:	f000 faa7 	bl	8008f4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80089fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a04:	2302      	movs	r3, #2
 8008a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008a0c:	2303      	movs	r3, #3
 8008a0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008a10:	2307      	movs	r3, #7
 8008a12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008a14:	f107 031c 	add.w	r3, r7, #28
 8008a18:	4619      	mov	r1, r3
 8008a1a:	480c      	ldr	r0, [pc, #48]	; (8008a4c <HAL_UART_MspInit+0x158>)
 8008a1c:	f000 fa96 	bl	8008f4c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8008a20:	2200      	movs	r2, #0
 8008a22:	2100      	movs	r1, #0
 8008a24:	2027      	movs	r0, #39	; 0x27
 8008a26:	f000 f9c4 	bl	8008db2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8008a2a:	2027      	movs	r0, #39	; 0x27
 8008a2c:	f000 f9dd 	bl	8008dea <HAL_NVIC_EnableIRQ>
}
 8008a30:	bf00      	nop
 8008a32:	3730      	adds	r7, #48	; 0x30
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}
 8008a38:	40004400 	.word	0x40004400
 8008a3c:	40023800 	.word	0x40023800
 8008a40:	40020000 	.word	0x40020000
 8008a44:	40004800 	.word	0x40004800
 8008a48:	40020800 	.word	0x40020800
 8008a4c:	40020400 	.word	0x40020400

08008a50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
 ldr   sp, =_estack      /* set stack pointer */
 8008a50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008a88 <LoopFillZerobss+0xe>

  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8008a54:	f7ff fee4 	bl	8008820 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008a58:	480c      	ldr	r0, [pc, #48]	; (8008a8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008a5a:	490d      	ldr	r1, [pc, #52]	; (8008a90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008a5c:	4a0d      	ldr	r2, [pc, #52]	; (8008a94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8008a5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008a60:	e002      	b.n	8008a68 <LoopCopyDataInit>

08008a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008a66:	3304      	adds	r3, #4

08008a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008a6c:	d3f9      	bcc.n	8008a62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008a6e:	4a0a      	ldr	r2, [pc, #40]	; (8008a98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8008a70:	4c0a      	ldr	r4, [pc, #40]	; (8008a9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8008a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008a74:	e001      	b.n	8008a7a <LoopFillZerobss>

08008a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008a78:	3204      	adds	r2, #4

08008a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008a7c:	d3fb      	bcc.n	8008a76 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8008a7e:	f002 fa73 	bl	800af68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008a82:	f7ff fdab 	bl	80085dc <main>
  bx  lr    
 8008a86:	4770      	bx	lr
 ldr   sp, =_estack      /* set stack pointer */
 8008a88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008a8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008a90:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8008a94:	0800aff0 	.word	0x0800aff0
  ldr r2, =_sbss
 8008a98:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8008a9c:	200000c4 	.word	0x200000c4

08008aa0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008aa0:	e7fe      	b.n	8008aa0 <ADC_IRQHandler>
	...

08008aa4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008aa8:	4b0e      	ldr	r3, [pc, #56]	; (8008ae4 <HAL_Init+0x40>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a0d      	ldr	r2, [pc, #52]	; (8008ae4 <HAL_Init+0x40>)
 8008aae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008ab2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008ab4:	4b0b      	ldr	r3, [pc, #44]	; (8008ae4 <HAL_Init+0x40>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a0a      	ldr	r2, [pc, #40]	; (8008ae4 <HAL_Init+0x40>)
 8008aba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008abe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008ac0:	4b08      	ldr	r3, [pc, #32]	; (8008ae4 <HAL_Init+0x40>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a07      	ldr	r2, [pc, #28]	; (8008ae4 <HAL_Init+0x40>)
 8008ac6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008aca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008acc:	2003      	movs	r0, #3
 8008ace:	f000 f965 	bl	8008d9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008ad2:	2000      	movs	r0, #0
 8008ad4:	f000 f808 	bl	8008ae8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008ad8:	f7ff fe3c 	bl	8008754 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008adc:	2300      	movs	r3, #0
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	bd80      	pop	{r7, pc}
 8008ae2:	bf00      	nop
 8008ae4:	40023c00 	.word	0x40023c00

08008ae8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b082      	sub	sp, #8
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008af0:	4b12      	ldr	r3, [pc, #72]	; (8008b3c <HAL_InitTick+0x54>)
 8008af2:	681a      	ldr	r2, [r3, #0]
 8008af4:	4b12      	ldr	r3, [pc, #72]	; (8008b40 <HAL_InitTick+0x58>)
 8008af6:	781b      	ldrb	r3, [r3, #0]
 8008af8:	4619      	mov	r1, r3
 8008afa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008afe:	fbb3 f3f1 	udiv	r3, r3, r1
 8008b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b06:	4618      	mov	r0, r3
 8008b08:	f000 f981 	bl	8008e0e <HAL_SYSTICK_Config>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d001      	beq.n	8008b16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008b12:	2301      	movs	r3, #1
 8008b14:	e00e      	b.n	8008b34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2b0f      	cmp	r3, #15
 8008b1a:	d80a      	bhi.n	8008b32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	6879      	ldr	r1, [r7, #4]
 8008b20:	f04f 30ff 	mov.w	r0, #4294967295
 8008b24:	f000 f945 	bl	8008db2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008b28:	4a06      	ldr	r2, [pc, #24]	; (8008b44 <HAL_InitTick+0x5c>)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	e000      	b.n	8008b34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008b32:	2301      	movs	r3, #1
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	3708      	adds	r7, #8
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}
 8008b3c:	20000004 	.word	0x20000004
 8008b40:	2000000c 	.word	0x2000000c
 8008b44:	20000008 	.word	0x20000008

08008b48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008b4c:	4b06      	ldr	r3, [pc, #24]	; (8008b68 <HAL_IncTick+0x20>)
 8008b4e:	781b      	ldrb	r3, [r3, #0]
 8008b50:	461a      	mov	r2, r3
 8008b52:	4b06      	ldr	r3, [pc, #24]	; (8008b6c <HAL_IncTick+0x24>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	4413      	add	r3, r2
 8008b58:	4a04      	ldr	r2, [pc, #16]	; (8008b6c <HAL_IncTick+0x24>)
 8008b5a:	6013      	str	r3, [r2, #0]
}
 8008b5c:	bf00      	nop
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr
 8008b66:	bf00      	nop
 8008b68:	2000000c 	.word	0x2000000c
 8008b6c:	200000c0 	.word	0x200000c0

08008b70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008b70:	b480      	push	{r7}
 8008b72:	af00      	add	r7, sp, #0
  return uwTick;
 8008b74:	4b03      	ldr	r3, [pc, #12]	; (8008b84 <HAL_GetTick+0x14>)
 8008b76:	681b      	ldr	r3, [r3, #0]
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b80:	4770      	bx	lr
 8008b82:	bf00      	nop
 8008b84:	200000c0 	.word	0x200000c0

08008b88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008b90:	f7ff ffee 	bl	8008b70 <HAL_GetTick>
 8008b94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba0:	d005      	beq.n	8008bae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008ba2:	4b0a      	ldr	r3, [pc, #40]	; (8008bcc <HAL_Delay+0x44>)
 8008ba4:	781b      	ldrb	r3, [r3, #0]
 8008ba6:	461a      	mov	r2, r3
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	4413      	add	r3, r2
 8008bac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008bae:	bf00      	nop
 8008bb0:	f7ff ffde 	bl	8008b70 <HAL_GetTick>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	1ad3      	subs	r3, r2, r3
 8008bba:	68fa      	ldr	r2, [r7, #12]
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d8f7      	bhi.n	8008bb0 <HAL_Delay+0x28>
  {
  }
}
 8008bc0:	bf00      	nop
 8008bc2:	bf00      	nop
 8008bc4:	3710      	adds	r7, #16
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}
 8008bca:	bf00      	nop
 8008bcc:	2000000c 	.word	0x2000000c

08008bd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b085      	sub	sp, #20
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f003 0307 	and.w	r3, r3, #7
 8008bde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008be0:	4b0c      	ldr	r3, [pc, #48]	; (8008c14 <__NVIC_SetPriorityGrouping+0x44>)
 8008be2:	68db      	ldr	r3, [r3, #12]
 8008be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008be6:	68ba      	ldr	r2, [r7, #8]
 8008be8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008bec:	4013      	ands	r3, r2
 8008bee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008bf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008c02:	4a04      	ldr	r2, [pc, #16]	; (8008c14 <__NVIC_SetPriorityGrouping+0x44>)
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	60d3      	str	r3, [r2, #12]
}
 8008c08:	bf00      	nop
 8008c0a:	3714      	adds	r7, #20
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c12:	4770      	bx	lr
 8008c14:	e000ed00 	.word	0xe000ed00

08008c18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008c1c:	4b04      	ldr	r3, [pc, #16]	; (8008c30 <__NVIC_GetPriorityGrouping+0x18>)
 8008c1e:	68db      	ldr	r3, [r3, #12]
 8008c20:	0a1b      	lsrs	r3, r3, #8
 8008c22:	f003 0307 	and.w	r3, r3, #7
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr
 8008c30:	e000ed00 	.word	0xe000ed00

08008c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	db0b      	blt.n	8008c5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008c46:	79fb      	ldrb	r3, [r7, #7]
 8008c48:	f003 021f 	and.w	r2, r3, #31
 8008c4c:	4907      	ldr	r1, [pc, #28]	; (8008c6c <__NVIC_EnableIRQ+0x38>)
 8008c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c52:	095b      	lsrs	r3, r3, #5
 8008c54:	2001      	movs	r0, #1
 8008c56:	fa00 f202 	lsl.w	r2, r0, r2
 8008c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008c5e:	bf00      	nop
 8008c60:	370c      	adds	r7, #12
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop
 8008c6c:	e000e100 	.word	0xe000e100

08008c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008c70:	b480      	push	{r7}
 8008c72:	b083      	sub	sp, #12
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	4603      	mov	r3, r0
 8008c78:	6039      	str	r1, [r7, #0]
 8008c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	db0a      	blt.n	8008c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	b2da      	uxtb	r2, r3
 8008c88:	490c      	ldr	r1, [pc, #48]	; (8008cbc <__NVIC_SetPriority+0x4c>)
 8008c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c8e:	0112      	lsls	r2, r2, #4
 8008c90:	b2d2      	uxtb	r2, r2
 8008c92:	440b      	add	r3, r1
 8008c94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008c98:	e00a      	b.n	8008cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	b2da      	uxtb	r2, r3
 8008c9e:	4908      	ldr	r1, [pc, #32]	; (8008cc0 <__NVIC_SetPriority+0x50>)
 8008ca0:	79fb      	ldrb	r3, [r7, #7]
 8008ca2:	f003 030f 	and.w	r3, r3, #15
 8008ca6:	3b04      	subs	r3, #4
 8008ca8:	0112      	lsls	r2, r2, #4
 8008caa:	b2d2      	uxtb	r2, r2
 8008cac:	440b      	add	r3, r1
 8008cae:	761a      	strb	r2, [r3, #24]
}
 8008cb0:	bf00      	nop
 8008cb2:	370c      	adds	r7, #12
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr
 8008cbc:	e000e100 	.word	0xe000e100
 8008cc0:	e000ed00 	.word	0xe000ed00

08008cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b089      	sub	sp, #36	; 0x24
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f003 0307 	and.w	r3, r3, #7
 8008cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008cd8:	69fb      	ldr	r3, [r7, #28]
 8008cda:	f1c3 0307 	rsb	r3, r3, #7
 8008cde:	2b04      	cmp	r3, #4
 8008ce0:	bf28      	it	cs
 8008ce2:	2304      	movcs	r3, #4
 8008ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008ce6:	69fb      	ldr	r3, [r7, #28]
 8008ce8:	3304      	adds	r3, #4
 8008cea:	2b06      	cmp	r3, #6
 8008cec:	d902      	bls.n	8008cf4 <NVIC_EncodePriority+0x30>
 8008cee:	69fb      	ldr	r3, [r7, #28]
 8008cf0:	3b03      	subs	r3, #3
 8008cf2:	e000      	b.n	8008cf6 <NVIC_EncodePriority+0x32>
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8008cfc:	69bb      	ldr	r3, [r7, #24]
 8008cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8008d02:	43da      	mvns	r2, r3
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	401a      	ands	r2, r3
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	fa01 f303 	lsl.w	r3, r1, r3
 8008d16:	43d9      	mvns	r1, r3
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008d1c:	4313      	orrs	r3, r2
         );
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3724      	adds	r7, #36	; 0x24
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr
	...

08008d2c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8008d30:	f3bf 8f4f 	dsb	sy
}
 8008d34:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8008d36:	4b06      	ldr	r3, [pc, #24]	; (8008d50 <__NVIC_SystemReset+0x24>)
 8008d38:	68db      	ldr	r3, [r3, #12]
 8008d3a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008d3e:	4904      	ldr	r1, [pc, #16]	; (8008d50 <__NVIC_SystemReset+0x24>)
 8008d40:	4b04      	ldr	r3, [pc, #16]	; (8008d54 <__NVIC_SystemReset+0x28>)
 8008d42:	4313      	orrs	r3, r2
 8008d44:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8008d46:	f3bf 8f4f 	dsb	sy
}
 8008d4a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8008d4c:	bf00      	nop
 8008d4e:	e7fd      	b.n	8008d4c <__NVIC_SystemReset+0x20>
 8008d50:	e000ed00 	.word	0xe000ed00
 8008d54:	05fa0004 	.word	0x05fa0004

08008d58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b082      	sub	sp, #8
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	3b01      	subs	r3, #1
 8008d64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008d68:	d301      	bcc.n	8008d6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	e00f      	b.n	8008d8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008d6e:	4a0a      	ldr	r2, [pc, #40]	; (8008d98 <SysTick_Config+0x40>)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	3b01      	subs	r3, #1
 8008d74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008d76:	210f      	movs	r1, #15
 8008d78:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7c:	f7ff ff78 	bl	8008c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008d80:	4b05      	ldr	r3, [pc, #20]	; (8008d98 <SysTick_Config+0x40>)
 8008d82:	2200      	movs	r2, #0
 8008d84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008d86:	4b04      	ldr	r3, [pc, #16]	; (8008d98 <SysTick_Config+0x40>)
 8008d88:	2207      	movs	r2, #7
 8008d8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008d8c:	2300      	movs	r3, #0
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3708      	adds	r7, #8
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	e000e010 	.word	0xe000e010

08008d9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b082      	sub	sp, #8
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f7ff ff13 	bl	8008bd0 <__NVIC_SetPriorityGrouping>
}
 8008daa:	bf00      	nop
 8008dac:	3708      	adds	r7, #8
 8008dae:	46bd      	mov	sp, r7
 8008db0:	bd80      	pop	{r7, pc}

08008db2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008db2:	b580      	push	{r7, lr}
 8008db4:	b086      	sub	sp, #24
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	4603      	mov	r3, r0
 8008dba:	60b9      	str	r1, [r7, #8]
 8008dbc:	607a      	str	r2, [r7, #4]
 8008dbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008dc4:	f7ff ff28 	bl	8008c18 <__NVIC_GetPriorityGrouping>
 8008dc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008dca:	687a      	ldr	r2, [r7, #4]
 8008dcc:	68b9      	ldr	r1, [r7, #8]
 8008dce:	6978      	ldr	r0, [r7, #20]
 8008dd0:	f7ff ff78 	bl	8008cc4 <NVIC_EncodePriority>
 8008dd4:	4602      	mov	r2, r0
 8008dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008dda:	4611      	mov	r1, r2
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7ff ff47 	bl	8008c70 <__NVIC_SetPriority>
}
 8008de2:	bf00      	nop
 8008de4:	3718      	adds	r7, #24
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b082      	sub	sp, #8
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	4603      	mov	r3, r0
 8008df2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f7ff ff1b 	bl	8008c34 <__NVIC_EnableIRQ>
}
 8008dfe:	bf00      	nop
 8008e00:	3708      	adds	r7, #8
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8008e0a:	f7ff ff8f 	bl	8008d2c <__NVIC_SystemReset>

08008e0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b082      	sub	sp, #8
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f7ff ff9e 	bl	8008d58 <SysTick_Config>
 8008e1c:	4603      	mov	r3, r0
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3708      	adds	r7, #8
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}

08008e26 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008e26:	b580      	push	{r7, lr}
 8008e28:	b084      	sub	sp, #16
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e32:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008e34:	f7ff fe9c 	bl	8008b70 <HAL_GetTick>
 8008e38:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	2b02      	cmp	r3, #2
 8008e44:	d008      	beq.n	8008e58 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2280      	movs	r2, #128	; 0x80
 8008e4a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8008e54:	2301      	movs	r3, #1
 8008e56:	e052      	b.n	8008efe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	681a      	ldr	r2, [r3, #0]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f022 0216 	bic.w	r2, r2, #22
 8008e66:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	695a      	ldr	r2, [r3, #20]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e76:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d103      	bne.n	8008e88 <HAL_DMA_Abort+0x62>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d007      	beq.n	8008e98 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	681a      	ldr	r2, [r3, #0]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f022 0208 	bic.w	r2, r2, #8
 8008e96:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f022 0201 	bic.w	r2, r2, #1
 8008ea6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008ea8:	e013      	b.n	8008ed2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008eaa:	f7ff fe61 	bl	8008b70 <HAL_GetTick>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	1ad3      	subs	r3, r2, r3
 8008eb4:	2b05      	cmp	r3, #5
 8008eb6:	d90c      	bls.n	8008ed2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2220      	movs	r2, #32
 8008ebc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2203      	movs	r2, #3
 8008ec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8008ece:	2303      	movs	r3, #3
 8008ed0:	e015      	b.n	8008efe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f003 0301 	and.w	r3, r3, #1
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d1e4      	bne.n	8008eaa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ee4:	223f      	movs	r2, #63	; 0x3f
 8008ee6:	409a      	lsls	r2, r3
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2201      	movs	r2, #1
 8008ef0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8008efc:	2300      	movs	r3, #0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3710      	adds	r7, #16
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}

08008f06 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008f06:	b480      	push	{r7}
 8008f08:	b083      	sub	sp, #12
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	2b02      	cmp	r3, #2
 8008f18:	d004      	beq.n	8008f24 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2280      	movs	r2, #128	; 0x80
 8008f1e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008f20:	2301      	movs	r3, #1
 8008f22:	e00c      	b.n	8008f3e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2205      	movs	r2, #5
 8008f28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	681a      	ldr	r2, [r3, #0]
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f022 0201 	bic.w	r2, r2, #1
 8008f3a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008f3c:	2300      	movs	r3, #0
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	370c      	adds	r7, #12
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr
	...

08008f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b089      	sub	sp, #36	; 0x24
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
 8008f54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008f56:	2300      	movs	r3, #0
 8008f58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008f62:	2300      	movs	r3, #0
 8008f64:	61fb      	str	r3, [r7, #28]
 8008f66:	e165      	b.n	8009234 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008f68:	2201      	movs	r2, #1
 8008f6a:	69fb      	ldr	r3, [r7, #28]
 8008f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	697a      	ldr	r2, [r7, #20]
 8008f78:	4013      	ands	r3, r2
 8008f7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008f7c:	693a      	ldr	r2, [r7, #16]
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	f040 8154 	bne.w	800922e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	f003 0303 	and.w	r3, r3, #3
 8008f8e:	2b01      	cmp	r3, #1
 8008f90:	d005      	beq.n	8008f9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008f9a:	2b02      	cmp	r3, #2
 8008f9c:	d130      	bne.n	8009000 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008fa4:	69fb      	ldr	r3, [r7, #28]
 8008fa6:	005b      	lsls	r3, r3, #1
 8008fa8:	2203      	movs	r2, #3
 8008faa:	fa02 f303 	lsl.w	r3, r2, r3
 8008fae:	43db      	mvns	r3, r3
 8008fb0:	69ba      	ldr	r2, [r7, #24]
 8008fb2:	4013      	ands	r3, r2
 8008fb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	68da      	ldr	r2, [r3, #12]
 8008fba:	69fb      	ldr	r3, [r7, #28]
 8008fbc:	005b      	lsls	r3, r3, #1
 8008fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008fc2:	69ba      	ldr	r2, [r7, #24]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	69ba      	ldr	r2, [r7, #24]
 8008fcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8008fdc:	43db      	mvns	r3, r3
 8008fde:	69ba      	ldr	r2, [r7, #24]
 8008fe0:	4013      	ands	r3, r2
 8008fe2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	091b      	lsrs	r3, r3, #4
 8008fea:	f003 0201 	and.w	r2, r3, #1
 8008fee:	69fb      	ldr	r3, [r7, #28]
 8008ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ff4:	69ba      	ldr	r2, [r7, #24]
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	69ba      	ldr	r2, [r7, #24]
 8008ffe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	f003 0303 	and.w	r3, r3, #3
 8009008:	2b03      	cmp	r3, #3
 800900a:	d017      	beq.n	800903c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	68db      	ldr	r3, [r3, #12]
 8009010:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8009012:	69fb      	ldr	r3, [r7, #28]
 8009014:	005b      	lsls	r3, r3, #1
 8009016:	2203      	movs	r2, #3
 8009018:	fa02 f303 	lsl.w	r3, r2, r3
 800901c:	43db      	mvns	r3, r3
 800901e:	69ba      	ldr	r2, [r7, #24]
 8009020:	4013      	ands	r3, r2
 8009022:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	689a      	ldr	r2, [r3, #8]
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	005b      	lsls	r3, r3, #1
 800902c:	fa02 f303 	lsl.w	r3, r2, r3
 8009030:	69ba      	ldr	r2, [r7, #24]
 8009032:	4313      	orrs	r3, r2
 8009034:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	69ba      	ldr	r2, [r7, #24]
 800903a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	f003 0303 	and.w	r3, r3, #3
 8009044:	2b02      	cmp	r3, #2
 8009046:	d123      	bne.n	8009090 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009048:	69fb      	ldr	r3, [r7, #28]
 800904a:	08da      	lsrs	r2, r3, #3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	3208      	adds	r2, #8
 8009050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009054:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009056:	69fb      	ldr	r3, [r7, #28]
 8009058:	f003 0307 	and.w	r3, r3, #7
 800905c:	009b      	lsls	r3, r3, #2
 800905e:	220f      	movs	r2, #15
 8009060:	fa02 f303 	lsl.w	r3, r2, r3
 8009064:	43db      	mvns	r3, r3
 8009066:	69ba      	ldr	r2, [r7, #24]
 8009068:	4013      	ands	r3, r2
 800906a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	691a      	ldr	r2, [r3, #16]
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	f003 0307 	and.w	r3, r3, #7
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	fa02 f303 	lsl.w	r3, r2, r3
 800907c:	69ba      	ldr	r2, [r7, #24]
 800907e:	4313      	orrs	r3, r2
 8009080:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009082:	69fb      	ldr	r3, [r7, #28]
 8009084:	08da      	lsrs	r2, r3, #3
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	3208      	adds	r2, #8
 800908a:	69b9      	ldr	r1, [r7, #24]
 800908c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009096:	69fb      	ldr	r3, [r7, #28]
 8009098:	005b      	lsls	r3, r3, #1
 800909a:	2203      	movs	r2, #3
 800909c:	fa02 f303 	lsl.w	r3, r2, r3
 80090a0:	43db      	mvns	r3, r3
 80090a2:	69ba      	ldr	r2, [r7, #24]
 80090a4:	4013      	ands	r3, r2
 80090a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	f003 0203 	and.w	r2, r3, #3
 80090b0:	69fb      	ldr	r3, [r7, #28]
 80090b2:	005b      	lsls	r3, r3, #1
 80090b4:	fa02 f303 	lsl.w	r3, r2, r3
 80090b8:	69ba      	ldr	r2, [r7, #24]
 80090ba:	4313      	orrs	r3, r2
 80090bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	69ba      	ldr	r2, [r7, #24]
 80090c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	f000 80ae 	beq.w	800922e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80090d2:	2300      	movs	r3, #0
 80090d4:	60fb      	str	r3, [r7, #12]
 80090d6:	4b5d      	ldr	r3, [pc, #372]	; (800924c <HAL_GPIO_Init+0x300>)
 80090d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090da:	4a5c      	ldr	r2, [pc, #368]	; (800924c <HAL_GPIO_Init+0x300>)
 80090dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80090e0:	6453      	str	r3, [r2, #68]	; 0x44
 80090e2:	4b5a      	ldr	r3, [pc, #360]	; (800924c <HAL_GPIO_Init+0x300>)
 80090e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80090ea:	60fb      	str	r3, [r7, #12]
 80090ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80090ee:	4a58      	ldr	r2, [pc, #352]	; (8009250 <HAL_GPIO_Init+0x304>)
 80090f0:	69fb      	ldr	r3, [r7, #28]
 80090f2:	089b      	lsrs	r3, r3, #2
 80090f4:	3302      	adds	r3, #2
 80090f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80090fc:	69fb      	ldr	r3, [r7, #28]
 80090fe:	f003 0303 	and.w	r3, r3, #3
 8009102:	009b      	lsls	r3, r3, #2
 8009104:	220f      	movs	r2, #15
 8009106:	fa02 f303 	lsl.w	r3, r2, r3
 800910a:	43db      	mvns	r3, r3
 800910c:	69ba      	ldr	r2, [r7, #24]
 800910e:	4013      	ands	r3, r2
 8009110:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	4a4f      	ldr	r2, [pc, #316]	; (8009254 <HAL_GPIO_Init+0x308>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d025      	beq.n	8009166 <HAL_GPIO_Init+0x21a>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4a4e      	ldr	r2, [pc, #312]	; (8009258 <HAL_GPIO_Init+0x30c>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d01f      	beq.n	8009162 <HAL_GPIO_Init+0x216>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	4a4d      	ldr	r2, [pc, #308]	; (800925c <HAL_GPIO_Init+0x310>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d019      	beq.n	800915e <HAL_GPIO_Init+0x212>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	4a4c      	ldr	r2, [pc, #304]	; (8009260 <HAL_GPIO_Init+0x314>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d013      	beq.n	800915a <HAL_GPIO_Init+0x20e>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	4a4b      	ldr	r2, [pc, #300]	; (8009264 <HAL_GPIO_Init+0x318>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d00d      	beq.n	8009156 <HAL_GPIO_Init+0x20a>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4a4a      	ldr	r2, [pc, #296]	; (8009268 <HAL_GPIO_Init+0x31c>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d007      	beq.n	8009152 <HAL_GPIO_Init+0x206>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	4a49      	ldr	r2, [pc, #292]	; (800926c <HAL_GPIO_Init+0x320>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d101      	bne.n	800914e <HAL_GPIO_Init+0x202>
 800914a:	2306      	movs	r3, #6
 800914c:	e00c      	b.n	8009168 <HAL_GPIO_Init+0x21c>
 800914e:	2307      	movs	r3, #7
 8009150:	e00a      	b.n	8009168 <HAL_GPIO_Init+0x21c>
 8009152:	2305      	movs	r3, #5
 8009154:	e008      	b.n	8009168 <HAL_GPIO_Init+0x21c>
 8009156:	2304      	movs	r3, #4
 8009158:	e006      	b.n	8009168 <HAL_GPIO_Init+0x21c>
 800915a:	2303      	movs	r3, #3
 800915c:	e004      	b.n	8009168 <HAL_GPIO_Init+0x21c>
 800915e:	2302      	movs	r3, #2
 8009160:	e002      	b.n	8009168 <HAL_GPIO_Init+0x21c>
 8009162:	2301      	movs	r3, #1
 8009164:	e000      	b.n	8009168 <HAL_GPIO_Init+0x21c>
 8009166:	2300      	movs	r3, #0
 8009168:	69fa      	ldr	r2, [r7, #28]
 800916a:	f002 0203 	and.w	r2, r2, #3
 800916e:	0092      	lsls	r2, r2, #2
 8009170:	4093      	lsls	r3, r2
 8009172:	69ba      	ldr	r2, [r7, #24]
 8009174:	4313      	orrs	r3, r2
 8009176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009178:	4935      	ldr	r1, [pc, #212]	; (8009250 <HAL_GPIO_Init+0x304>)
 800917a:	69fb      	ldr	r3, [r7, #28]
 800917c:	089b      	lsrs	r3, r3, #2
 800917e:	3302      	adds	r3, #2
 8009180:	69ba      	ldr	r2, [r7, #24]
 8009182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8009186:	4b3a      	ldr	r3, [pc, #232]	; (8009270 <HAL_GPIO_Init+0x324>)
 8009188:	689b      	ldr	r3, [r3, #8]
 800918a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	43db      	mvns	r3, r3
 8009190:	69ba      	ldr	r2, [r7, #24]
 8009192:	4013      	ands	r3, r2
 8009194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d003      	beq.n	80091aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80091a2:	69ba      	ldr	r2, [r7, #24]
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	4313      	orrs	r3, r2
 80091a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80091aa:	4a31      	ldr	r2, [pc, #196]	; (8009270 <HAL_GPIO_Init+0x324>)
 80091ac:	69bb      	ldr	r3, [r7, #24]
 80091ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80091b0:	4b2f      	ldr	r3, [pc, #188]	; (8009270 <HAL_GPIO_Init+0x324>)
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	43db      	mvns	r3, r3
 80091ba:	69ba      	ldr	r2, [r7, #24]
 80091bc:	4013      	ands	r3, r2
 80091be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	685b      	ldr	r3, [r3, #4]
 80091c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d003      	beq.n	80091d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80091cc:	69ba      	ldr	r2, [r7, #24]
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	4313      	orrs	r3, r2
 80091d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80091d4:	4a26      	ldr	r2, [pc, #152]	; (8009270 <HAL_GPIO_Init+0x324>)
 80091d6:	69bb      	ldr	r3, [r7, #24]
 80091d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80091da:	4b25      	ldr	r3, [pc, #148]	; (8009270 <HAL_GPIO_Init+0x324>)
 80091dc:	685b      	ldr	r3, [r3, #4]
 80091de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80091e0:	693b      	ldr	r3, [r7, #16]
 80091e2:	43db      	mvns	r3, r3
 80091e4:	69ba      	ldr	r2, [r7, #24]
 80091e6:	4013      	ands	r3, r2
 80091e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	685b      	ldr	r3, [r3, #4]
 80091ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d003      	beq.n	80091fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80091f6:	69ba      	ldr	r2, [r7, #24]
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	4313      	orrs	r3, r2
 80091fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80091fe:	4a1c      	ldr	r2, [pc, #112]	; (8009270 <HAL_GPIO_Init+0x324>)
 8009200:	69bb      	ldr	r3, [r7, #24]
 8009202:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009204:	4b1a      	ldr	r3, [pc, #104]	; (8009270 <HAL_GPIO_Init+0x324>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	43db      	mvns	r3, r3
 800920e:	69ba      	ldr	r2, [r7, #24]
 8009210:	4013      	ands	r3, r2
 8009212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800921c:	2b00      	cmp	r3, #0
 800921e:	d003      	beq.n	8009228 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009220:	69ba      	ldr	r2, [r7, #24]
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	4313      	orrs	r3, r2
 8009226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009228:	4a11      	ldr	r2, [pc, #68]	; (8009270 <HAL_GPIO_Init+0x324>)
 800922a:	69bb      	ldr	r3, [r7, #24]
 800922c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800922e:	69fb      	ldr	r3, [r7, #28]
 8009230:	3301      	adds	r3, #1
 8009232:	61fb      	str	r3, [r7, #28]
 8009234:	69fb      	ldr	r3, [r7, #28]
 8009236:	2b0f      	cmp	r3, #15
 8009238:	f67f ae96 	bls.w	8008f68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800923c:	bf00      	nop
 800923e:	bf00      	nop
 8009240:	3724      	adds	r7, #36	; 0x24
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr
 800924a:	bf00      	nop
 800924c:	40023800 	.word	0x40023800
 8009250:	40013800 	.word	0x40013800
 8009254:	40020000 	.word	0x40020000
 8009258:	40020400 	.word	0x40020400
 800925c:	40020800 	.word	0x40020800
 8009260:	40020c00 	.word	0x40020c00
 8009264:	40021000 	.word	0x40021000
 8009268:	40021400 	.word	0x40021400
 800926c:	40021800 	.word	0x40021800
 8009270:	40013c00 	.word	0x40013c00

08009274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009274:	b480      	push	{r7}
 8009276:	b083      	sub	sp, #12
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
 800927c:	460b      	mov	r3, r1
 800927e:	807b      	strh	r3, [r7, #2]
 8009280:	4613      	mov	r3, r2
 8009282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009284:	787b      	ldrb	r3, [r7, #1]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d003      	beq.n	8009292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800928a:	887a      	ldrh	r2, [r7, #2]
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009290:	e003      	b.n	800929a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009292:	887b      	ldrh	r3, [r7, #2]
 8009294:	041a      	lsls	r2, r3, #16
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	619a      	str	r2, [r3, #24]
}
 800929a:	bf00      	nop
 800929c:	370c      	adds	r7, #12
 800929e:	46bd      	mov	sp, r7
 80092a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a4:	4770      	bx	lr

080092a6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80092a6:	b480      	push	{r7}
 80092a8:	b085      	sub	sp, #20
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
 80092ae:	460b      	mov	r3, r1
 80092b0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	695b      	ldr	r3, [r3, #20]
 80092b6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80092b8:	887a      	ldrh	r2, [r7, #2]
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	4013      	ands	r3, r2
 80092be:	041a      	lsls	r2, r3, #16
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	43d9      	mvns	r1, r3
 80092c4:	887b      	ldrh	r3, [r7, #2]
 80092c6:	400b      	ands	r3, r1
 80092c8:	431a      	orrs	r2, r3
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	619a      	str	r2, [r3, #24]
}
 80092ce:	bf00      	nop
 80092d0:	3714      	adds	r7, #20
 80092d2:	46bd      	mov	sp, r7
 80092d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d8:	4770      	bx	lr
	...

080092dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b084      	sub	sp, #16
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d101      	bne.n	80092f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80092ec:	2301      	movs	r3, #1
 80092ee:	e0cc      	b.n	800948a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80092f0:	4b68      	ldr	r3, [pc, #416]	; (8009494 <HAL_RCC_ClockConfig+0x1b8>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f003 030f 	and.w	r3, r3, #15
 80092f8:	683a      	ldr	r2, [r7, #0]
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d90c      	bls.n	8009318 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80092fe:	4b65      	ldr	r3, [pc, #404]	; (8009494 <HAL_RCC_ClockConfig+0x1b8>)
 8009300:	683a      	ldr	r2, [r7, #0]
 8009302:	b2d2      	uxtb	r2, r2
 8009304:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009306:	4b63      	ldr	r3, [pc, #396]	; (8009494 <HAL_RCC_ClockConfig+0x1b8>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f003 030f 	and.w	r3, r3, #15
 800930e:	683a      	ldr	r2, [r7, #0]
 8009310:	429a      	cmp	r2, r3
 8009312:	d001      	beq.n	8009318 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009314:	2301      	movs	r3, #1
 8009316:	e0b8      	b.n	800948a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f003 0302 	and.w	r3, r3, #2
 8009320:	2b00      	cmp	r3, #0
 8009322:	d020      	beq.n	8009366 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f003 0304 	and.w	r3, r3, #4
 800932c:	2b00      	cmp	r3, #0
 800932e:	d005      	beq.n	800933c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009330:	4b59      	ldr	r3, [pc, #356]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 8009332:	689b      	ldr	r3, [r3, #8]
 8009334:	4a58      	ldr	r2, [pc, #352]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 8009336:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800933a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f003 0308 	and.w	r3, r3, #8
 8009344:	2b00      	cmp	r3, #0
 8009346:	d005      	beq.n	8009354 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009348:	4b53      	ldr	r3, [pc, #332]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	4a52      	ldr	r2, [pc, #328]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 800934e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009352:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009354:	4b50      	ldr	r3, [pc, #320]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 8009356:	689b      	ldr	r3, [r3, #8]
 8009358:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	689b      	ldr	r3, [r3, #8]
 8009360:	494d      	ldr	r1, [pc, #308]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 8009362:	4313      	orrs	r3, r2
 8009364:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	f003 0301 	and.w	r3, r3, #1
 800936e:	2b00      	cmp	r3, #0
 8009370:	d044      	beq.n	80093fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	685b      	ldr	r3, [r3, #4]
 8009376:	2b01      	cmp	r3, #1
 8009378:	d107      	bne.n	800938a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800937a:	4b47      	ldr	r3, [pc, #284]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009382:	2b00      	cmp	r3, #0
 8009384:	d119      	bne.n	80093ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009386:	2301      	movs	r3, #1
 8009388:	e07f      	b.n	800948a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	685b      	ldr	r3, [r3, #4]
 800938e:	2b02      	cmp	r3, #2
 8009390:	d003      	beq.n	800939a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009396:	2b03      	cmp	r3, #3
 8009398:	d107      	bne.n	80093aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800939a:	4b3f      	ldr	r3, [pc, #252]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d109      	bne.n	80093ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093a6:	2301      	movs	r3, #1
 80093a8:	e06f      	b.n	800948a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80093aa:	4b3b      	ldr	r3, [pc, #236]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f003 0302 	and.w	r3, r3, #2
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d101      	bne.n	80093ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093b6:	2301      	movs	r3, #1
 80093b8:	e067      	b.n	800948a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80093ba:	4b37      	ldr	r3, [pc, #220]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 80093bc:	689b      	ldr	r3, [r3, #8]
 80093be:	f023 0203 	bic.w	r2, r3, #3
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	685b      	ldr	r3, [r3, #4]
 80093c6:	4934      	ldr	r1, [pc, #208]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 80093c8:	4313      	orrs	r3, r2
 80093ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80093cc:	f7ff fbd0 	bl	8008b70 <HAL_GetTick>
 80093d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80093d2:	e00a      	b.n	80093ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80093d4:	f7ff fbcc 	bl	8008b70 <HAL_GetTick>
 80093d8:	4602      	mov	r2, r0
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	1ad3      	subs	r3, r2, r3
 80093de:	f241 3288 	movw	r2, #5000	; 0x1388
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d901      	bls.n	80093ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80093e6:	2303      	movs	r3, #3
 80093e8:	e04f      	b.n	800948a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80093ea:	4b2b      	ldr	r3, [pc, #172]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 80093ec:	689b      	ldr	r3, [r3, #8]
 80093ee:	f003 020c 	and.w	r2, r3, #12
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	685b      	ldr	r3, [r3, #4]
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d1eb      	bne.n	80093d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80093fc:	4b25      	ldr	r3, [pc, #148]	; (8009494 <HAL_RCC_ClockConfig+0x1b8>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f003 030f 	and.w	r3, r3, #15
 8009404:	683a      	ldr	r2, [r7, #0]
 8009406:	429a      	cmp	r2, r3
 8009408:	d20c      	bcs.n	8009424 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800940a:	4b22      	ldr	r3, [pc, #136]	; (8009494 <HAL_RCC_ClockConfig+0x1b8>)
 800940c:	683a      	ldr	r2, [r7, #0]
 800940e:	b2d2      	uxtb	r2, r2
 8009410:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009412:	4b20      	ldr	r3, [pc, #128]	; (8009494 <HAL_RCC_ClockConfig+0x1b8>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f003 030f 	and.w	r3, r3, #15
 800941a:	683a      	ldr	r2, [r7, #0]
 800941c:	429a      	cmp	r2, r3
 800941e:	d001      	beq.n	8009424 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009420:	2301      	movs	r3, #1
 8009422:	e032      	b.n	800948a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f003 0304 	and.w	r3, r3, #4
 800942c:	2b00      	cmp	r3, #0
 800942e:	d008      	beq.n	8009442 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009430:	4b19      	ldr	r3, [pc, #100]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	68db      	ldr	r3, [r3, #12]
 800943c:	4916      	ldr	r1, [pc, #88]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 800943e:	4313      	orrs	r3, r2
 8009440:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f003 0308 	and.w	r3, r3, #8
 800944a:	2b00      	cmp	r3, #0
 800944c:	d009      	beq.n	8009462 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800944e:	4b12      	ldr	r3, [pc, #72]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	00db      	lsls	r3, r3, #3
 800945c:	490e      	ldr	r1, [pc, #56]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 800945e:	4313      	orrs	r3, r2
 8009460:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009462:	f000 f855 	bl	8009510 <HAL_RCC_GetSysClockFreq>
 8009466:	4602      	mov	r2, r0
 8009468:	4b0b      	ldr	r3, [pc, #44]	; (8009498 <HAL_RCC_ClockConfig+0x1bc>)
 800946a:	689b      	ldr	r3, [r3, #8]
 800946c:	091b      	lsrs	r3, r3, #4
 800946e:	f003 030f 	and.w	r3, r3, #15
 8009472:	490a      	ldr	r1, [pc, #40]	; (800949c <HAL_RCC_ClockConfig+0x1c0>)
 8009474:	5ccb      	ldrb	r3, [r1, r3]
 8009476:	fa22 f303 	lsr.w	r3, r2, r3
 800947a:	4a09      	ldr	r2, [pc, #36]	; (80094a0 <HAL_RCC_ClockConfig+0x1c4>)
 800947c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800947e:	4b09      	ldr	r3, [pc, #36]	; (80094a4 <HAL_RCC_ClockConfig+0x1c8>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4618      	mov	r0, r3
 8009484:	f7ff fb30 	bl	8008ae8 <HAL_InitTick>

  return HAL_OK;
 8009488:	2300      	movs	r3, #0
}
 800948a:	4618      	mov	r0, r3
 800948c:	3710      	adds	r7, #16
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}
 8009492:	bf00      	nop
 8009494:	40023c00 	.word	0x40023c00
 8009498:	40023800 	.word	0x40023800
 800949c:	0800afc8 	.word	0x0800afc8
 80094a0:	20000004 	.word	0x20000004
 80094a4:	20000008 	.word	0x20000008

080094a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80094a8:	b480      	push	{r7}
 80094aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80094ac:	4b03      	ldr	r3, [pc, #12]	; (80094bc <HAL_RCC_GetHCLKFreq+0x14>)
 80094ae:	681b      	ldr	r3, [r3, #0]
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	46bd      	mov	sp, r7
 80094b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b8:	4770      	bx	lr
 80094ba:	bf00      	nop
 80094bc:	20000004 	.word	0x20000004

080094c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80094c4:	f7ff fff0 	bl	80094a8 <HAL_RCC_GetHCLKFreq>
 80094c8:	4602      	mov	r2, r0
 80094ca:	4b05      	ldr	r3, [pc, #20]	; (80094e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80094cc:	689b      	ldr	r3, [r3, #8]
 80094ce:	0a9b      	lsrs	r3, r3, #10
 80094d0:	f003 0307 	and.w	r3, r3, #7
 80094d4:	4903      	ldr	r1, [pc, #12]	; (80094e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80094d6:	5ccb      	ldrb	r3, [r1, r3]
 80094d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80094dc:	4618      	mov	r0, r3
 80094de:	bd80      	pop	{r7, pc}
 80094e0:	40023800 	.word	0x40023800
 80094e4:	0800afd8 	.word	0x0800afd8

080094e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80094ec:	f7ff ffdc 	bl	80094a8 <HAL_RCC_GetHCLKFreq>
 80094f0:	4602      	mov	r2, r0
 80094f2:	4b05      	ldr	r3, [pc, #20]	; (8009508 <HAL_RCC_GetPCLK2Freq+0x20>)
 80094f4:	689b      	ldr	r3, [r3, #8]
 80094f6:	0b5b      	lsrs	r3, r3, #13
 80094f8:	f003 0307 	and.w	r3, r3, #7
 80094fc:	4903      	ldr	r1, [pc, #12]	; (800950c <HAL_RCC_GetPCLK2Freq+0x24>)
 80094fe:	5ccb      	ldrb	r3, [r1, r3]
 8009500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009504:	4618      	mov	r0, r3
 8009506:	bd80      	pop	{r7, pc}
 8009508:	40023800 	.word	0x40023800
 800950c:	0800afd8 	.word	0x0800afd8

08009510 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009510:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009514:	b0ae      	sub	sp, #184	; 0xb8
 8009516:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009518:	2300      	movs	r3, #0
 800951a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800951e:	2300      	movs	r3, #0
 8009520:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8009524:	2300      	movs	r3, #0
 8009526:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800952a:	2300      	movs	r3, #0
 800952c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8009530:	2300      	movs	r3, #0
 8009532:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009536:	4bcb      	ldr	r3, [pc, #812]	; (8009864 <HAL_RCC_GetSysClockFreq+0x354>)
 8009538:	689b      	ldr	r3, [r3, #8]
 800953a:	f003 030c 	and.w	r3, r3, #12
 800953e:	2b0c      	cmp	r3, #12
 8009540:	f200 8206 	bhi.w	8009950 <HAL_RCC_GetSysClockFreq+0x440>
 8009544:	a201      	add	r2, pc, #4	; (adr r2, 800954c <HAL_RCC_GetSysClockFreq+0x3c>)
 8009546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800954a:	bf00      	nop
 800954c:	08009581 	.word	0x08009581
 8009550:	08009951 	.word	0x08009951
 8009554:	08009951 	.word	0x08009951
 8009558:	08009951 	.word	0x08009951
 800955c:	08009589 	.word	0x08009589
 8009560:	08009951 	.word	0x08009951
 8009564:	08009951 	.word	0x08009951
 8009568:	08009951 	.word	0x08009951
 800956c:	08009591 	.word	0x08009591
 8009570:	08009951 	.word	0x08009951
 8009574:	08009951 	.word	0x08009951
 8009578:	08009951 	.word	0x08009951
 800957c:	08009781 	.word	0x08009781
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009580:	4bb9      	ldr	r3, [pc, #740]	; (8009868 <HAL_RCC_GetSysClockFreq+0x358>)
 8009582:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8009586:	e1e7      	b.n	8009958 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009588:	4bb8      	ldr	r3, [pc, #736]	; (800986c <HAL_RCC_GetSysClockFreq+0x35c>)
 800958a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800958e:	e1e3      	b.n	8009958 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009590:	4bb4      	ldr	r3, [pc, #720]	; (8009864 <HAL_RCC_GetSysClockFreq+0x354>)
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009598:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800959c:	4bb1      	ldr	r3, [pc, #708]	; (8009864 <HAL_RCC_GetSysClockFreq+0x354>)
 800959e:	685b      	ldr	r3, [r3, #4]
 80095a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d071      	beq.n	800968c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80095a8:	4bae      	ldr	r3, [pc, #696]	; (8009864 <HAL_RCC_GetSysClockFreq+0x354>)
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	099b      	lsrs	r3, r3, #6
 80095ae:	2200      	movs	r2, #0
 80095b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80095b4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80095b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80095bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095c0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80095c4:	2300      	movs	r3, #0
 80095c6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80095ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80095ce:	4622      	mov	r2, r4
 80095d0:	462b      	mov	r3, r5
 80095d2:	f04f 0000 	mov.w	r0, #0
 80095d6:	f04f 0100 	mov.w	r1, #0
 80095da:	0159      	lsls	r1, r3, #5
 80095dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80095e0:	0150      	lsls	r0, r2, #5
 80095e2:	4602      	mov	r2, r0
 80095e4:	460b      	mov	r3, r1
 80095e6:	4621      	mov	r1, r4
 80095e8:	1a51      	subs	r1, r2, r1
 80095ea:	6439      	str	r1, [r7, #64]	; 0x40
 80095ec:	4629      	mov	r1, r5
 80095ee:	eb63 0301 	sbc.w	r3, r3, r1
 80095f2:	647b      	str	r3, [r7, #68]	; 0x44
 80095f4:	f04f 0200 	mov.w	r2, #0
 80095f8:	f04f 0300 	mov.w	r3, #0
 80095fc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8009600:	4649      	mov	r1, r9
 8009602:	018b      	lsls	r3, r1, #6
 8009604:	4641      	mov	r1, r8
 8009606:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800960a:	4641      	mov	r1, r8
 800960c:	018a      	lsls	r2, r1, #6
 800960e:	4641      	mov	r1, r8
 8009610:	1a51      	subs	r1, r2, r1
 8009612:	63b9      	str	r1, [r7, #56]	; 0x38
 8009614:	4649      	mov	r1, r9
 8009616:	eb63 0301 	sbc.w	r3, r3, r1
 800961a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800961c:	f04f 0200 	mov.w	r2, #0
 8009620:	f04f 0300 	mov.w	r3, #0
 8009624:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8009628:	4649      	mov	r1, r9
 800962a:	00cb      	lsls	r3, r1, #3
 800962c:	4641      	mov	r1, r8
 800962e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009632:	4641      	mov	r1, r8
 8009634:	00ca      	lsls	r2, r1, #3
 8009636:	4610      	mov	r0, r2
 8009638:	4619      	mov	r1, r3
 800963a:	4603      	mov	r3, r0
 800963c:	4622      	mov	r2, r4
 800963e:	189b      	adds	r3, r3, r2
 8009640:	633b      	str	r3, [r7, #48]	; 0x30
 8009642:	462b      	mov	r3, r5
 8009644:	460a      	mov	r2, r1
 8009646:	eb42 0303 	adc.w	r3, r2, r3
 800964a:	637b      	str	r3, [r7, #52]	; 0x34
 800964c:	f04f 0200 	mov.w	r2, #0
 8009650:	f04f 0300 	mov.w	r3, #0
 8009654:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8009658:	4629      	mov	r1, r5
 800965a:	024b      	lsls	r3, r1, #9
 800965c:	4621      	mov	r1, r4
 800965e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009662:	4621      	mov	r1, r4
 8009664:	024a      	lsls	r2, r1, #9
 8009666:	4610      	mov	r0, r2
 8009668:	4619      	mov	r1, r3
 800966a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800966e:	2200      	movs	r2, #0
 8009670:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009674:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009678:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800967c:	f7fe fdc2 	bl	8008204 <__aeabi_uldivmod>
 8009680:	4602      	mov	r2, r0
 8009682:	460b      	mov	r3, r1
 8009684:	4613      	mov	r3, r2
 8009686:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800968a:	e067      	b.n	800975c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800968c:	4b75      	ldr	r3, [pc, #468]	; (8009864 <HAL_RCC_GetSysClockFreq+0x354>)
 800968e:	685b      	ldr	r3, [r3, #4]
 8009690:	099b      	lsrs	r3, r3, #6
 8009692:	2200      	movs	r2, #0
 8009694:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009698:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800969c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80096a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096a4:	67bb      	str	r3, [r7, #120]	; 0x78
 80096a6:	2300      	movs	r3, #0
 80096a8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80096aa:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80096ae:	4622      	mov	r2, r4
 80096b0:	462b      	mov	r3, r5
 80096b2:	f04f 0000 	mov.w	r0, #0
 80096b6:	f04f 0100 	mov.w	r1, #0
 80096ba:	0159      	lsls	r1, r3, #5
 80096bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80096c0:	0150      	lsls	r0, r2, #5
 80096c2:	4602      	mov	r2, r0
 80096c4:	460b      	mov	r3, r1
 80096c6:	4621      	mov	r1, r4
 80096c8:	1a51      	subs	r1, r2, r1
 80096ca:	62b9      	str	r1, [r7, #40]	; 0x28
 80096cc:	4629      	mov	r1, r5
 80096ce:	eb63 0301 	sbc.w	r3, r3, r1
 80096d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80096d4:	f04f 0200 	mov.w	r2, #0
 80096d8:	f04f 0300 	mov.w	r3, #0
 80096dc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80096e0:	4649      	mov	r1, r9
 80096e2:	018b      	lsls	r3, r1, #6
 80096e4:	4641      	mov	r1, r8
 80096e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80096ea:	4641      	mov	r1, r8
 80096ec:	018a      	lsls	r2, r1, #6
 80096ee:	4641      	mov	r1, r8
 80096f0:	ebb2 0a01 	subs.w	sl, r2, r1
 80096f4:	4649      	mov	r1, r9
 80096f6:	eb63 0b01 	sbc.w	fp, r3, r1
 80096fa:	f04f 0200 	mov.w	r2, #0
 80096fe:	f04f 0300 	mov.w	r3, #0
 8009702:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009706:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800970a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800970e:	4692      	mov	sl, r2
 8009710:	469b      	mov	fp, r3
 8009712:	4623      	mov	r3, r4
 8009714:	eb1a 0303 	adds.w	r3, sl, r3
 8009718:	623b      	str	r3, [r7, #32]
 800971a:	462b      	mov	r3, r5
 800971c:	eb4b 0303 	adc.w	r3, fp, r3
 8009720:	627b      	str	r3, [r7, #36]	; 0x24
 8009722:	f04f 0200 	mov.w	r2, #0
 8009726:	f04f 0300 	mov.w	r3, #0
 800972a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800972e:	4629      	mov	r1, r5
 8009730:	028b      	lsls	r3, r1, #10
 8009732:	4621      	mov	r1, r4
 8009734:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009738:	4621      	mov	r1, r4
 800973a:	028a      	lsls	r2, r1, #10
 800973c:	4610      	mov	r0, r2
 800973e:	4619      	mov	r1, r3
 8009740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009744:	2200      	movs	r2, #0
 8009746:	673b      	str	r3, [r7, #112]	; 0x70
 8009748:	677a      	str	r2, [r7, #116]	; 0x74
 800974a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800974e:	f7fe fd59 	bl	8008204 <__aeabi_uldivmod>
 8009752:	4602      	mov	r2, r0
 8009754:	460b      	mov	r3, r1
 8009756:	4613      	mov	r3, r2
 8009758:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800975c:	4b41      	ldr	r3, [pc, #260]	; (8009864 <HAL_RCC_GetSysClockFreq+0x354>)
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	0c1b      	lsrs	r3, r3, #16
 8009762:	f003 0303 	and.w	r3, r3, #3
 8009766:	3301      	adds	r3, #1
 8009768:	005b      	lsls	r3, r3, #1
 800976a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800976e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009772:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009776:	fbb2 f3f3 	udiv	r3, r2, r3
 800977a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800977e:	e0eb      	b.n	8009958 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009780:	4b38      	ldr	r3, [pc, #224]	; (8009864 <HAL_RCC_GetSysClockFreq+0x354>)
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009788:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800978c:	4b35      	ldr	r3, [pc, #212]	; (8009864 <HAL_RCC_GetSysClockFreq+0x354>)
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009794:	2b00      	cmp	r3, #0
 8009796:	d06b      	beq.n	8009870 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009798:	4b32      	ldr	r3, [pc, #200]	; (8009864 <HAL_RCC_GetSysClockFreq+0x354>)
 800979a:	685b      	ldr	r3, [r3, #4]
 800979c:	099b      	lsrs	r3, r3, #6
 800979e:	2200      	movs	r2, #0
 80097a0:	66bb      	str	r3, [r7, #104]	; 0x68
 80097a2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80097a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80097a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097aa:	663b      	str	r3, [r7, #96]	; 0x60
 80097ac:	2300      	movs	r3, #0
 80097ae:	667b      	str	r3, [r7, #100]	; 0x64
 80097b0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80097b4:	4622      	mov	r2, r4
 80097b6:	462b      	mov	r3, r5
 80097b8:	f04f 0000 	mov.w	r0, #0
 80097bc:	f04f 0100 	mov.w	r1, #0
 80097c0:	0159      	lsls	r1, r3, #5
 80097c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80097c6:	0150      	lsls	r0, r2, #5
 80097c8:	4602      	mov	r2, r0
 80097ca:	460b      	mov	r3, r1
 80097cc:	4621      	mov	r1, r4
 80097ce:	1a51      	subs	r1, r2, r1
 80097d0:	61b9      	str	r1, [r7, #24]
 80097d2:	4629      	mov	r1, r5
 80097d4:	eb63 0301 	sbc.w	r3, r3, r1
 80097d8:	61fb      	str	r3, [r7, #28]
 80097da:	f04f 0200 	mov.w	r2, #0
 80097de:	f04f 0300 	mov.w	r3, #0
 80097e2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80097e6:	4659      	mov	r1, fp
 80097e8:	018b      	lsls	r3, r1, #6
 80097ea:	4651      	mov	r1, sl
 80097ec:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80097f0:	4651      	mov	r1, sl
 80097f2:	018a      	lsls	r2, r1, #6
 80097f4:	4651      	mov	r1, sl
 80097f6:	ebb2 0801 	subs.w	r8, r2, r1
 80097fa:	4659      	mov	r1, fp
 80097fc:	eb63 0901 	sbc.w	r9, r3, r1
 8009800:	f04f 0200 	mov.w	r2, #0
 8009804:	f04f 0300 	mov.w	r3, #0
 8009808:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800980c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009810:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009814:	4690      	mov	r8, r2
 8009816:	4699      	mov	r9, r3
 8009818:	4623      	mov	r3, r4
 800981a:	eb18 0303 	adds.w	r3, r8, r3
 800981e:	613b      	str	r3, [r7, #16]
 8009820:	462b      	mov	r3, r5
 8009822:	eb49 0303 	adc.w	r3, r9, r3
 8009826:	617b      	str	r3, [r7, #20]
 8009828:	f04f 0200 	mov.w	r2, #0
 800982c:	f04f 0300 	mov.w	r3, #0
 8009830:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8009834:	4629      	mov	r1, r5
 8009836:	024b      	lsls	r3, r1, #9
 8009838:	4621      	mov	r1, r4
 800983a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800983e:	4621      	mov	r1, r4
 8009840:	024a      	lsls	r2, r1, #9
 8009842:	4610      	mov	r0, r2
 8009844:	4619      	mov	r1, r3
 8009846:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800984a:	2200      	movs	r2, #0
 800984c:	65bb      	str	r3, [r7, #88]	; 0x58
 800984e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8009850:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009854:	f7fe fcd6 	bl	8008204 <__aeabi_uldivmod>
 8009858:	4602      	mov	r2, r0
 800985a:	460b      	mov	r3, r1
 800985c:	4613      	mov	r3, r2
 800985e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009862:	e065      	b.n	8009930 <HAL_RCC_GetSysClockFreq+0x420>
 8009864:	40023800 	.word	0x40023800
 8009868:	00f42400 	.word	0x00f42400
 800986c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009870:	4b3d      	ldr	r3, [pc, #244]	; (8009968 <HAL_RCC_GetSysClockFreq+0x458>)
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	099b      	lsrs	r3, r3, #6
 8009876:	2200      	movs	r2, #0
 8009878:	4618      	mov	r0, r3
 800987a:	4611      	mov	r1, r2
 800987c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009880:	653b      	str	r3, [r7, #80]	; 0x50
 8009882:	2300      	movs	r3, #0
 8009884:	657b      	str	r3, [r7, #84]	; 0x54
 8009886:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800988a:	4642      	mov	r2, r8
 800988c:	464b      	mov	r3, r9
 800988e:	f04f 0000 	mov.w	r0, #0
 8009892:	f04f 0100 	mov.w	r1, #0
 8009896:	0159      	lsls	r1, r3, #5
 8009898:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800989c:	0150      	lsls	r0, r2, #5
 800989e:	4602      	mov	r2, r0
 80098a0:	460b      	mov	r3, r1
 80098a2:	4641      	mov	r1, r8
 80098a4:	1a51      	subs	r1, r2, r1
 80098a6:	60b9      	str	r1, [r7, #8]
 80098a8:	4649      	mov	r1, r9
 80098aa:	eb63 0301 	sbc.w	r3, r3, r1
 80098ae:	60fb      	str	r3, [r7, #12]
 80098b0:	f04f 0200 	mov.w	r2, #0
 80098b4:	f04f 0300 	mov.w	r3, #0
 80098b8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80098bc:	4659      	mov	r1, fp
 80098be:	018b      	lsls	r3, r1, #6
 80098c0:	4651      	mov	r1, sl
 80098c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80098c6:	4651      	mov	r1, sl
 80098c8:	018a      	lsls	r2, r1, #6
 80098ca:	4651      	mov	r1, sl
 80098cc:	1a54      	subs	r4, r2, r1
 80098ce:	4659      	mov	r1, fp
 80098d0:	eb63 0501 	sbc.w	r5, r3, r1
 80098d4:	f04f 0200 	mov.w	r2, #0
 80098d8:	f04f 0300 	mov.w	r3, #0
 80098dc:	00eb      	lsls	r3, r5, #3
 80098de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80098e2:	00e2      	lsls	r2, r4, #3
 80098e4:	4614      	mov	r4, r2
 80098e6:	461d      	mov	r5, r3
 80098e8:	4643      	mov	r3, r8
 80098ea:	18e3      	adds	r3, r4, r3
 80098ec:	603b      	str	r3, [r7, #0]
 80098ee:	464b      	mov	r3, r9
 80098f0:	eb45 0303 	adc.w	r3, r5, r3
 80098f4:	607b      	str	r3, [r7, #4]
 80098f6:	f04f 0200 	mov.w	r2, #0
 80098fa:	f04f 0300 	mov.w	r3, #0
 80098fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009902:	4629      	mov	r1, r5
 8009904:	028b      	lsls	r3, r1, #10
 8009906:	4621      	mov	r1, r4
 8009908:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800990c:	4621      	mov	r1, r4
 800990e:	028a      	lsls	r2, r1, #10
 8009910:	4610      	mov	r0, r2
 8009912:	4619      	mov	r1, r3
 8009914:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009918:	2200      	movs	r2, #0
 800991a:	64bb      	str	r3, [r7, #72]	; 0x48
 800991c:	64fa      	str	r2, [r7, #76]	; 0x4c
 800991e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009922:	f7fe fc6f 	bl	8008204 <__aeabi_uldivmod>
 8009926:	4602      	mov	r2, r0
 8009928:	460b      	mov	r3, r1
 800992a:	4613      	mov	r3, r2
 800992c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8009930:	4b0d      	ldr	r3, [pc, #52]	; (8009968 <HAL_RCC_GetSysClockFreq+0x458>)
 8009932:	685b      	ldr	r3, [r3, #4]
 8009934:	0f1b      	lsrs	r3, r3, #28
 8009936:	f003 0307 	and.w	r3, r3, #7
 800993a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800993e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009942:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009946:	fbb2 f3f3 	udiv	r3, r2, r3
 800994a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800994e:	e003      	b.n	8009958 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009950:	4b06      	ldr	r3, [pc, #24]	; (800996c <HAL_RCC_GetSysClockFreq+0x45c>)
 8009952:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8009956:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009958:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800995c:	4618      	mov	r0, r3
 800995e:	37b8      	adds	r7, #184	; 0xb8
 8009960:	46bd      	mov	sp, r7
 8009962:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009966:	bf00      	nop
 8009968:	40023800 	.word	0x40023800
 800996c:	00f42400 	.word	0x00f42400

08009970 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b086      	sub	sp, #24
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d101      	bne.n	8009982 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800997e:	2301      	movs	r3, #1
 8009980:	e28d      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f003 0301 	and.w	r3, r3, #1
 800998a:	2b00      	cmp	r3, #0
 800998c:	f000 8083 	beq.w	8009a96 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009990:	4b94      	ldr	r3, [pc, #592]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009992:	689b      	ldr	r3, [r3, #8]
 8009994:	f003 030c 	and.w	r3, r3, #12
 8009998:	2b04      	cmp	r3, #4
 800999a:	d019      	beq.n	80099d0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800999c:	4b91      	ldr	r3, [pc, #580]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 800999e:	689b      	ldr	r3, [r3, #8]
 80099a0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80099a4:	2b08      	cmp	r3, #8
 80099a6:	d106      	bne.n	80099b6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80099a8:	4b8e      	ldr	r3, [pc, #568]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 80099aa:	685b      	ldr	r3, [r3, #4]
 80099ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80099b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80099b4:	d00c      	beq.n	80099d0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80099b6:	4b8b      	ldr	r3, [pc, #556]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 80099b8:	689b      	ldr	r3, [r3, #8]
 80099ba:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80099be:	2b0c      	cmp	r3, #12
 80099c0:	d112      	bne.n	80099e8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80099c2:	4b88      	ldr	r3, [pc, #544]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 80099c4:	685b      	ldr	r3, [r3, #4]
 80099c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80099ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80099ce:	d10b      	bne.n	80099e8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099d0:	4b84      	ldr	r3, [pc, #528]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d05b      	beq.n	8009a94 <HAL_RCC_OscConfig+0x124>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	685b      	ldr	r3, [r3, #4]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d157      	bne.n	8009a94 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80099e4:	2301      	movs	r3, #1
 80099e6:	e25a      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	685b      	ldr	r3, [r3, #4]
 80099ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80099f0:	d106      	bne.n	8009a00 <HAL_RCC_OscConfig+0x90>
 80099f2:	4b7c      	ldr	r3, [pc, #496]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4a7b      	ldr	r2, [pc, #492]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 80099f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099fc:	6013      	str	r3, [r2, #0]
 80099fe:	e01d      	b.n	8009a3c <HAL_RCC_OscConfig+0xcc>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009a08:	d10c      	bne.n	8009a24 <HAL_RCC_OscConfig+0xb4>
 8009a0a:	4b76      	ldr	r3, [pc, #472]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4a75      	ldr	r2, [pc, #468]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009a10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009a14:	6013      	str	r3, [r2, #0]
 8009a16:	4b73      	ldr	r3, [pc, #460]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a72      	ldr	r2, [pc, #456]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a20:	6013      	str	r3, [r2, #0]
 8009a22:	e00b      	b.n	8009a3c <HAL_RCC_OscConfig+0xcc>
 8009a24:	4b6f      	ldr	r3, [pc, #444]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a6e      	ldr	r2, [pc, #440]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009a2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a2e:	6013      	str	r3, [r2, #0]
 8009a30:	4b6c      	ldr	r3, [pc, #432]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	4a6b      	ldr	r2, [pc, #428]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009a36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	685b      	ldr	r3, [r3, #4]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d013      	beq.n	8009a6c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a44:	f7ff f894 	bl	8008b70 <HAL_GetTick>
 8009a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a4a:	e008      	b.n	8009a5e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009a4c:	f7ff f890 	bl	8008b70 <HAL_GetTick>
 8009a50:	4602      	mov	r2, r0
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	1ad3      	subs	r3, r2, r3
 8009a56:	2b64      	cmp	r3, #100	; 0x64
 8009a58:	d901      	bls.n	8009a5e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009a5a:	2303      	movs	r3, #3
 8009a5c:	e21f      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a5e:	4b61      	ldr	r3, [pc, #388]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d0f0      	beq.n	8009a4c <HAL_RCC_OscConfig+0xdc>
 8009a6a:	e014      	b.n	8009a96 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a6c:	f7ff f880 	bl	8008b70 <HAL_GetTick>
 8009a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009a72:	e008      	b.n	8009a86 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009a74:	f7ff f87c 	bl	8008b70 <HAL_GetTick>
 8009a78:	4602      	mov	r2, r0
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	1ad3      	subs	r3, r2, r3
 8009a7e:	2b64      	cmp	r3, #100	; 0x64
 8009a80:	d901      	bls.n	8009a86 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8009a82:	2303      	movs	r3, #3
 8009a84:	e20b      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009a86:	4b57      	ldr	r3, [pc, #348]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1f0      	bne.n	8009a74 <HAL_RCC_OscConfig+0x104>
 8009a92:	e000      	b.n	8009a96 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f003 0302 	and.w	r3, r3, #2
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d06f      	beq.n	8009b82 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009aa2:	4b50      	ldr	r3, [pc, #320]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009aa4:	689b      	ldr	r3, [r3, #8]
 8009aa6:	f003 030c 	and.w	r3, r3, #12
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d017      	beq.n	8009ade <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009aae:	4b4d      	ldr	r3, [pc, #308]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009ab0:	689b      	ldr	r3, [r3, #8]
 8009ab2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009ab6:	2b08      	cmp	r3, #8
 8009ab8:	d105      	bne.n	8009ac6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009aba:	4b4a      	ldr	r3, [pc, #296]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d00b      	beq.n	8009ade <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009ac6:	4b47      	ldr	r3, [pc, #284]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009ac8:	689b      	ldr	r3, [r3, #8]
 8009aca:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009ace:	2b0c      	cmp	r3, #12
 8009ad0:	d11c      	bne.n	8009b0c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009ad2:	4b44      	ldr	r3, [pc, #272]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d116      	bne.n	8009b0c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009ade:	4b41      	ldr	r3, [pc, #260]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f003 0302 	and.w	r3, r3, #2
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d005      	beq.n	8009af6 <HAL_RCC_OscConfig+0x186>
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	68db      	ldr	r3, [r3, #12]
 8009aee:	2b01      	cmp	r3, #1
 8009af0:	d001      	beq.n	8009af6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8009af2:	2301      	movs	r3, #1
 8009af4:	e1d3      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009af6:	4b3b      	ldr	r3, [pc, #236]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	691b      	ldr	r3, [r3, #16]
 8009b02:	00db      	lsls	r3, r3, #3
 8009b04:	4937      	ldr	r1, [pc, #220]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009b06:	4313      	orrs	r3, r2
 8009b08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009b0a:	e03a      	b.n	8009b82 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	68db      	ldr	r3, [r3, #12]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d020      	beq.n	8009b56 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009b14:	4b34      	ldr	r3, [pc, #208]	; (8009be8 <HAL_RCC_OscConfig+0x278>)
 8009b16:	2201      	movs	r2, #1
 8009b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b1a:	f7ff f829 	bl	8008b70 <HAL_GetTick>
 8009b1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009b20:	e008      	b.n	8009b34 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009b22:	f7ff f825 	bl	8008b70 <HAL_GetTick>
 8009b26:	4602      	mov	r2, r0
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	1ad3      	subs	r3, r2, r3
 8009b2c:	2b02      	cmp	r3, #2
 8009b2e:	d901      	bls.n	8009b34 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8009b30:	2303      	movs	r3, #3
 8009b32:	e1b4      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009b34:	4b2b      	ldr	r3, [pc, #172]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f003 0302 	and.w	r3, r3, #2
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d0f0      	beq.n	8009b22 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b40:	4b28      	ldr	r3, [pc, #160]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	691b      	ldr	r3, [r3, #16]
 8009b4c:	00db      	lsls	r3, r3, #3
 8009b4e:	4925      	ldr	r1, [pc, #148]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009b50:	4313      	orrs	r3, r2
 8009b52:	600b      	str	r3, [r1, #0]
 8009b54:	e015      	b.n	8009b82 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009b56:	4b24      	ldr	r3, [pc, #144]	; (8009be8 <HAL_RCC_OscConfig+0x278>)
 8009b58:	2200      	movs	r2, #0
 8009b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b5c:	f7ff f808 	bl	8008b70 <HAL_GetTick>
 8009b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b62:	e008      	b.n	8009b76 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009b64:	f7ff f804 	bl	8008b70 <HAL_GetTick>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	1ad3      	subs	r3, r2, r3
 8009b6e:	2b02      	cmp	r3, #2
 8009b70:	d901      	bls.n	8009b76 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8009b72:	2303      	movs	r3, #3
 8009b74:	e193      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b76:	4b1b      	ldr	r3, [pc, #108]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f003 0302 	and.w	r3, r3, #2
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d1f0      	bne.n	8009b64 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f003 0308 	and.w	r3, r3, #8
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d036      	beq.n	8009bfc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	695b      	ldr	r3, [r3, #20]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d016      	beq.n	8009bc4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009b96:	4b15      	ldr	r3, [pc, #84]	; (8009bec <HAL_RCC_OscConfig+0x27c>)
 8009b98:	2201      	movs	r2, #1
 8009b9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009b9c:	f7fe ffe8 	bl	8008b70 <HAL_GetTick>
 8009ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ba2:	e008      	b.n	8009bb6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009ba4:	f7fe ffe4 	bl	8008b70 <HAL_GetTick>
 8009ba8:	4602      	mov	r2, r0
 8009baa:	693b      	ldr	r3, [r7, #16]
 8009bac:	1ad3      	subs	r3, r2, r3
 8009bae:	2b02      	cmp	r3, #2
 8009bb0:	d901      	bls.n	8009bb6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8009bb2:	2303      	movs	r3, #3
 8009bb4:	e173      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009bb6:	4b0b      	ldr	r3, [pc, #44]	; (8009be4 <HAL_RCC_OscConfig+0x274>)
 8009bb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bba:	f003 0302 	and.w	r3, r3, #2
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d0f0      	beq.n	8009ba4 <HAL_RCC_OscConfig+0x234>
 8009bc2:	e01b      	b.n	8009bfc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009bc4:	4b09      	ldr	r3, [pc, #36]	; (8009bec <HAL_RCC_OscConfig+0x27c>)
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bca:	f7fe ffd1 	bl	8008b70 <HAL_GetTick>
 8009bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009bd0:	e00e      	b.n	8009bf0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009bd2:	f7fe ffcd 	bl	8008b70 <HAL_GetTick>
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	1ad3      	subs	r3, r2, r3
 8009bdc:	2b02      	cmp	r3, #2
 8009bde:	d907      	bls.n	8009bf0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8009be0:	2303      	movs	r3, #3
 8009be2:	e15c      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
 8009be4:	40023800 	.word	0x40023800
 8009be8:	42470000 	.word	0x42470000
 8009bec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009bf0:	4b8a      	ldr	r3, [pc, #552]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009bf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bf4:	f003 0302 	and.w	r3, r3, #2
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d1ea      	bne.n	8009bd2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f003 0304 	and.w	r3, r3, #4
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	f000 8097 	beq.w	8009d38 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009c0e:	4b83      	ldr	r3, [pc, #524]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d10f      	bne.n	8009c3a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	60bb      	str	r3, [r7, #8]
 8009c1e:	4b7f      	ldr	r3, [pc, #508]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c22:	4a7e      	ldr	r2, [pc, #504]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009c24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c28:	6413      	str	r3, [r2, #64]	; 0x40
 8009c2a:	4b7c      	ldr	r3, [pc, #496]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c32:	60bb      	str	r3, [r7, #8]
 8009c34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009c36:	2301      	movs	r3, #1
 8009c38:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c3a:	4b79      	ldr	r3, [pc, #484]	; (8009e20 <HAL_RCC_OscConfig+0x4b0>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d118      	bne.n	8009c78 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009c46:	4b76      	ldr	r3, [pc, #472]	; (8009e20 <HAL_RCC_OscConfig+0x4b0>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4a75      	ldr	r2, [pc, #468]	; (8009e20 <HAL_RCC_OscConfig+0x4b0>)
 8009c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009c52:	f7fe ff8d 	bl	8008b70 <HAL_GetTick>
 8009c56:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c58:	e008      	b.n	8009c6c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c5a:	f7fe ff89 	bl	8008b70 <HAL_GetTick>
 8009c5e:	4602      	mov	r2, r0
 8009c60:	693b      	ldr	r3, [r7, #16]
 8009c62:	1ad3      	subs	r3, r2, r3
 8009c64:	2b02      	cmp	r3, #2
 8009c66:	d901      	bls.n	8009c6c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8009c68:	2303      	movs	r3, #3
 8009c6a:	e118      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c6c:	4b6c      	ldr	r3, [pc, #432]	; (8009e20 <HAL_RCC_OscConfig+0x4b0>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d0f0      	beq.n	8009c5a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	689b      	ldr	r3, [r3, #8]
 8009c7c:	2b01      	cmp	r3, #1
 8009c7e:	d106      	bne.n	8009c8e <HAL_RCC_OscConfig+0x31e>
 8009c80:	4b66      	ldr	r3, [pc, #408]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c84:	4a65      	ldr	r2, [pc, #404]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009c86:	f043 0301 	orr.w	r3, r3, #1
 8009c8a:	6713      	str	r3, [r2, #112]	; 0x70
 8009c8c:	e01c      	b.n	8009cc8 <HAL_RCC_OscConfig+0x358>
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	2b05      	cmp	r3, #5
 8009c94:	d10c      	bne.n	8009cb0 <HAL_RCC_OscConfig+0x340>
 8009c96:	4b61      	ldr	r3, [pc, #388]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c9a:	4a60      	ldr	r2, [pc, #384]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009c9c:	f043 0304 	orr.w	r3, r3, #4
 8009ca0:	6713      	str	r3, [r2, #112]	; 0x70
 8009ca2:	4b5e      	ldr	r3, [pc, #376]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009ca4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ca6:	4a5d      	ldr	r2, [pc, #372]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009ca8:	f043 0301 	orr.w	r3, r3, #1
 8009cac:	6713      	str	r3, [r2, #112]	; 0x70
 8009cae:	e00b      	b.n	8009cc8 <HAL_RCC_OscConfig+0x358>
 8009cb0:	4b5a      	ldr	r3, [pc, #360]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cb4:	4a59      	ldr	r2, [pc, #356]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009cb6:	f023 0301 	bic.w	r3, r3, #1
 8009cba:	6713      	str	r3, [r2, #112]	; 0x70
 8009cbc:	4b57      	ldr	r3, [pc, #348]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cc0:	4a56      	ldr	r2, [pc, #344]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009cc2:	f023 0304 	bic.w	r3, r3, #4
 8009cc6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	689b      	ldr	r3, [r3, #8]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d015      	beq.n	8009cfc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cd0:	f7fe ff4e 	bl	8008b70 <HAL_GetTick>
 8009cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009cd6:	e00a      	b.n	8009cee <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009cd8:	f7fe ff4a 	bl	8008b70 <HAL_GetTick>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	1ad3      	subs	r3, r2, r3
 8009ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d901      	bls.n	8009cee <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8009cea:	2303      	movs	r3, #3
 8009cec:	e0d7      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009cee:	4b4b      	ldr	r3, [pc, #300]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cf2:	f003 0302 	and.w	r3, r3, #2
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d0ee      	beq.n	8009cd8 <HAL_RCC_OscConfig+0x368>
 8009cfa:	e014      	b.n	8009d26 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cfc:	f7fe ff38 	bl	8008b70 <HAL_GetTick>
 8009d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009d02:	e00a      	b.n	8009d1a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009d04:	f7fe ff34 	bl	8008b70 <HAL_GetTick>
 8009d08:	4602      	mov	r2, r0
 8009d0a:	693b      	ldr	r3, [r7, #16]
 8009d0c:	1ad3      	subs	r3, r2, r3
 8009d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d901      	bls.n	8009d1a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8009d16:	2303      	movs	r3, #3
 8009d18:	e0c1      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009d1a:	4b40      	ldr	r3, [pc, #256]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d1e:	f003 0302 	and.w	r3, r3, #2
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d1ee      	bne.n	8009d04 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009d26:	7dfb      	ldrb	r3, [r7, #23]
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d105      	bne.n	8009d38 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009d2c:	4b3b      	ldr	r3, [pc, #236]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d30:	4a3a      	ldr	r2, [pc, #232]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009d32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d36:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	699b      	ldr	r3, [r3, #24]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	f000 80ad 	beq.w	8009e9c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009d42:	4b36      	ldr	r3, [pc, #216]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009d44:	689b      	ldr	r3, [r3, #8]
 8009d46:	f003 030c 	and.w	r3, r3, #12
 8009d4a:	2b08      	cmp	r3, #8
 8009d4c:	d060      	beq.n	8009e10 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	699b      	ldr	r3, [r3, #24]
 8009d52:	2b02      	cmp	r3, #2
 8009d54:	d145      	bne.n	8009de2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d56:	4b33      	ldr	r3, [pc, #204]	; (8009e24 <HAL_RCC_OscConfig+0x4b4>)
 8009d58:	2200      	movs	r2, #0
 8009d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d5c:	f7fe ff08 	bl	8008b70 <HAL_GetTick>
 8009d60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d62:	e008      	b.n	8009d76 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d64:	f7fe ff04 	bl	8008b70 <HAL_GetTick>
 8009d68:	4602      	mov	r2, r0
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	1ad3      	subs	r3, r2, r3
 8009d6e:	2b02      	cmp	r3, #2
 8009d70:	d901      	bls.n	8009d76 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8009d72:	2303      	movs	r3, #3
 8009d74:	e093      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d76:	4b29      	ldr	r3, [pc, #164]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d1f0      	bne.n	8009d64 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	69da      	ldr	r2, [r3, #28]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6a1b      	ldr	r3, [r3, #32]
 8009d8a:	431a      	orrs	r2, r3
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d90:	019b      	lsls	r3, r3, #6
 8009d92:	431a      	orrs	r2, r3
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d98:	085b      	lsrs	r3, r3, #1
 8009d9a:	3b01      	subs	r3, #1
 8009d9c:	041b      	lsls	r3, r3, #16
 8009d9e:	431a      	orrs	r2, r3
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009da4:	061b      	lsls	r3, r3, #24
 8009da6:	431a      	orrs	r2, r3
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dac:	071b      	lsls	r3, r3, #28
 8009dae:	491b      	ldr	r1, [pc, #108]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009db0:	4313      	orrs	r3, r2
 8009db2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009db4:	4b1b      	ldr	r3, [pc, #108]	; (8009e24 <HAL_RCC_OscConfig+0x4b4>)
 8009db6:	2201      	movs	r2, #1
 8009db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dba:	f7fe fed9 	bl	8008b70 <HAL_GetTick>
 8009dbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009dc0:	e008      	b.n	8009dd4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009dc2:	f7fe fed5 	bl	8008b70 <HAL_GetTick>
 8009dc6:	4602      	mov	r2, r0
 8009dc8:	693b      	ldr	r3, [r7, #16]
 8009dca:	1ad3      	subs	r3, r2, r3
 8009dcc:	2b02      	cmp	r3, #2
 8009dce:	d901      	bls.n	8009dd4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8009dd0:	2303      	movs	r3, #3
 8009dd2:	e064      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009dd4:	4b11      	ldr	r3, [pc, #68]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d0f0      	beq.n	8009dc2 <HAL_RCC_OscConfig+0x452>
 8009de0:	e05c      	b.n	8009e9c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009de2:	4b10      	ldr	r3, [pc, #64]	; (8009e24 <HAL_RCC_OscConfig+0x4b4>)
 8009de4:	2200      	movs	r2, #0
 8009de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009de8:	f7fe fec2 	bl	8008b70 <HAL_GetTick>
 8009dec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009dee:	e008      	b.n	8009e02 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009df0:	f7fe febe 	bl	8008b70 <HAL_GetTick>
 8009df4:	4602      	mov	r2, r0
 8009df6:	693b      	ldr	r3, [r7, #16]
 8009df8:	1ad3      	subs	r3, r2, r3
 8009dfa:	2b02      	cmp	r3, #2
 8009dfc:	d901      	bls.n	8009e02 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8009dfe:	2303      	movs	r3, #3
 8009e00:	e04d      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e02:	4b06      	ldr	r3, [pc, #24]	; (8009e1c <HAL_RCC_OscConfig+0x4ac>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d1f0      	bne.n	8009df0 <HAL_RCC_OscConfig+0x480>
 8009e0e:	e045      	b.n	8009e9c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	699b      	ldr	r3, [r3, #24]
 8009e14:	2b01      	cmp	r3, #1
 8009e16:	d107      	bne.n	8009e28 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8009e18:	2301      	movs	r3, #1
 8009e1a:	e040      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
 8009e1c:	40023800 	.word	0x40023800
 8009e20:	40007000 	.word	0x40007000
 8009e24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009e28:	4b1f      	ldr	r3, [pc, #124]	; (8009ea8 <HAL_RCC_OscConfig+0x538>)
 8009e2a:	685b      	ldr	r3, [r3, #4]
 8009e2c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	699b      	ldr	r3, [r3, #24]
 8009e32:	2b01      	cmp	r3, #1
 8009e34:	d030      	beq.n	8009e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009e40:	429a      	cmp	r2, r3
 8009e42:	d129      	bne.n	8009e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e4e:	429a      	cmp	r2, r3
 8009e50:	d122      	bne.n	8009e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009e52:	68fa      	ldr	r2, [r7, #12]
 8009e54:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009e58:	4013      	ands	r3, r2
 8009e5a:	687a      	ldr	r2, [r7, #4]
 8009e5c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009e5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d119      	bne.n	8009e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e6e:	085b      	lsrs	r3, r3, #1
 8009e70:	3b01      	subs	r3, #1
 8009e72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d10f      	bne.n	8009e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d107      	bne.n	8009e98 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e92:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009e94:	429a      	cmp	r2, r3
 8009e96:	d001      	beq.n	8009e9c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e000      	b.n	8009e9e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8009e9c:	2300      	movs	r3, #0
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3718      	adds	r7, #24
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}
 8009ea6:	bf00      	nop
 8009ea8:	40023800 	.word	0x40023800

08009eac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b082      	sub	sp, #8
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d101      	bne.n	8009ebe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009eba:	2301      	movs	r3, #1
 8009ebc:	e042      	b.n	8009f44 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ec4:	b2db      	uxtb	r3, r3
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d106      	bne.n	8009ed8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009ed2:	6878      	ldr	r0, [r7, #4]
 8009ed4:	f7fe fd0e 	bl	80088f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2224      	movs	r2, #36	; 0x24
 8009edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	68da      	ldr	r2, [r3, #12]
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009eee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f000 fdbd 	bl	800aa70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	691a      	ldr	r2, [r3, #16]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009f04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	695a      	ldr	r2, [r3, #20]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009f14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	68da      	ldr	r2, [r3, #12]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009f24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2200      	movs	r2, #0
 8009f2a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2220      	movs	r2, #32
 8009f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2220      	movs	r2, #32
 8009f38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009f42:	2300      	movs	r3, #0
}
 8009f44:	4618      	mov	r0, r3
 8009f46:	3708      	adds	r7, #8
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	bd80      	pop	{r7, pc}

08009f4c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b08a      	sub	sp, #40	; 0x28
 8009f50:	af02      	add	r7, sp, #8
 8009f52:	60f8      	str	r0, [r7, #12]
 8009f54:	60b9      	str	r1, [r7, #8]
 8009f56:	603b      	str	r3, [r7, #0]
 8009f58:	4613      	mov	r3, r2
 8009f5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f66:	b2db      	uxtb	r3, r3
 8009f68:	2b20      	cmp	r3, #32
 8009f6a:	d175      	bne.n	800a058 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d002      	beq.n	8009f78 <HAL_UART_Transmit+0x2c>
 8009f72:	88fb      	ldrh	r3, [r7, #6]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d101      	bne.n	8009f7c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009f78:	2301      	movs	r3, #1
 8009f7a:	e06e      	b.n	800a05a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2221      	movs	r2, #33	; 0x21
 8009f86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009f8a:	f7fe fdf1 	bl	8008b70 <HAL_GetTick>
 8009f8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	88fa      	ldrh	r2, [r7, #6]
 8009f94:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	88fa      	ldrh	r2, [r7, #6]
 8009f9a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	689b      	ldr	r3, [r3, #8]
 8009fa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fa4:	d108      	bne.n	8009fb8 <HAL_UART_Transmit+0x6c>
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	691b      	ldr	r3, [r3, #16]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d104      	bne.n	8009fb8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009fae:	2300      	movs	r3, #0
 8009fb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	61bb      	str	r3, [r7, #24]
 8009fb6:	e003      	b.n	8009fc0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009fc0:	e02e      	b.n	800a020 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	9300      	str	r3, [sp, #0]
 8009fc6:	697b      	ldr	r3, [r7, #20]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	2180      	movs	r1, #128	; 0x80
 8009fcc:	68f8      	ldr	r0, [r7, #12]
 8009fce:	f000 fb1f 	bl	800a610 <UART_WaitOnFlagUntilTimeout>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d005      	beq.n	8009fe4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2220      	movs	r2, #32
 8009fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8009fe0:	2303      	movs	r3, #3
 8009fe2:	e03a      	b.n	800a05a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009fe4:	69fb      	ldr	r3, [r7, #28]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d10b      	bne.n	800a002 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009fea:	69bb      	ldr	r3, [r7, #24]
 8009fec:	881b      	ldrh	r3, [r3, #0]
 8009fee:	461a      	mov	r2, r3
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ff8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009ffa:	69bb      	ldr	r3, [r7, #24]
 8009ffc:	3302      	adds	r3, #2
 8009ffe:	61bb      	str	r3, [r7, #24]
 800a000:	e007      	b.n	800a012 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a002:	69fb      	ldr	r3, [r7, #28]
 800a004:	781a      	ldrb	r2, [r3, #0]
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	3301      	adds	r3, #1
 800a010:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a016:	b29b      	uxth	r3, r3
 800a018:	3b01      	subs	r3, #1
 800a01a:	b29a      	uxth	r2, r3
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a024:	b29b      	uxth	r3, r3
 800a026:	2b00      	cmp	r3, #0
 800a028:	d1cb      	bne.n	8009fc2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	9300      	str	r3, [sp, #0]
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	2200      	movs	r2, #0
 800a032:	2140      	movs	r1, #64	; 0x40
 800a034:	68f8      	ldr	r0, [r7, #12]
 800a036:	f000 faeb 	bl	800a610 <UART_WaitOnFlagUntilTimeout>
 800a03a:	4603      	mov	r3, r0
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d005      	beq.n	800a04c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	2220      	movs	r2, #32
 800a044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800a048:	2303      	movs	r3, #3
 800a04a:	e006      	b.n	800a05a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	2220      	movs	r2, #32
 800a050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800a054:	2300      	movs	r3, #0
 800a056:	e000      	b.n	800a05a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800a058:	2302      	movs	r3, #2
  }
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3720      	adds	r7, #32
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}

0800a062 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a062:	b580      	push	{r7, lr}
 800a064:	b084      	sub	sp, #16
 800a066:	af00      	add	r7, sp, #0
 800a068:	60f8      	str	r0, [r7, #12]
 800a06a:	60b9      	str	r1, [r7, #8]
 800a06c:	4613      	mov	r3, r2
 800a06e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a076:	b2db      	uxtb	r3, r3
 800a078:	2b20      	cmp	r3, #32
 800a07a:	d112      	bne.n	800a0a2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d002      	beq.n	800a088 <HAL_UART_Receive_IT+0x26>
 800a082:	88fb      	ldrh	r3, [r7, #6]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d101      	bne.n	800a08c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a088:	2301      	movs	r3, #1
 800a08a:	e00b      	b.n	800a0a4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	2200      	movs	r2, #0
 800a090:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a092:	88fb      	ldrh	r3, [r7, #6]
 800a094:	461a      	mov	r2, r3
 800a096:	68b9      	ldr	r1, [r7, #8]
 800a098:	68f8      	ldr	r0, [r7, #12]
 800a09a:	f000 fb12 	bl	800a6c2 <UART_Start_Receive_IT>
 800a09e:	4603      	mov	r3, r0
 800a0a0:	e000      	b.n	800a0a4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800a0a2:	2302      	movs	r3, #2
  }
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3710      	adds	r7, #16
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}

0800a0ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b0ba      	sub	sp, #232	; 0xe8
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	68db      	ldr	r3, [r3, #12]
 800a0c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	695b      	ldr	r3, [r3, #20]
 800a0ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a0d8:	2300      	movs	r3, #0
 800a0da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a0de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0e2:	f003 030f 	and.w	r3, r3, #15
 800a0e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a0ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d10f      	bne.n	800a112 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a0f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0f6:	f003 0320 	and.w	r3, r3, #32
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d009      	beq.n	800a112 <HAL_UART_IRQHandler+0x66>
 800a0fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a102:	f003 0320 	and.w	r3, r3, #32
 800a106:	2b00      	cmp	r3, #0
 800a108:	d003      	beq.n	800a112 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f000 fbf2 	bl	800a8f4 <UART_Receive_IT>
      return;
 800a110:	e25b      	b.n	800a5ca <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a112:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a116:	2b00      	cmp	r3, #0
 800a118:	f000 80de 	beq.w	800a2d8 <HAL_UART_IRQHandler+0x22c>
 800a11c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a120:	f003 0301 	and.w	r3, r3, #1
 800a124:	2b00      	cmp	r3, #0
 800a126:	d106      	bne.n	800a136 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a128:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a12c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a130:	2b00      	cmp	r3, #0
 800a132:	f000 80d1 	beq.w	800a2d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a13a:	f003 0301 	and.w	r3, r3, #1
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d00b      	beq.n	800a15a <HAL_UART_IRQHandler+0xae>
 800a142:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a146:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d005      	beq.n	800a15a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a152:	f043 0201 	orr.w	r2, r3, #1
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a15a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a15e:	f003 0304 	and.w	r3, r3, #4
 800a162:	2b00      	cmp	r3, #0
 800a164:	d00b      	beq.n	800a17e <HAL_UART_IRQHandler+0xd2>
 800a166:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a16a:	f003 0301 	and.w	r3, r3, #1
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d005      	beq.n	800a17e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a176:	f043 0202 	orr.w	r2, r3, #2
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a17e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a182:	f003 0302 	and.w	r3, r3, #2
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00b      	beq.n	800a1a2 <HAL_UART_IRQHandler+0xf6>
 800a18a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a18e:	f003 0301 	and.w	r3, r3, #1
 800a192:	2b00      	cmp	r3, #0
 800a194:	d005      	beq.n	800a1a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a19a:	f043 0204 	orr.w	r2, r3, #4
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a1a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1a6:	f003 0308 	and.w	r3, r3, #8
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d011      	beq.n	800a1d2 <HAL_UART_IRQHandler+0x126>
 800a1ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a1b2:	f003 0320 	and.w	r3, r3, #32
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d105      	bne.n	800a1c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a1ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a1be:	f003 0301 	and.w	r3, r3, #1
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d005      	beq.n	800a1d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1ca:	f043 0208 	orr.w	r2, r3, #8
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	f000 81f2 	beq.w	800a5c0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a1dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1e0:	f003 0320 	and.w	r3, r3, #32
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d008      	beq.n	800a1fa <HAL_UART_IRQHandler+0x14e>
 800a1e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a1ec:	f003 0320 	and.w	r3, r3, #32
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d002      	beq.n	800a1fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f000 fb7d 	bl	800a8f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	695b      	ldr	r3, [r3, #20]
 800a200:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a204:	2b40      	cmp	r3, #64	; 0x40
 800a206:	bf0c      	ite	eq
 800a208:	2301      	moveq	r3, #1
 800a20a:	2300      	movne	r3, #0
 800a20c:	b2db      	uxtb	r3, r3
 800a20e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a216:	f003 0308 	and.w	r3, r3, #8
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d103      	bne.n	800a226 <HAL_UART_IRQHandler+0x17a>
 800a21e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a222:	2b00      	cmp	r3, #0
 800a224:	d04f      	beq.n	800a2c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 fa85 	bl	800a736 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	695b      	ldr	r3, [r3, #20]
 800a232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a236:	2b40      	cmp	r3, #64	; 0x40
 800a238:	d141      	bne.n	800a2be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	3314      	adds	r3, #20
 800a240:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a244:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a248:	e853 3f00 	ldrex	r3, [r3]
 800a24c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a250:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a254:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a258:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	3314      	adds	r3, #20
 800a262:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a266:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a26a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a26e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a272:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a276:	e841 2300 	strex	r3, r2, [r1]
 800a27a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a27e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a282:	2b00      	cmp	r3, #0
 800a284:	d1d9      	bne.n	800a23a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d013      	beq.n	800a2b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a292:	4a7e      	ldr	r2, [pc, #504]	; (800a48c <HAL_UART_IRQHandler+0x3e0>)
 800a294:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a29a:	4618      	mov	r0, r3
 800a29c:	f7fe fe33 	bl	8008f06 <HAL_DMA_Abort_IT>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d016      	beq.n	800a2d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a2b0:	4610      	mov	r0, r2
 800a2b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2b4:	e00e      	b.n	800a2d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a2b6:	6878      	ldr	r0, [r7, #4]
 800a2b8:	f000 f994 	bl	800a5e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2bc:	e00a      	b.n	800a2d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f000 f990 	bl	800a5e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2c4:	e006      	b.n	800a2d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f000 f98c 	bl	800a5e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2200      	movs	r2, #0
 800a2d0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800a2d2:	e175      	b.n	800a5c0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2d4:	bf00      	nop
    return;
 800a2d6:	e173      	b.n	800a5c0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	f040 814f 	bne.w	800a580 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a2e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2e6:	f003 0310 	and.w	r3, r3, #16
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	f000 8148 	beq.w	800a580 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a2f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a2f4:	f003 0310 	and.w	r3, r3, #16
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	f000 8141 	beq.w	800a580 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a2fe:	2300      	movs	r3, #0
 800a300:	60bb      	str	r3, [r7, #8]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	60bb      	str	r3, [r7, #8]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	60bb      	str	r3, [r7, #8]
 800a312:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	695b      	ldr	r3, [r3, #20]
 800a31a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a31e:	2b40      	cmp	r3, #64	; 0x40
 800a320:	f040 80b6 	bne.w	800a490 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	685b      	ldr	r3, [r3, #4]
 800a32c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a330:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a334:	2b00      	cmp	r3, #0
 800a336:	f000 8145 	beq.w	800a5c4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a33e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a342:	429a      	cmp	r2, r3
 800a344:	f080 813e 	bcs.w	800a5c4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a34e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a354:	69db      	ldr	r3, [r3, #28]
 800a356:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a35a:	f000 8088 	beq.w	800a46e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	330c      	adds	r3, #12
 800a364:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a368:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a36c:	e853 3f00 	ldrex	r3, [r3]
 800a370:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a374:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a378:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a37c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	330c      	adds	r3, #12
 800a386:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a38a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a38e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a392:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a396:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a39a:	e841 2300 	strex	r3, r2, [r1]
 800a39e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a3a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d1d9      	bne.n	800a35e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	3314      	adds	r3, #20
 800a3b0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a3b4:	e853 3f00 	ldrex	r3, [r3]
 800a3b8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a3ba:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a3bc:	f023 0301 	bic.w	r3, r3, #1
 800a3c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	3314      	adds	r3, #20
 800a3ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a3ce:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a3d2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a3d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a3da:	e841 2300 	strex	r3, r2, [r1]
 800a3de:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a3e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d1e1      	bne.n	800a3aa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3314      	adds	r3, #20
 800a3ec:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a3f0:	e853 3f00 	ldrex	r3, [r3]
 800a3f4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a3f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a3f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a3fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	3314      	adds	r3, #20
 800a406:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a40a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a40c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a40e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a410:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a412:	e841 2300 	strex	r3, r2, [r1]
 800a416:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a418:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d1e3      	bne.n	800a3e6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2220      	movs	r2, #32
 800a422:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2200      	movs	r2, #0
 800a42a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	330c      	adds	r3, #12
 800a432:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a434:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a436:	e853 3f00 	ldrex	r3, [r3]
 800a43a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a43c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a43e:	f023 0310 	bic.w	r3, r3, #16
 800a442:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	330c      	adds	r3, #12
 800a44c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a450:	65ba      	str	r2, [r7, #88]	; 0x58
 800a452:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a454:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a456:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a458:	e841 2300 	strex	r3, r2, [r1]
 800a45c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a45e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a460:	2b00      	cmp	r3, #0
 800a462:	d1e3      	bne.n	800a42c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a468:	4618      	mov	r0, r3
 800a46a:	f7fe fcdc 	bl	8008e26 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2202      	movs	r2, #2
 800a472:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a47c:	b29b      	uxth	r3, r3
 800a47e:	1ad3      	subs	r3, r2, r3
 800a480:	b29b      	uxth	r3, r3
 800a482:	4619      	mov	r1, r3
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f000 f8b7 	bl	800a5f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a48a:	e09b      	b.n	800a5c4 <HAL_UART_IRQHandler+0x518>
 800a48c:	0800a7fd 	.word	0x0800a7fd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a498:	b29b      	uxth	r3, r3
 800a49a:	1ad3      	subs	r3, r2, r3
 800a49c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4a4:	b29b      	uxth	r3, r3
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	f000 808e 	beq.w	800a5c8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a4ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	f000 8089 	beq.w	800a5c8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	330c      	adds	r3, #12
 800a4bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4c0:	e853 3f00 	ldrex	r3, [r3]
 800a4c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a4c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a4cc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	330c      	adds	r3, #12
 800a4d6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a4da:	647a      	str	r2, [r7, #68]	; 0x44
 800a4dc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4de:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a4e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a4e2:	e841 2300 	strex	r3, r2, [r1]
 800a4e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a4e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d1e3      	bne.n	800a4b6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	3314      	adds	r3, #20
 800a4f4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f8:	e853 3f00 	ldrex	r3, [r3]
 800a4fc:	623b      	str	r3, [r7, #32]
   return(result);
 800a4fe:	6a3b      	ldr	r3, [r7, #32]
 800a500:	f023 0301 	bic.w	r3, r3, #1
 800a504:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	3314      	adds	r3, #20
 800a50e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a512:	633a      	str	r2, [r7, #48]	; 0x30
 800a514:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a516:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a51a:	e841 2300 	strex	r3, r2, [r1]
 800a51e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a522:	2b00      	cmp	r3, #0
 800a524:	d1e3      	bne.n	800a4ee <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2220      	movs	r2, #32
 800a52a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2200      	movs	r2, #0
 800a532:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	330c      	adds	r3, #12
 800a53a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	e853 3f00 	ldrex	r3, [r3]
 800a542:	60fb      	str	r3, [r7, #12]
   return(result);
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	f023 0310 	bic.w	r3, r3, #16
 800a54a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	330c      	adds	r3, #12
 800a554:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a558:	61fa      	str	r2, [r7, #28]
 800a55a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a55c:	69b9      	ldr	r1, [r7, #24]
 800a55e:	69fa      	ldr	r2, [r7, #28]
 800a560:	e841 2300 	strex	r3, r2, [r1]
 800a564:	617b      	str	r3, [r7, #20]
   return(result);
 800a566:	697b      	ldr	r3, [r7, #20]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d1e3      	bne.n	800a534 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2202      	movs	r2, #2
 800a570:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a572:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a576:	4619      	mov	r1, r3
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f000 f83d 	bl	800a5f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a57e:	e023      	b.n	800a5c8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a580:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d009      	beq.n	800a5a0 <HAL_UART_IRQHandler+0x4f4>
 800a58c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a594:	2b00      	cmp	r3, #0
 800a596:	d003      	beq.n	800a5a0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f000 f943 	bl	800a824 <UART_Transmit_IT>
    return;
 800a59e:	e014      	b.n	800a5ca <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a5a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d00e      	beq.n	800a5ca <HAL_UART_IRQHandler+0x51e>
 800a5ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d008      	beq.n	800a5ca <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f000 f983 	bl	800a8c4 <UART_EndTransmit_IT>
    return;
 800a5be:	e004      	b.n	800a5ca <HAL_UART_IRQHandler+0x51e>
    return;
 800a5c0:	bf00      	nop
 800a5c2:	e002      	b.n	800a5ca <HAL_UART_IRQHandler+0x51e>
      return;
 800a5c4:	bf00      	nop
 800a5c6:	e000      	b.n	800a5ca <HAL_UART_IRQHandler+0x51e>
      return;
 800a5c8:	bf00      	nop
  }
}
 800a5ca:	37e8      	adds	r7, #232	; 0xe8
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}

0800a5d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b083      	sub	sp, #12
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a5d8:	bf00      	nop
 800a5da:	370c      	adds	r7, #12
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e2:	4770      	bx	lr

0800a5e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b083      	sub	sp, #12
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a5ec:	bf00      	nop
 800a5ee:	370c      	adds	r7, #12
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f6:	4770      	bx	lr

0800a5f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b083      	sub	sp, #12
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	460b      	mov	r3, r1
 800a602:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a604:	bf00      	nop
 800a606:	370c      	adds	r7, #12
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr

0800a610 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b086      	sub	sp, #24
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	60b9      	str	r1, [r7, #8]
 800a61a:	603b      	str	r3, [r7, #0]
 800a61c:	4613      	mov	r3, r2
 800a61e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a620:	e03b      	b.n	800a69a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a622:	6a3b      	ldr	r3, [r7, #32]
 800a624:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a628:	d037      	beq.n	800a69a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a62a:	f7fe faa1 	bl	8008b70 <HAL_GetTick>
 800a62e:	4602      	mov	r2, r0
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	1ad3      	subs	r3, r2, r3
 800a634:	6a3a      	ldr	r2, [r7, #32]
 800a636:	429a      	cmp	r2, r3
 800a638:	d302      	bcc.n	800a640 <UART_WaitOnFlagUntilTimeout+0x30>
 800a63a:	6a3b      	ldr	r3, [r7, #32]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d101      	bne.n	800a644 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a640:	2303      	movs	r3, #3
 800a642:	e03a      	b.n	800a6ba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	68db      	ldr	r3, [r3, #12]
 800a64a:	f003 0304 	and.w	r3, r3, #4
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d023      	beq.n	800a69a <UART_WaitOnFlagUntilTimeout+0x8a>
 800a652:	68bb      	ldr	r3, [r7, #8]
 800a654:	2b80      	cmp	r3, #128	; 0x80
 800a656:	d020      	beq.n	800a69a <UART_WaitOnFlagUntilTimeout+0x8a>
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	2b40      	cmp	r3, #64	; 0x40
 800a65c:	d01d      	beq.n	800a69a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f003 0308 	and.w	r3, r3, #8
 800a668:	2b08      	cmp	r3, #8
 800a66a:	d116      	bne.n	800a69a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a66c:	2300      	movs	r3, #0
 800a66e:	617b      	str	r3, [r7, #20]
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	617b      	str	r3, [r7, #20]
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	685b      	ldr	r3, [r3, #4]
 800a67e:	617b      	str	r3, [r7, #20]
 800a680:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a682:	68f8      	ldr	r0, [r7, #12]
 800a684:	f000 f857 	bl	800a736 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	2208      	movs	r2, #8
 800a68c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	2200      	movs	r2, #0
 800a692:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800a696:	2301      	movs	r3, #1
 800a698:	e00f      	b.n	800a6ba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	681a      	ldr	r2, [r3, #0]
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	4013      	ands	r3, r2
 800a6a4:	68ba      	ldr	r2, [r7, #8]
 800a6a6:	429a      	cmp	r2, r3
 800a6a8:	bf0c      	ite	eq
 800a6aa:	2301      	moveq	r3, #1
 800a6ac:	2300      	movne	r3, #0
 800a6ae:	b2db      	uxtb	r3, r3
 800a6b0:	461a      	mov	r2, r3
 800a6b2:	79fb      	ldrb	r3, [r7, #7]
 800a6b4:	429a      	cmp	r2, r3
 800a6b6:	d0b4      	beq.n	800a622 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a6b8:	2300      	movs	r3, #0
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3718      	adds	r7, #24
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}

0800a6c2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a6c2:	b480      	push	{r7}
 800a6c4:	b085      	sub	sp, #20
 800a6c6:	af00      	add	r7, sp, #0
 800a6c8:	60f8      	str	r0, [r7, #12]
 800a6ca:	60b9      	str	r1, [r7, #8]
 800a6cc:	4613      	mov	r3, r2
 800a6ce:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	68ba      	ldr	r2, [r7, #8]
 800a6d4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	88fa      	ldrh	r2, [r7, #6]
 800a6da:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	88fa      	ldrh	r2, [r7, #6]
 800a6e0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	2222      	movs	r2, #34	; 0x22
 800a6ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	691b      	ldr	r3, [r3, #16]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d007      	beq.n	800a708 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	68da      	ldr	r2, [r3, #12]
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a706:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	695a      	ldr	r2, [r3, #20]
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f042 0201 	orr.w	r2, r2, #1
 800a716:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	68da      	ldr	r2, [r3, #12]
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f042 0220 	orr.w	r2, r2, #32
 800a726:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a728:	2300      	movs	r3, #0
}
 800a72a:	4618      	mov	r0, r3
 800a72c:	3714      	adds	r7, #20
 800a72e:	46bd      	mov	sp, r7
 800a730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a734:	4770      	bx	lr

0800a736 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a736:	b480      	push	{r7}
 800a738:	b095      	sub	sp, #84	; 0x54
 800a73a:	af00      	add	r7, sp, #0
 800a73c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	330c      	adds	r3, #12
 800a744:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a748:	e853 3f00 	ldrex	r3, [r3]
 800a74c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a74e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a750:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a754:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	330c      	adds	r3, #12
 800a75c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a75e:	643a      	str	r2, [r7, #64]	; 0x40
 800a760:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a762:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a764:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a766:	e841 2300 	strex	r3, r2, [r1]
 800a76a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a76c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d1e5      	bne.n	800a73e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	3314      	adds	r3, #20
 800a778:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a77a:	6a3b      	ldr	r3, [r7, #32]
 800a77c:	e853 3f00 	ldrex	r3, [r3]
 800a780:	61fb      	str	r3, [r7, #28]
   return(result);
 800a782:	69fb      	ldr	r3, [r7, #28]
 800a784:	f023 0301 	bic.w	r3, r3, #1
 800a788:	64bb      	str	r3, [r7, #72]	; 0x48
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	3314      	adds	r3, #20
 800a790:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a792:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a794:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a796:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a798:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a79a:	e841 2300 	strex	r3, r2, [r1]
 800a79e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a7a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d1e5      	bne.n	800a772 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7aa:	2b01      	cmp	r3, #1
 800a7ac:	d119      	bne.n	800a7e2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	330c      	adds	r3, #12
 800a7b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	e853 3f00 	ldrex	r3, [r3]
 800a7bc:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	f023 0310 	bic.w	r3, r3, #16
 800a7c4:	647b      	str	r3, [r7, #68]	; 0x44
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	330c      	adds	r3, #12
 800a7cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a7ce:	61ba      	str	r2, [r7, #24]
 800a7d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7d2:	6979      	ldr	r1, [r7, #20]
 800a7d4:	69ba      	ldr	r2, [r7, #24]
 800a7d6:	e841 2300 	strex	r3, r2, [r1]
 800a7da:	613b      	str	r3, [r7, #16]
   return(result);
 800a7dc:	693b      	ldr	r3, [r7, #16]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d1e5      	bne.n	800a7ae <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2220      	movs	r2, #32
 800a7e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a7f0:	bf00      	nop
 800a7f2:	3754      	adds	r7, #84	; 0x54
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr

0800a7fc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b084      	sub	sp, #16
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a808:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	2200      	movs	r2, #0
 800a80e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	2200      	movs	r2, #0
 800a814:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a816:	68f8      	ldr	r0, [r7, #12]
 800a818:	f7ff fee4 	bl	800a5e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a81c:	bf00      	nop
 800a81e:	3710      	adds	r7, #16
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}

0800a824 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a824:	b480      	push	{r7}
 800a826:	b085      	sub	sp, #20
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a832:	b2db      	uxtb	r3, r3
 800a834:	2b21      	cmp	r3, #33	; 0x21
 800a836:	d13e      	bne.n	800a8b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	689b      	ldr	r3, [r3, #8]
 800a83c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a840:	d114      	bne.n	800a86c <UART_Transmit_IT+0x48>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	691b      	ldr	r3, [r3, #16]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d110      	bne.n	800a86c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	6a1b      	ldr	r3, [r3, #32]
 800a84e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	881b      	ldrh	r3, [r3, #0]
 800a854:	461a      	mov	r2, r3
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a85e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6a1b      	ldr	r3, [r3, #32]
 800a864:	1c9a      	adds	r2, r3, #2
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	621a      	str	r2, [r3, #32]
 800a86a:	e008      	b.n	800a87e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	6a1b      	ldr	r3, [r3, #32]
 800a870:	1c59      	adds	r1, r3, #1
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	6211      	str	r1, [r2, #32]
 800a876:	781a      	ldrb	r2, [r3, #0]
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a882:	b29b      	uxth	r3, r3
 800a884:	3b01      	subs	r3, #1
 800a886:	b29b      	uxth	r3, r3
 800a888:	687a      	ldr	r2, [r7, #4]
 800a88a:	4619      	mov	r1, r3
 800a88c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d10f      	bne.n	800a8b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	68da      	ldr	r2, [r3, #12]
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a8a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	68da      	ldr	r2, [r3, #12]
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a8b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	e000      	b.n	800a8b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a8b6:	2302      	movs	r3, #2
  }
}
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	3714      	adds	r7, #20
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c2:	4770      	bx	lr

0800a8c4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b082      	sub	sp, #8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	68da      	ldr	r2, [r3, #12]
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a8da:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2220      	movs	r2, #32
 800a8e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f7ff fe73 	bl	800a5d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a8ea:	2300      	movs	r3, #0
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3708      	adds	r7, #8
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b08c      	sub	sp, #48	; 0x30
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a902:	b2db      	uxtb	r3, r3
 800a904:	2b22      	cmp	r3, #34	; 0x22
 800a906:	f040 80ae 	bne.w	800aa66 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	689b      	ldr	r3, [r3, #8]
 800a90e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a912:	d117      	bne.n	800a944 <UART_Receive_IT+0x50>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	691b      	ldr	r3, [r3, #16]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d113      	bne.n	800a944 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a91c:	2300      	movs	r3, #0
 800a91e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a924:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	b29b      	uxth	r3, r3
 800a92e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a932:	b29a      	uxth	r2, r3
 800a934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a936:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a93c:	1c9a      	adds	r2, r3, #2
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	629a      	str	r2, [r3, #40]	; 0x28
 800a942:	e026      	b.n	800a992 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a948:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a94a:	2300      	movs	r3, #0
 800a94c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	689b      	ldr	r3, [r3, #8]
 800a952:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a956:	d007      	beq.n	800a968 <UART_Receive_IT+0x74>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	689b      	ldr	r3, [r3, #8]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d10a      	bne.n	800a976 <UART_Receive_IT+0x82>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	691b      	ldr	r3, [r3, #16]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d106      	bne.n	800a976 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	b2da      	uxtb	r2, r3
 800a970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a972:	701a      	strb	r2, [r3, #0]
 800a974:	e008      	b.n	800a988 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	b2db      	uxtb	r3, r3
 800a97e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a982:	b2da      	uxtb	r2, r3
 800a984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a986:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a98c:	1c5a      	adds	r2, r3, #1
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a996:	b29b      	uxth	r3, r3
 800a998:	3b01      	subs	r3, #1
 800a99a:	b29b      	uxth	r3, r3
 800a99c:	687a      	ldr	r2, [r7, #4]
 800a99e:	4619      	mov	r1, r3
 800a9a0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d15d      	bne.n	800aa62 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	68da      	ldr	r2, [r3, #12]
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f022 0220 	bic.w	r2, r2, #32
 800a9b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	68da      	ldr	r2, [r3, #12]
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a9c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	695a      	ldr	r2, [r3, #20]
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f022 0201 	bic.w	r2, r2, #1
 800a9d4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2220      	movs	r2, #32
 800a9da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9e8:	2b01      	cmp	r3, #1
 800a9ea:	d135      	bne.n	800aa58 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	330c      	adds	r3, #12
 800a9f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9fa:	697b      	ldr	r3, [r7, #20]
 800a9fc:	e853 3f00 	ldrex	r3, [r3]
 800aa00:	613b      	str	r3, [r7, #16]
   return(result);
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	f023 0310 	bic.w	r3, r3, #16
 800aa08:	627b      	str	r3, [r7, #36]	; 0x24
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	330c      	adds	r3, #12
 800aa10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aa12:	623a      	str	r2, [r7, #32]
 800aa14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa16:	69f9      	ldr	r1, [r7, #28]
 800aa18:	6a3a      	ldr	r2, [r7, #32]
 800aa1a:	e841 2300 	strex	r3, r2, [r1]
 800aa1e:	61bb      	str	r3, [r7, #24]
   return(result);
 800aa20:	69bb      	ldr	r3, [r7, #24]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d1e5      	bne.n	800a9f2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f003 0310 	and.w	r3, r3, #16
 800aa30:	2b10      	cmp	r3, #16
 800aa32:	d10a      	bne.n	800aa4a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800aa34:	2300      	movs	r3, #0
 800aa36:	60fb      	str	r3, [r7, #12]
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	60fb      	str	r3, [r7, #12]
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	685b      	ldr	r3, [r3, #4]
 800aa46:	60fb      	str	r3, [r7, #12]
 800aa48:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800aa4e:	4619      	mov	r1, r3
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	f7ff fdd1 	bl	800a5f8 <HAL_UARTEx_RxEventCallback>
 800aa56:	e002      	b.n	800aa5e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f7fd fe4d 	bl	80086f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	e002      	b.n	800aa68 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800aa62:	2300      	movs	r3, #0
 800aa64:	e000      	b.n	800aa68 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800aa66:	2302      	movs	r3, #2
  }
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3730      	adds	r7, #48	; 0x30
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aa70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aa74:	b0c0      	sub	sp, #256	; 0x100
 800aa76:	af00      	add	r7, sp, #0
 800aa78:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aa7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	691b      	ldr	r3, [r3, #16]
 800aa84:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800aa88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa8c:	68d9      	ldr	r1, [r3, #12]
 800aa8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	ea40 0301 	orr.w	r3, r0, r1
 800aa98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aa9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa9e:	689a      	ldr	r2, [r3, #8]
 800aaa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aaa4:	691b      	ldr	r3, [r3, #16]
 800aaa6:	431a      	orrs	r2, r3
 800aaa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aaac:	695b      	ldr	r3, [r3, #20]
 800aaae:	431a      	orrs	r2, r3
 800aab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aab4:	69db      	ldr	r3, [r3, #28]
 800aab6:	4313      	orrs	r3, r2
 800aab8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800aabc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	68db      	ldr	r3, [r3, #12]
 800aac4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800aac8:	f021 010c 	bic.w	r1, r1, #12
 800aacc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aad0:	681a      	ldr	r2, [r3, #0]
 800aad2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800aad6:	430b      	orrs	r3, r1
 800aad8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800aada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	695b      	ldr	r3, [r3, #20]
 800aae2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800aae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aaea:	6999      	ldr	r1, [r3, #24]
 800aaec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aaf0:	681a      	ldr	r2, [r3, #0]
 800aaf2:	ea40 0301 	orr.w	r3, r0, r1
 800aaf6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aaf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aafc:	681a      	ldr	r2, [r3, #0]
 800aafe:	4b8f      	ldr	r3, [pc, #572]	; (800ad3c <UART_SetConfig+0x2cc>)
 800ab00:	429a      	cmp	r2, r3
 800ab02:	d005      	beq.n	800ab10 <UART_SetConfig+0xa0>
 800ab04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab08:	681a      	ldr	r2, [r3, #0]
 800ab0a:	4b8d      	ldr	r3, [pc, #564]	; (800ad40 <UART_SetConfig+0x2d0>)
 800ab0c:	429a      	cmp	r2, r3
 800ab0e:	d104      	bne.n	800ab1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ab10:	f7fe fcea 	bl	80094e8 <HAL_RCC_GetPCLK2Freq>
 800ab14:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800ab18:	e003      	b.n	800ab22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ab1a:	f7fe fcd1 	bl	80094c0 <HAL_RCC_GetPCLK1Freq>
 800ab1e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ab22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab26:	69db      	ldr	r3, [r3, #28]
 800ab28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab2c:	f040 810c 	bne.w	800ad48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ab30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ab34:	2200      	movs	r2, #0
 800ab36:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ab3a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ab3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ab42:	4622      	mov	r2, r4
 800ab44:	462b      	mov	r3, r5
 800ab46:	1891      	adds	r1, r2, r2
 800ab48:	65b9      	str	r1, [r7, #88]	; 0x58
 800ab4a:	415b      	adcs	r3, r3
 800ab4c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ab4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ab52:	4621      	mov	r1, r4
 800ab54:	eb12 0801 	adds.w	r8, r2, r1
 800ab58:	4629      	mov	r1, r5
 800ab5a:	eb43 0901 	adc.w	r9, r3, r1
 800ab5e:	f04f 0200 	mov.w	r2, #0
 800ab62:	f04f 0300 	mov.w	r3, #0
 800ab66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ab6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ab6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ab72:	4690      	mov	r8, r2
 800ab74:	4699      	mov	r9, r3
 800ab76:	4623      	mov	r3, r4
 800ab78:	eb18 0303 	adds.w	r3, r8, r3
 800ab7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800ab80:	462b      	mov	r3, r5
 800ab82:	eb49 0303 	adc.w	r3, r9, r3
 800ab86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800ab8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab8e:	685b      	ldr	r3, [r3, #4]
 800ab90:	2200      	movs	r2, #0
 800ab92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ab96:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800ab9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800ab9e:	460b      	mov	r3, r1
 800aba0:	18db      	adds	r3, r3, r3
 800aba2:	653b      	str	r3, [r7, #80]	; 0x50
 800aba4:	4613      	mov	r3, r2
 800aba6:	eb42 0303 	adc.w	r3, r2, r3
 800abaa:	657b      	str	r3, [r7, #84]	; 0x54
 800abac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800abb0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800abb4:	f7fd fb26 	bl	8008204 <__aeabi_uldivmod>
 800abb8:	4602      	mov	r2, r0
 800abba:	460b      	mov	r3, r1
 800abbc:	4b61      	ldr	r3, [pc, #388]	; (800ad44 <UART_SetConfig+0x2d4>)
 800abbe:	fba3 2302 	umull	r2, r3, r3, r2
 800abc2:	095b      	lsrs	r3, r3, #5
 800abc4:	011c      	lsls	r4, r3, #4
 800abc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800abca:	2200      	movs	r2, #0
 800abcc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800abd0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800abd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800abd8:	4642      	mov	r2, r8
 800abda:	464b      	mov	r3, r9
 800abdc:	1891      	adds	r1, r2, r2
 800abde:	64b9      	str	r1, [r7, #72]	; 0x48
 800abe0:	415b      	adcs	r3, r3
 800abe2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800abe4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800abe8:	4641      	mov	r1, r8
 800abea:	eb12 0a01 	adds.w	sl, r2, r1
 800abee:	4649      	mov	r1, r9
 800abf0:	eb43 0b01 	adc.w	fp, r3, r1
 800abf4:	f04f 0200 	mov.w	r2, #0
 800abf8:	f04f 0300 	mov.w	r3, #0
 800abfc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ac00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ac04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ac08:	4692      	mov	sl, r2
 800ac0a:	469b      	mov	fp, r3
 800ac0c:	4643      	mov	r3, r8
 800ac0e:	eb1a 0303 	adds.w	r3, sl, r3
 800ac12:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ac16:	464b      	mov	r3, r9
 800ac18:	eb4b 0303 	adc.w	r3, fp, r3
 800ac1c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ac20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac24:	685b      	ldr	r3, [r3, #4]
 800ac26:	2200      	movs	r2, #0
 800ac28:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ac2c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800ac30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800ac34:	460b      	mov	r3, r1
 800ac36:	18db      	adds	r3, r3, r3
 800ac38:	643b      	str	r3, [r7, #64]	; 0x40
 800ac3a:	4613      	mov	r3, r2
 800ac3c:	eb42 0303 	adc.w	r3, r2, r3
 800ac40:	647b      	str	r3, [r7, #68]	; 0x44
 800ac42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ac46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800ac4a:	f7fd fadb 	bl	8008204 <__aeabi_uldivmod>
 800ac4e:	4602      	mov	r2, r0
 800ac50:	460b      	mov	r3, r1
 800ac52:	4611      	mov	r1, r2
 800ac54:	4b3b      	ldr	r3, [pc, #236]	; (800ad44 <UART_SetConfig+0x2d4>)
 800ac56:	fba3 2301 	umull	r2, r3, r3, r1
 800ac5a:	095b      	lsrs	r3, r3, #5
 800ac5c:	2264      	movs	r2, #100	; 0x64
 800ac5e:	fb02 f303 	mul.w	r3, r2, r3
 800ac62:	1acb      	subs	r3, r1, r3
 800ac64:	00db      	lsls	r3, r3, #3
 800ac66:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800ac6a:	4b36      	ldr	r3, [pc, #216]	; (800ad44 <UART_SetConfig+0x2d4>)
 800ac6c:	fba3 2302 	umull	r2, r3, r3, r2
 800ac70:	095b      	lsrs	r3, r3, #5
 800ac72:	005b      	lsls	r3, r3, #1
 800ac74:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ac78:	441c      	add	r4, r3
 800ac7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ac84:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800ac88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800ac8c:	4642      	mov	r2, r8
 800ac8e:	464b      	mov	r3, r9
 800ac90:	1891      	adds	r1, r2, r2
 800ac92:	63b9      	str	r1, [r7, #56]	; 0x38
 800ac94:	415b      	adcs	r3, r3
 800ac96:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ac9c:	4641      	mov	r1, r8
 800ac9e:	1851      	adds	r1, r2, r1
 800aca0:	6339      	str	r1, [r7, #48]	; 0x30
 800aca2:	4649      	mov	r1, r9
 800aca4:	414b      	adcs	r3, r1
 800aca6:	637b      	str	r3, [r7, #52]	; 0x34
 800aca8:	f04f 0200 	mov.w	r2, #0
 800acac:	f04f 0300 	mov.w	r3, #0
 800acb0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800acb4:	4659      	mov	r1, fp
 800acb6:	00cb      	lsls	r3, r1, #3
 800acb8:	4651      	mov	r1, sl
 800acba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800acbe:	4651      	mov	r1, sl
 800acc0:	00ca      	lsls	r2, r1, #3
 800acc2:	4610      	mov	r0, r2
 800acc4:	4619      	mov	r1, r3
 800acc6:	4603      	mov	r3, r0
 800acc8:	4642      	mov	r2, r8
 800acca:	189b      	adds	r3, r3, r2
 800accc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800acd0:	464b      	mov	r3, r9
 800acd2:	460a      	mov	r2, r1
 800acd4:	eb42 0303 	adc.w	r3, r2, r3
 800acd8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800acdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ace0:	685b      	ldr	r3, [r3, #4]
 800ace2:	2200      	movs	r2, #0
 800ace4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ace8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800acec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800acf0:	460b      	mov	r3, r1
 800acf2:	18db      	adds	r3, r3, r3
 800acf4:	62bb      	str	r3, [r7, #40]	; 0x28
 800acf6:	4613      	mov	r3, r2
 800acf8:	eb42 0303 	adc.w	r3, r2, r3
 800acfc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800acfe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ad02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800ad06:	f7fd fa7d 	bl	8008204 <__aeabi_uldivmod>
 800ad0a:	4602      	mov	r2, r0
 800ad0c:	460b      	mov	r3, r1
 800ad0e:	4b0d      	ldr	r3, [pc, #52]	; (800ad44 <UART_SetConfig+0x2d4>)
 800ad10:	fba3 1302 	umull	r1, r3, r3, r2
 800ad14:	095b      	lsrs	r3, r3, #5
 800ad16:	2164      	movs	r1, #100	; 0x64
 800ad18:	fb01 f303 	mul.w	r3, r1, r3
 800ad1c:	1ad3      	subs	r3, r2, r3
 800ad1e:	00db      	lsls	r3, r3, #3
 800ad20:	3332      	adds	r3, #50	; 0x32
 800ad22:	4a08      	ldr	r2, [pc, #32]	; (800ad44 <UART_SetConfig+0x2d4>)
 800ad24:	fba2 2303 	umull	r2, r3, r2, r3
 800ad28:	095b      	lsrs	r3, r3, #5
 800ad2a:	f003 0207 	and.w	r2, r3, #7
 800ad2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	4422      	add	r2, r4
 800ad36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ad38:	e106      	b.n	800af48 <UART_SetConfig+0x4d8>
 800ad3a:	bf00      	nop
 800ad3c:	40011000 	.word	0x40011000
 800ad40:	40011400 	.word	0x40011400
 800ad44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ad48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800ad52:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800ad56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800ad5a:	4642      	mov	r2, r8
 800ad5c:	464b      	mov	r3, r9
 800ad5e:	1891      	adds	r1, r2, r2
 800ad60:	6239      	str	r1, [r7, #32]
 800ad62:	415b      	adcs	r3, r3
 800ad64:	627b      	str	r3, [r7, #36]	; 0x24
 800ad66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ad6a:	4641      	mov	r1, r8
 800ad6c:	1854      	adds	r4, r2, r1
 800ad6e:	4649      	mov	r1, r9
 800ad70:	eb43 0501 	adc.w	r5, r3, r1
 800ad74:	f04f 0200 	mov.w	r2, #0
 800ad78:	f04f 0300 	mov.w	r3, #0
 800ad7c:	00eb      	lsls	r3, r5, #3
 800ad7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800ad82:	00e2      	lsls	r2, r4, #3
 800ad84:	4614      	mov	r4, r2
 800ad86:	461d      	mov	r5, r3
 800ad88:	4643      	mov	r3, r8
 800ad8a:	18e3      	adds	r3, r4, r3
 800ad8c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800ad90:	464b      	mov	r3, r9
 800ad92:	eb45 0303 	adc.w	r3, r5, r3
 800ad96:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ad9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	2200      	movs	r2, #0
 800ada2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ada6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800adaa:	f04f 0200 	mov.w	r2, #0
 800adae:	f04f 0300 	mov.w	r3, #0
 800adb2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800adb6:	4629      	mov	r1, r5
 800adb8:	008b      	lsls	r3, r1, #2
 800adba:	4621      	mov	r1, r4
 800adbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800adc0:	4621      	mov	r1, r4
 800adc2:	008a      	lsls	r2, r1, #2
 800adc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800adc8:	f7fd fa1c 	bl	8008204 <__aeabi_uldivmod>
 800adcc:	4602      	mov	r2, r0
 800adce:	460b      	mov	r3, r1
 800add0:	4b60      	ldr	r3, [pc, #384]	; (800af54 <UART_SetConfig+0x4e4>)
 800add2:	fba3 2302 	umull	r2, r3, r3, r2
 800add6:	095b      	lsrs	r3, r3, #5
 800add8:	011c      	lsls	r4, r3, #4
 800adda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800adde:	2200      	movs	r2, #0
 800ade0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ade4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ade8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800adec:	4642      	mov	r2, r8
 800adee:	464b      	mov	r3, r9
 800adf0:	1891      	adds	r1, r2, r2
 800adf2:	61b9      	str	r1, [r7, #24]
 800adf4:	415b      	adcs	r3, r3
 800adf6:	61fb      	str	r3, [r7, #28]
 800adf8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800adfc:	4641      	mov	r1, r8
 800adfe:	1851      	adds	r1, r2, r1
 800ae00:	6139      	str	r1, [r7, #16]
 800ae02:	4649      	mov	r1, r9
 800ae04:	414b      	adcs	r3, r1
 800ae06:	617b      	str	r3, [r7, #20]
 800ae08:	f04f 0200 	mov.w	r2, #0
 800ae0c:	f04f 0300 	mov.w	r3, #0
 800ae10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ae14:	4659      	mov	r1, fp
 800ae16:	00cb      	lsls	r3, r1, #3
 800ae18:	4651      	mov	r1, sl
 800ae1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ae1e:	4651      	mov	r1, sl
 800ae20:	00ca      	lsls	r2, r1, #3
 800ae22:	4610      	mov	r0, r2
 800ae24:	4619      	mov	r1, r3
 800ae26:	4603      	mov	r3, r0
 800ae28:	4642      	mov	r2, r8
 800ae2a:	189b      	adds	r3, r3, r2
 800ae2c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ae30:	464b      	mov	r3, r9
 800ae32:	460a      	mov	r2, r1
 800ae34:	eb42 0303 	adc.w	r3, r2, r3
 800ae38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ae3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae40:	685b      	ldr	r3, [r3, #4]
 800ae42:	2200      	movs	r2, #0
 800ae44:	67bb      	str	r3, [r7, #120]	; 0x78
 800ae46:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ae48:	f04f 0200 	mov.w	r2, #0
 800ae4c:	f04f 0300 	mov.w	r3, #0
 800ae50:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800ae54:	4649      	mov	r1, r9
 800ae56:	008b      	lsls	r3, r1, #2
 800ae58:	4641      	mov	r1, r8
 800ae5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ae5e:	4641      	mov	r1, r8
 800ae60:	008a      	lsls	r2, r1, #2
 800ae62:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800ae66:	f7fd f9cd 	bl	8008204 <__aeabi_uldivmod>
 800ae6a:	4602      	mov	r2, r0
 800ae6c:	460b      	mov	r3, r1
 800ae6e:	4611      	mov	r1, r2
 800ae70:	4b38      	ldr	r3, [pc, #224]	; (800af54 <UART_SetConfig+0x4e4>)
 800ae72:	fba3 2301 	umull	r2, r3, r3, r1
 800ae76:	095b      	lsrs	r3, r3, #5
 800ae78:	2264      	movs	r2, #100	; 0x64
 800ae7a:	fb02 f303 	mul.w	r3, r2, r3
 800ae7e:	1acb      	subs	r3, r1, r3
 800ae80:	011b      	lsls	r3, r3, #4
 800ae82:	3332      	adds	r3, #50	; 0x32
 800ae84:	4a33      	ldr	r2, [pc, #204]	; (800af54 <UART_SetConfig+0x4e4>)
 800ae86:	fba2 2303 	umull	r2, r3, r2, r3
 800ae8a:	095b      	lsrs	r3, r3, #5
 800ae8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ae90:	441c      	add	r4, r3
 800ae92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ae96:	2200      	movs	r2, #0
 800ae98:	673b      	str	r3, [r7, #112]	; 0x70
 800ae9a:	677a      	str	r2, [r7, #116]	; 0x74
 800ae9c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800aea0:	4642      	mov	r2, r8
 800aea2:	464b      	mov	r3, r9
 800aea4:	1891      	adds	r1, r2, r2
 800aea6:	60b9      	str	r1, [r7, #8]
 800aea8:	415b      	adcs	r3, r3
 800aeaa:	60fb      	str	r3, [r7, #12]
 800aeac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800aeb0:	4641      	mov	r1, r8
 800aeb2:	1851      	adds	r1, r2, r1
 800aeb4:	6039      	str	r1, [r7, #0]
 800aeb6:	4649      	mov	r1, r9
 800aeb8:	414b      	adcs	r3, r1
 800aeba:	607b      	str	r3, [r7, #4]
 800aebc:	f04f 0200 	mov.w	r2, #0
 800aec0:	f04f 0300 	mov.w	r3, #0
 800aec4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800aec8:	4659      	mov	r1, fp
 800aeca:	00cb      	lsls	r3, r1, #3
 800aecc:	4651      	mov	r1, sl
 800aece:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aed2:	4651      	mov	r1, sl
 800aed4:	00ca      	lsls	r2, r1, #3
 800aed6:	4610      	mov	r0, r2
 800aed8:	4619      	mov	r1, r3
 800aeda:	4603      	mov	r3, r0
 800aedc:	4642      	mov	r2, r8
 800aede:	189b      	adds	r3, r3, r2
 800aee0:	66bb      	str	r3, [r7, #104]	; 0x68
 800aee2:	464b      	mov	r3, r9
 800aee4:	460a      	mov	r2, r1
 800aee6:	eb42 0303 	adc.w	r3, r2, r3
 800aeea:	66fb      	str	r3, [r7, #108]	; 0x6c
 800aeec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aef0:	685b      	ldr	r3, [r3, #4]
 800aef2:	2200      	movs	r2, #0
 800aef4:	663b      	str	r3, [r7, #96]	; 0x60
 800aef6:	667a      	str	r2, [r7, #100]	; 0x64
 800aef8:	f04f 0200 	mov.w	r2, #0
 800aefc:	f04f 0300 	mov.w	r3, #0
 800af00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800af04:	4649      	mov	r1, r9
 800af06:	008b      	lsls	r3, r1, #2
 800af08:	4641      	mov	r1, r8
 800af0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800af0e:	4641      	mov	r1, r8
 800af10:	008a      	lsls	r2, r1, #2
 800af12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800af16:	f7fd f975 	bl	8008204 <__aeabi_uldivmod>
 800af1a:	4602      	mov	r2, r0
 800af1c:	460b      	mov	r3, r1
 800af1e:	4b0d      	ldr	r3, [pc, #52]	; (800af54 <UART_SetConfig+0x4e4>)
 800af20:	fba3 1302 	umull	r1, r3, r3, r2
 800af24:	095b      	lsrs	r3, r3, #5
 800af26:	2164      	movs	r1, #100	; 0x64
 800af28:	fb01 f303 	mul.w	r3, r1, r3
 800af2c:	1ad3      	subs	r3, r2, r3
 800af2e:	011b      	lsls	r3, r3, #4
 800af30:	3332      	adds	r3, #50	; 0x32
 800af32:	4a08      	ldr	r2, [pc, #32]	; (800af54 <UART_SetConfig+0x4e4>)
 800af34:	fba2 2303 	umull	r2, r3, r2, r3
 800af38:	095b      	lsrs	r3, r3, #5
 800af3a:	f003 020f 	and.w	r2, r3, #15
 800af3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	4422      	add	r2, r4
 800af46:	609a      	str	r2, [r3, #8]
}
 800af48:	bf00      	nop
 800af4a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800af4e:	46bd      	mov	sp, r7
 800af50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af54:	51eb851f 	.word	0x51eb851f

0800af58 <memset>:
 800af58:	4402      	add	r2, r0
 800af5a:	4603      	mov	r3, r0
 800af5c:	4293      	cmp	r3, r2
 800af5e:	d100      	bne.n	800af62 <memset+0xa>
 800af60:	4770      	bx	lr
 800af62:	f803 1b01 	strb.w	r1, [r3], #1
 800af66:	e7f9      	b.n	800af5c <memset+0x4>

0800af68 <__libc_init_array>:
 800af68:	b570      	push	{r4, r5, r6, lr}
 800af6a:	4d0d      	ldr	r5, [pc, #52]	; (800afa0 <__libc_init_array+0x38>)
 800af6c:	4c0d      	ldr	r4, [pc, #52]	; (800afa4 <__libc_init_array+0x3c>)
 800af6e:	1b64      	subs	r4, r4, r5
 800af70:	10a4      	asrs	r4, r4, #2
 800af72:	2600      	movs	r6, #0
 800af74:	42a6      	cmp	r6, r4
 800af76:	d109      	bne.n	800af8c <__libc_init_array+0x24>
 800af78:	4d0b      	ldr	r5, [pc, #44]	; (800afa8 <__libc_init_array+0x40>)
 800af7a:	4c0c      	ldr	r4, [pc, #48]	; (800afac <__libc_init_array+0x44>)
 800af7c:	f000 f818 	bl	800afb0 <_init>
 800af80:	1b64      	subs	r4, r4, r5
 800af82:	10a4      	asrs	r4, r4, #2
 800af84:	2600      	movs	r6, #0
 800af86:	42a6      	cmp	r6, r4
 800af88:	d105      	bne.n	800af96 <__libc_init_array+0x2e>
 800af8a:	bd70      	pop	{r4, r5, r6, pc}
 800af8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800af90:	4798      	blx	r3
 800af92:	3601      	adds	r6, #1
 800af94:	e7ee      	b.n	800af74 <__libc_init_array+0xc>
 800af96:	f855 3b04 	ldr.w	r3, [r5], #4
 800af9a:	4798      	blx	r3
 800af9c:	3601      	adds	r6, #1
 800af9e:	e7f2      	b.n	800af86 <__libc_init_array+0x1e>
 800afa0:	0800afe8 	.word	0x0800afe8
 800afa4:	0800afe8 	.word	0x0800afe8
 800afa8:	0800afe8 	.word	0x0800afe8
 800afac:	0800afec 	.word	0x0800afec

0800afb0 <_init>:
 800afb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afb2:	bf00      	nop
 800afb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afb6:	bc08      	pop	{r3}
 800afb8:	469e      	mov	lr, r3
 800afba:	4770      	bx	lr

0800afbc <_fini>:
 800afbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afbe:	bf00      	nop
 800afc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afc2:	bc08      	pop	{r3}
 800afc4:	469e      	mov	lr, r3
 800afc6:	4770      	bx	lr
