<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='285' ll='293' type='static unsigned int llvm::SIRegisterInfo::getNumCoveredRegs(llvm::LaneBitmask LM)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='302' u='c' c='_ZNK4llvm14SIRegisterInfo24getNumChannelsFromSubRegEj'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='284'>// \returns number of 32 bit registers covered by a \p LM</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='413' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='416' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='88' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='89' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='111' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='203' u='c' c='_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
