Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(696): extended using "x" or "z" File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 696
Info (10281): Verilog HDL Declaration information at MAX10_ADC.v(2): object "SYS_CLK" differs only in case from object "sys_clk" in the same scope File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/MAX10_ADC.v Line: 2
Warning (10268): Verilog HDL information at shiftreg.v(30): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/shiftreg.v Line: 30
Info (10281): Verilog HDL Declaration information at adc_mic_lcd.v(88): object "LED" differs only in case from object "led" in the same scope File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_mic_lcd.v Line: 88
