// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "TopLevel")
  (DATE "06/11/2024 10:46:32")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1542:1542:1542) (1572:1572:1572))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1542:1542:1542) (1572:1572:1572))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1542:1542:1542) (1572:1572:1572))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1790:1790:1790) (1814:1814:1814))
        (PORT ena (1089:1089:1089) (1057:1057:1057))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1790:1790:1790) (1814:1814:1814))
        (PORT ena (1089:1089:1089) (1057:1057:1057))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1790:1790:1790) (1814:1814:1814))
        (PORT ena (1089:1089:1089) (1057:1057:1057))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1790:1790:1790) (1814:1814:1814))
        (PORT ena (1089:1089:1089) (1057:1057:1057))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1542:1542:1542) (1572:1572:1572))
        (PORT ena (953:953:953) (949:949:949))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (1112:1112:1112) (1161:1161:1161))
        (PORT datad (688:688:688) (721:721:721))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1542:1542:1542) (1572:1572:1572))
        (PORT ena (953:953:953) (949:949:949))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (381:381:381))
        (PORT datac (1112:1112:1112) (1161:1161:1161))
        (PORT datad (477:477:477) (539:539:539))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1542:1542:1542) (1572:1572:1572))
        (PORT ena (953:953:953) (949:949:949))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (1115:1115:1115) (1164:1164:1164))
        (PORT datad (733:733:733) (764:764:764))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1790:1790:1790) (1814:1814:1814))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1375:1375:1375) (1407:1407:1407))
        (PORT datad (760:760:760) (801:801:801))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1790:1790:1790) (1814:1814:1814))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (PORT datac (1375:1375:1375) (1406:1406:1406))
        (PORT datad (727:727:727) (780:780:780))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1790:1790:1790) (1814:1814:1814))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (1376:1376:1376) (1407:1407:1407))
        (PORT datad (739:739:739) (794:794:794))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1790:1790:1790) (1814:1814:1814))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1375:1375:1375) (1407:1407:1407))
        (PORT datad (737:737:737) (769:769:769))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datac (941:941:941) (1039:1039:1039))
        (PORT datad (689:689:689) (722:722:722))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (941:941:941) (1038:1038:1038))
        (PORT datad (474:474:474) (537:537:537))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (950:950:950) (1049:1049:1049))
        (PORT datad (733:733:733) (764:764:764))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (1162:1162:1162) (1231:1231:1231))
        (PORT datad (761:761:761) (802:802:802))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (376:376:376))
        (PORT datac (1164:1164:1164) (1233:1233:1233))
        (PORT datad (726:726:726) (779:779:779))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datac (1161:1161:1161) (1230:1230:1230))
        (PORT datad (738:738:738) (792:792:792))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1161:1161:1161) (1229:1229:1229))
        (PORT datad (736:736:736) (768:768:768))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2934:2934:2934) (3106:3106:3106))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2963:2963:2963) (2979:2979:2979))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3671:3671:3671) (3720:3720:3720))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3255:3255:3255) (3252:3252:3252))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5448:5448:5448) (5361:5361:5361))
        (IOPATH i o (2928:2928:2928) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2808:2808:2808) (2879:2879:2879))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4587:4587:4587) (4512:4512:4512))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LED\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5366:5366:5366) (5464:5464:5464))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\altera_reserved_tdo\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (3033:3033:3033) (3755:3755:3755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\INPUT_CLOCK\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\INPUT_CLOCK\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (388:388:388))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (400:400:400) (405:405:405))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tms\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tck\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tdi\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (690:690:690))
        (PORT datab (815:815:815) (843:843:843))
        (PORT datad (780:780:780) (796:796:796))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (689:689:689))
        (PORT datab (814:814:814) (842:842:842))
        (PORT datad (779:779:779) (795:795:795))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (417:417:417))
        (PORT datad (449:449:449) (499:499:499))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5155:5155:5155) (5129:5129:5129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (413:413:413))
        (PORT datab (4624:4624:4624) (4532:4532:4532))
        (PORT datac (288:288:288) (375:375:375))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (395:395:395))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5155:5155:5155) (5129:5129:5129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4623:4623:4623) (4531:4531:4531))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (4624:4624:4624) (4532:4532:4532))
        (PORT datac (267:267:267) (355:355:355))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (573:573:573))
        (PORT datac (4555:4555:4555) (4480:4480:4480))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4598:4598:4598) (4516:4516:4516))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (343:343:343))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5071:5071:5071) (5182:5182:5182))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (387:387:387))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5071:5071:5071) (5182:5182:5182))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4599:4599:4599) (4517:4517:4517))
        (PORT datab (297:297:297) (383:383:383))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (674:674:674) (708:708:708))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5222:5222:5222) (5206:5206:5206))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4698:4698:4698) (4631:4631:4631))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (4555:4555:4555) (4480:4480:4480))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (391:391:391))
        (PORT datad (716:716:716) (740:740:740))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5222:5222:5222) (5206:5206:5206))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (720:720:720) (746:746:746))
        (PORT datac (4555:4555:4555) (4480:4480:4480))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4697:4697:4697) (4630:4630:4630))
        (PORT datab (719:719:719) (750:750:750))
        (PORT datad (262:262:262) (340:340:340))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (624:624:624))
        (PORT datab (528:528:528) (574:574:574))
        (PORT datad (667:667:667) (705:705:705))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5155:5155:5155) (5129:5129:5129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (621:621:621))
        (PORT datab (4623:4623:4623) (4531:4531:4531))
        (PORT datac (444:444:444) (503:503:503))
        (PORT datad (666:666:666) (704:704:704))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4622:4622:4622) (4530:4530:4530))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1145:1145:1145))
        (PORT datab (819:819:819) (848:848:848))
        (PORT datac (649:649:649) (649:649:649))
        (PORT datad (784:784:784) (800:800:800))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (838:838:838) (906:906:906))
        (PORT datad (869:869:869) (945:945:945))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT asdata (5405:5405:5405) (5476:5476:5476))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1466:1466:1466) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT asdata (830:830:830) (884:884:884))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1466:1466:1466) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT asdata (669:669:669) (750:750:750))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1466:1466:1466) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT asdata (670:670:670) (750:750:750))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1466:1466:1466) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1466:1466:1466) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1466:1466:1466) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1466:1466:1466) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1466:1466:1466) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (544:544:544))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1466:1466:1466) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (496:496:496))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1466:1466:1466) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (391:391:391))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datad (451:451:451) (499:499:499))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (438:438:438))
        (PORT datab (473:473:473) (539:539:539))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1332:1332:1332) (1285:1285:1285))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (664:664:664))
        (PORT datab (814:814:814) (842:842:842))
        (PORT datac (1106:1106:1106) (1153:1153:1153))
        (PORT datad (895:895:895) (965:965:965))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (984:984:984))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (1102:1102:1102) (1149:1149:1149))
        (PORT datad (294:294:294) (373:373:373))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (947:947:947) (1012:1012:1012))
        (PORT datac (1104:1104:1104) (1151:1151:1151))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1109:1109:1109) (1162:1162:1162))
        (PORT datac (4948:4948:4948) (5029:5029:5029))
        (PORT datad (221:221:221) (252:252:252))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1434:1434:1434))
        (PORT datab (253:253:253) (293:293:293))
        (PORT datad (294:294:294) (372:372:372))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2015:2015:2015) (2018:2018:2018))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (805:805:805))
        (PORT datab (1120:1120:1120) (1143:1143:1143))
        (PORT datac (643:643:643) (638:638:638))
        (PORT datad (1077:1077:1077) (1106:1106:1106))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (401:401:401))
        (PORT datab (324:324:324) (416:416:416))
        (PORT datad (314:314:314) (404:404:404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (939:939:939) (1036:1036:1036))
        (PORT datad (722:722:722) (759:759:759))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (882:882:882))
        (PORT datac (837:837:837) (901:901:901))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (1091:1091:1091))
        (PORT datab (784:784:784) (792:792:792))
        (PORT datac (1112:1112:1112) (1161:1161:1161))
        (PORT datad (733:733:733) (737:737:737))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1096:1096:1096))
        (PORT datab (1372:1372:1372) (1386:1386:1386))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1069:1069:1069) (1087:1087:1087))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1542:1542:1542) (1572:1572:1572))
        (PORT ena (953:953:953) (949:949:949))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datac (1111:1111:1111) (1159:1159:1159))
        (PORT datad (721:721:721) (757:757:757))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (751:751:751))
        (PORT datab (776:776:776) (778:778:778))
        (PORT datac (1019:1019:1019) (1036:1036:1036))
        (PORT datad (221:221:221) (252:252:252))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (827:827:827))
        (PORT datab (781:781:781) (839:839:839))
        (PORT datac (1374:1374:1374) (1406:1406:1406))
        (PORT datad (761:761:761) (802:802:802))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (444:444:444))
        (PORT datab (1095:1095:1095) (1123:1123:1123))
        (PORT datac (406:406:406) (415:415:415))
        (PORT datad (737:737:737) (741:741:741))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1542:1542:1542) (1572:1572:1572))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4623:4623:4623) (4531:4531:4531))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (658:658:658))
        (PORT datab (260:260:260) (294:294:294))
        (PORT datac (753:753:753) (785:785:785))
        (PORT datad (424:424:424) (439:439:439))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5038:5038:5038) (5085:5085:5085))
        (PORT datab (456:456:456) (478:478:478))
        (PORT datac (839:839:839) (904:904:904))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (437:437:437))
        (PORT datab (477:477:477) (543:543:543))
        (PORT datac (264:264:264) (348:348:348))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1187:1187:1187) (1109:1109:1109))
        (PORT ena (1332:1332:1332) (1285:1285:1285))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (752:752:752))
        (PORT datab (257:257:257) (292:292:292))
        (PORT datac (677:677:677) (718:718:718))
        (PORT datad (427:427:427) (432:432:432))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (748:748:748))
        (PORT datab (810:810:810) (852:852:852))
        (PORT datac (398:398:398) (415:415:415))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1157:1157:1157) (1186:1186:1186))
        (PORT ena (1120:1120:1120) (1085:1085:1085))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_phy\|virtual_state_uir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1209:1209:1209))
        (PORT datac (1437:1437:1437) (1468:1468:1468))
        (PORT datad (1342:1342:1342) (1365:1365:1365))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT asdata (661:661:661) (737:737:737))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|sync2_uir\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|sync2_uir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jxuir\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (375:375:375))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jxuir\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|ir\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT asdata (1542:1542:1542) (1564:1564:1564))
        (PORT ena (974:974:974) (1012:1012:1012))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (1092:1092:1092))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (669:669:669) (711:711:711))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1542:1542:1542) (1572:1572:1572))
        (PORT ena (953:953:953) (949:949:949))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (705:705:705) (749:749:749))
        (PORT datac (1111:1111:1111) (1160:1160:1160))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1542:1542:1542) (1572:1572:1572))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|ir\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT asdata (1461:1461:1461) (1486:1486:1486))
        (PORT ena (974:974:974) (1012:1012:1012))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_phy\|virtual_state_udr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1210:1210:1210))
        (PORT datac (1436:1436:1436) (1467:1467:1467))
        (PORT datad (1342:1342:1342) (1364:1364:1364))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT asdata (662:662:662) (738:738:738))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|sync2_udr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT asdata (673:673:673) (752:752:752))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|update_jdo_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (259:259:259) (331:331:331))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|update_jdo_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|enable_action_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT asdata (683:683:683) (759:759:759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|take_action_ocimem_a\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (401:401:401))
        (PORT datad (271:271:271) (350:350:350))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_phy\|virtual_state_sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1109:1109:1109) (1170:1170:1170))
        (PORT datac (784:784:784) (860:860:860))
        (PORT datad (1116:1116:1116) (1167:1167:1167))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1172:1172:1172) (1225:1225:1225))
        (PORT datac (815:815:815) (879:879:879))
        (PORT datad (426:426:426) (443:443:443))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|take_no_action_break_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (404:404:404))
        (PORT datab (300:300:300) (388:388:388))
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4688:4688:4688) (4735:4735:4735))
        (PORT datab (1112:1112:1112) (1173:1173:1173))
        (PORT datac (788:788:788) (865:865:865))
        (PORT datad (1121:1121:1121) (1173:1173:1173))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_phy\|virtual_state_cdr\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (902:902:902) (963:963:963))
        (PORT datac (784:784:784) (859:859:859))
        (PORT datad (1115:1115:1115) (1166:1166:1166))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[37\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (739:739:739))
        (PORT datab (1173:1173:1173) (1226:1226:1226))
        (PORT datac (816:816:816) (881:881:881))
        (PORT datad (426:426:426) (442:442:442))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1117:1117:1117) (1092:1092:1092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (753:753:753))
        (PORT datab (1112:1112:1112) (1173:1173:1173))
        (PORT datac (788:788:788) (865:865:865))
        (PORT datad (1121:1121:1121) (1173:1173:1173))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1117:1117:1117) (1092:1092:1092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[36\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (472:472:472) (530:530:530))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1792:1792:1792) (1784:1784:1784))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[37\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (673:673:673) (705:705:705))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1744:1744:1744) (1746:1746:1746))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2152:2152:2152))
        (PORT asdata (684:684:684) (759:759:759))
        (PORT ena (2030:2030:2030) (2016:2016:2016))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1137:1137:1137))
        (PORT datab (948:948:948) (1045:1045:1045))
        (PORT datac (888:888:888) (980:980:980))
        (PORT datad (659:659:659) (681:681:681))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|Mux37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2243:2243:2243) (2285:2285:2285))
        (PORT datad (835:835:835) (904:904:904))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|DRsize\.100\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1330:1330:1330) (1288:1288:1288))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[35\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4933:4933:4933) (5011:5011:5011))
        (PORT datab (512:512:512) (564:564:564))
        (PORT datad (751:751:751) (791:791:791))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (537:537:537))
        (PORT datab (853:853:853) (917:917:917))
        (PORT datac (687:687:687) (694:694:694))
        (PORT datad (1139:1139:1139) (1183:1183:1183))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (907:907:907))
        (PORT datab (905:905:905) (967:967:967))
        (PORT datac (253:253:253) (333:333:333))
        (PORT datad (1118:1118:1118) (1170:1170:1170))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (1172:1172:1172) (1226:1226:1226))
        (PORT datac (817:817:817) (881:881:881))
        (PORT datad (402:402:402) (406:406:406))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (611:611:611) (638:638:638))
        (PORT sload (2080:2080:2080) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT asdata (1435:1435:1435) (1472:1472:1472))
        (PORT ena (1416:1416:1416) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|take_action_ocimem_b\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (396:396:396))
        (PORT datab (1219:1219:1219) (1224:1224:1224))
        (PORT datad (270:270:270) (349:349:349))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (349:349:349))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|r_early_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2239:2239:2239) (2231:2231:2231))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2604:2604:2604) (2599:2599:2599))
        (PORT datad (1079:1079:1079) (1128:1128:1128))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|debugaccess\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_wr_dst_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1757:1757:1757) (1805:1805:1805))
        (PORT datac (1394:1394:1394) (1446:1446:1446))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_dst_regnum\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2103:2103:2103) (2075:2075:2075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (721:721:721) (737:737:737))
        (PORT datac (1171:1171:1171) (1235:1235:1235))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent\|local_read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1241:1241:1241))
        (PORT datab (1467:1467:1467) (1502:1502:1502))
        (PORT datac (1278:1278:1278) (1240:1240:1240))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (454:454:454))
        (PORT datab (380:380:380) (485:485:485))
        (PORT datac (267:267:267) (355:355:355))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (380:380:380) (485:485:485))
        (PORT datac (209:209:209) (246:246:246))
        (PORT datad (2097:2097:2097) (2150:2150:2150))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (453:453:453))
        (PORT datab (383:383:383) (489:489:489))
        (PORT datac (272:272:272) (361:361:361))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (452:452:452))
        (PORT datac (274:274:274) (363:363:363))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (2144:2144:2144) (2193:2193:2193))
        (PORT datac (205:205:205) (238:238:238))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2346:2346:2346) (2366:2366:2366))
        (PORT datab (1469:1469:1469) (1505:1505:1505))
        (PORT datac (483:483:483) (534:534:534))
        (PORT datad (721:721:721) (766:766:766))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1708:1708:1708))
        (PORT datab (1116:1116:1116) (1119:1119:1119))
        (PORT datac (1268:1268:1268) (1262:1262:1262))
        (PORT datad (787:787:787) (840:840:840))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (391:391:391))
        (PORT datac (749:749:749) (755:755:755))
        (PORT datad (235:235:235) (261:261:261))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1301:1301:1301) (1295:1295:1295))
        (PORT datac (1074:1074:1074) (1083:1083:1083))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (748:748:748) (754:754:754))
        (PORT datad (237:237:237) (263:263:263))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (699:699:699) (705:705:705))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2178:2178:2178))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2118:2118:2118))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (829:829:829))
        (PORT datab (722:722:722) (739:739:739))
        (PORT datac (789:789:789) (829:829:829))
        (PORT datad (1000:1000:1000) (984:984:984))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (PORT ena (1489:1489:1489) (1458:1458:1458))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1205:1205:1205))
        (PORT datab (1681:1681:1681) (1645:1645:1645))
        (PORT datac (1181:1181:1181) (1250:1250:1250))
        (PORT datad (1312:1312:1312) (1276:1276:1276))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT asdata (869:869:869) (917:917:917))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|take_action_ocimem_a\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (403:403:403))
        (PORT datab (1216:1216:1216) (1221:1221:1221))
        (PORT datad (270:270:270) (351:351:351))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (896:896:896))
        (PORT datab (1407:1407:1407) (1445:1445:1445))
        (PORT datac (229:229:229) (261:261:261))
        (PORT datad (1300:1300:1300) (1284:1284:1284))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1943:1943:1943) (1860:1860:1860))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1032:1032:1032))
        (PORT datab (957:957:957) (1056:1056:1056))
        (PORT datac (1041:1041:1041) (1078:1078:1078))
        (PORT datad (939:939:939) (958:958:958))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (545:545:545))
        (PORT datab (1065:1065:1065) (1077:1077:1077))
        (PORT datac (330:330:330) (438:438:438))
        (PORT datad (498:498:498) (569:569:569))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1751:1751:1751))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1336:1336:1336))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1546:1546:1546) (1555:1555:1555))
        (PORT datad (774:774:774) (821:821:821))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1943:1943:1943) (1860:1860:1860))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3132:3132:3132) (3070:3070:3070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3132:3132:3132) (3070:3070:3070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2106w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (377:377:377))
        (PORT datab (290:290:290) (358:358:358))
        (PORT datac (255:255:255) (313:313:313))
        (PORT datad (259:259:259) (305:305:305))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (411:411:411))
        (PORT datab (353:353:353) (453:453:453))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT asdata (1000:1000:1000) (980:980:980))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (PORT ena (1600:1600:1600) (1614:1614:1614))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1204:1204:1204))
        (PORT datab (1149:1149:1149) (1134:1134:1134))
        (PORT datac (1177:1177:1177) (1245:1245:1245))
        (PORT datad (1313:1313:1313) (1277:1277:1277))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (1413:1413:1413) (1434:1434:1434))
        (PORT clrn (2152:2152:2152) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2123w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (370:370:370))
        (PORT datab (295:295:295) (364:364:364))
        (PORT datac (258:258:258) (317:317:317))
        (PORT datad (257:257:257) (302:302:302))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1720:1720:1720) (1736:1736:1736))
        (PORT datac (1893:1893:1893) (1879:1879:1879))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1570:1570:1570))
        (PORT datac (1551:1551:1551) (1664:1664:1664))
        (PORT datad (1270:1270:1270) (1267:1267:1267))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_alu_force_xor\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1308:1308:1308))
        (PORT datac (1104:1104:1104) (1154:1154:1154))
        (PORT datad (2066:2066:2066) (2115:2115:2115))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal101\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1324:1324:1324))
        (PORT datac (1327:1327:1327) (1388:1388:1388))
        (PORT datad (1373:1373:1373) (1411:1411:1411))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1238:1238:1238))
        (PORT datab (1095:1095:1095) (1115:1115:1115))
        (PORT datac (779:779:779) (769:769:769))
        (PORT datad (854:854:854) (910:910:910))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (1181:1181:1181) (1219:1219:1219))
        (PORT clrn (2152:2152:2152) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_demux\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1781:1781:1781) (1790:1790:1790))
        (PORT datad (1574:1574:1574) (1614:1614:1614))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT asdata (1187:1187:1187) (1175:1175:1175))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2011:2011:2011) (2034:2034:2034))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1385:1385:1385))
        (PORT datab (1751:1751:1751) (1785:1785:1785))
        (PORT datac (1976:1976:1976) (1996:1996:1996))
        (PORT datad (301:301:301) (386:386:386))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_logic_op\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1548:1548:1548))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (1653:1653:1653) (1679:1679:1679))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_logic_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_force_src2_zero\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1412:1412:1412) (1466:1466:1466))
        (PORT datab (1446:1446:1446) (1526:1526:1526))
        (PORT datac (1690:1690:1690) (1749:1749:1749))
        (PORT datad (2089:2089:2089) (2134:2134:2134))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_force_src2_zero\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2184:2184:2184))
        (PORT datac (1327:1327:1327) (1389:1389:1389))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1293:1293:1293))
        (PORT datab (2120:2120:2120) (2166:2166:2166))
        (PORT datac (1113:1113:1113) (1164:1164:1164))
        (PORT datad (1112:1112:1112) (1164:1164:1164))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (435:435:435))
        (PORT datac (1110:1110:1110) (1174:1174:1174))
        (PORT datad (2123:2123:2123) (2190:2190:2190))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_force_src2_zero\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (1109:1109:1109) (1097:1097:1097))
        (PORT datac (1184:1184:1184) (1276:1276:1276))
        (PORT datad (443:443:443) (466:466:466))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1909:1909:1909) (2008:2008:2008))
        (PORT datac (1393:1393:1393) (1446:1446:1446))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1147:1147:1147))
        (PORT datab (1607:1607:1607) (1588:1588:1588))
        (PORT datac (1085:1085:1085) (1152:1152:1152))
        (PORT datad (2291:2291:2291) (2306:2306:2306))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_exception\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1817:1817:1817))
        (PORT datab (1698:1698:1698) (1758:1758:1758))
        (PORT datac (218:218:218) (257:257:257))
        (PORT datad (1427:1427:1427) (1486:1486:1486))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_retaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (1816:1816:1816))
        (PORT datab (1464:1464:1464) (1532:1532:1532))
        (PORT datac (1660:1660:1660) (1720:1720:1720))
        (PORT datad (2291:2291:2291) (2306:2306:2306))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_retaddr\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (736:736:736) (740:740:740))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_force_src2_zero\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (785:785:785))
        (PORT datac (904:904:904) (888:888:888))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_force_src2_zero\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_hi_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1305:1305:1305))
        (PORT datab (1085:1085:1085) (1115:1115:1115))
        (PORT datac (1649:1649:1649) (1667:1667:1667))
        (PORT datad (1020:1020:1020) (1068:1068:1068))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_hi_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1911:1911:1911) (2011:2011:2011))
        (PORT datac (1396:1396:1396) (1448:1448:1448))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_hi_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (863:863:863) (901:901:901))
        (PORT datad (776:776:776) (830:830:830))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[4\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (697:697:697))
        (PORT datab (1419:1419:1419) (1464:1464:1464))
        (PORT datac (1242:1242:1242) (1206:1206:1206))
        (PORT datad (2427:2427:2427) (2405:2405:2405))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1555:1555:1555))
        (PORT datab (855:855:855) (926:926:926))
        (PORT datac (778:778:778) (837:837:837))
        (PORT datad (835:835:835) (887:887:887))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (650:650:650))
        (PORT datab (1284:1284:1284) (1294:1294:1294))
        (PORT datad (398:398:398) (391:391:391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_shift_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1462:1462:1462))
        (PORT datab (1442:1442:1442) (1520:1520:1520))
        (PORT datac (1186:1186:1186) (1280:1280:1280))
        (PORT datad (442:442:442) (465:465:465))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_shift_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_shift_logical\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1151:1151:1151))
        (PORT datab (1463:1463:1463) (1530:1530:1530))
        (PORT datac (1086:1086:1086) (1153:1153:1153))
        (PORT datad (991:991:991) (994:994:994))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_rot_right\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2056:2056:2056) (2083:2083:2083))
        (PORT datac (702:702:702) (701:701:701))
        (PORT datad (1418:1418:1418) (1477:1477:1477))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_rot_right\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1995:1995:1995) (1971:1971:1971))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (1472:1472:1472) (1515:1515:1515))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2290:2290:2290) (2276:2276:2276))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1385:1385:1385))
        (PORT datab (321:321:321) (411:411:411))
        (PORT datad (822:822:822) (891:891:891))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1520:1520:1520) (1566:1566:1566))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sload (2064:2064:2064) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (939:939:939))
        (PORT datab (707:707:707) (743:743:743))
        (PORT datad (288:288:288) (365:365:365))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_retaddr\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1817:1817:1817))
        (PORT datab (1463:1463:1463) (1530:1530:1530))
        (PORT datac (1661:1661:1661) (1721:1721:1721))
        (PORT datad (1619:1619:1619) (1661:1661:1661))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1295:1295:1295))
        (PORT datab (2119:2119:2119) (2164:2164:2164))
        (PORT datac (1111:1111:1111) (1163:1163:1163))
        (PORT datad (1110:1110:1110) (1162:1162:1162))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_exception\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1268:1268:1268))
        (PORT datab (258:258:258) (293:293:293))
        (PORT datac (2044:2044:2044) (2075:2075:2075))
        (PORT datad (1509:1509:1509) (1611:1611:1611))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_retaddr\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (243:243:243) (281:281:281))
        (PORT datac (217:217:217) (256:256:256))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_retaddr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_ctrl_br_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1758:1758:1758) (1807:1807:1807))
        (PORT datac (1394:1394:1394) (1446:1446:1446))
        (PORT datad (1632:1632:1632) (1744:1744:1744))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datac (1253:1253:1253) (1245:1245:1245))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1120:1120:1120))
        (PORT datab (782:782:782) (825:825:825))
        (PORT datac (805:805:805) (844:844:844))
        (PORT datad (1836:1836:1836) (1887:1887:1887))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_jmp_direct\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1411:1411:1411))
        (PORT datab (798:798:798) (809:809:809))
        (PORT datac (1634:1634:1634) (1671:1671:1671))
        (PORT datad (1834:1834:1834) (1920:1920:1920))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_jmp_direct\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1148:1148:1148))
        (PORT datab (1091:1091:1091) (1150:1150:1150))
        (PORT datac (275:275:275) (320:320:320))
        (PORT datad (1249:1249:1249) (1207:1207:1207))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT asdata (2037:2037:2037) (2034:2034:2034))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[31\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1890:1890:1890) (1914:1914:1914))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_aligning_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_b_is_dst\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1088:1088:1088) (1119:1119:1119))
        (PORT datac (1876:1876:1876) (1975:1975:1975))
        (PORT datad (2326:2326:2326) (2334:2334:2334))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_ld_signed\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (572:572:572))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datac (307:307:307) (392:392:392))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (291:291:291))
        (PORT datab (1418:1418:1418) (1468:1468:1468))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (318:318:318) (416:416:416))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router_001\|Equal5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1384:1384:1384))
        (PORT datab (1312:1312:1312) (1374:1374:1374))
        (PORT datac (1052:1052:1052) (1086:1086:1086))
        (PORT datad (250:250:250) (287:287:287))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator_avalon_universal_master_0_agent\|cp_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (460:460:460))
        (PORT datab (1414:1414:1414) (1462:1462:1462))
        (PORT datac (830:830:830) (884:884:884))
        (PORT datad (1239:1239:1239) (1293:1293:1293))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1031:1031:1031))
        (PORT datab (1015:1015:1015) (1023:1023:1023))
        (PORT datad (1361:1361:1361) (1440:1440:1440))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|av_waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2146:2146:2146) (2115:2115:2115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (464:464:464))
        (PORT datab (1421:1421:1421) (1472:1472:1472))
        (PORT datac (737:737:737) (749:749:749))
        (PORT datad (1368:1368:1368) (1374:1374:1374))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (437:437:437))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (571:571:571))
        (PORT datab (1409:1409:1409) (1411:1411:1411))
        (PORT datac (736:736:736) (749:749:749))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (468:468:468))
        (PORT datab (1409:1409:1409) (1456:1456:1456))
        (PORT datac (208:208:208) (244:244:244))
        (PORT datad (2535:2535:2535) (2580:2580:2580))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (647:647:647))
        (PORT datab (2367:2367:2367) (2396:2396:2396))
        (PORT datac (1618:1618:1618) (1614:1614:1614))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2103:2103:2103) (2075:2075:2075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1242:1242:1242) (1329:1329:1329))
        (PORT datad (5450:5450:5450) (5536:5536:5536))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (883:883:883))
        (PORT datac (838:838:838) (903:903:903))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (304:304:304))
        (PORT datab (456:456:456) (479:479:479))
        (PORT datac (752:752:752) (783:783:783))
        (PORT datad (620:620:620) (610:610:610))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5041:5041:5041) (5087:5087:5087))
        (PORT datab (456:456:456) (478:478:478))
        (PORT datac (841:841:841) (906:906:906))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[2\]\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1157:1157:1157) (1186:1186:1186))
        (PORT ena (1120:1120:1120) (1085:1085:1085))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1058:1058:1058) (1111:1111:1111))
        (PORT datac (868:868:868) (935:935:935))
        (PORT datad (989:989:989) (1025:1025:1025))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1275:1275:1275))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (733:733:733) (799:799:799))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1084:1084:1084))
        (PORT datab (785:785:785) (793:793:793))
        (PORT datac (749:749:749) (758:758:758))
        (PORT datad (1065:1065:1065) (1083:1083:1083))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1084:1084:1084))
        (PORT datab (1374:1374:1374) (1389:1389:1389))
        (PORT datac (1109:1109:1109) (1158:1158:1158))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1790:1790:1790) (1814:1814:1814))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (780:780:780) (837:837:837))
        (PORT datac (1375:1375:1375) (1407:1407:1407))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (462:462:462))
        (PORT datab (787:787:787) (789:789:789))
        (PORT datac (1113:1113:1113) (1162:1162:1162))
        (PORT datad (382:382:382) (393:393:393))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2104:2104:2104))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1790:1790:1790) (1814:1814:1814))
        (PORT ena (1089:1089:1089) (1057:1057:1057))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1214:1214:1214))
        (PORT datab (1058:1058:1058) (1111:1111:1111))
        (PORT datad (989:989:989) (1025:1025:1025))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (752:752:752))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (238:238:238) (275:275:275))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|state\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1472:1472:1472) (1494:1494:1494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (5593:5593:5593) (5675:5675:5675))
        (PORT datad (1120:1120:1120) (1172:1172:1172))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1377:1377:1377))
        (PORT datab (868:868:868) (913:913:913))
        (PORT datac (759:759:759) (804:804:804))
        (PORT datad (705:705:705) (705:705:705))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (977:977:977))
        (PORT datab (1056:1056:1056) (1109:1109:1109))
        (PORT datac (834:834:834) (903:903:903))
        (PORT datad (987:987:987) (1023:1023:1023))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1821:1821:1821) (1844:1844:1844))
        (PORT ena (1442:1442:1442) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (880:880:880))
        (PORT datad (1224:1224:1224) (1312:1312:1312))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1425:1425:1425) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1272:1272:1272) (1355:1355:1355))
        (PORT datac (277:277:277) (358:358:358))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1425:1425:1425) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1271:1271:1271) (1354:1354:1354))
        (PORT datac (277:277:277) (357:357:357))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1425:1425:1425) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1279:1279:1279) (1363:1363:1363))
        (PORT datac (257:257:257) (338:338:338))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1425:1425:1425) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1280:1280:1280) (1365:1365:1365))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1425:1425:1425) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1361:1361:1361))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1425:1425:1425) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1280:1280:1280) (1364:1364:1364))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1425:1425:1425) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1273:1273:1273) (1356:1356:1356))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1425:1425:1425) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1274:1274:1274) (1358:1358:1358))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1425:1425:1425) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (891:891:891))
        (PORT datab (351:351:351) (460:460:460))
        (PORT datac (834:834:834) (903:903:903))
        (PORT datad (237:237:237) (274:274:274))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1847:1847:1847) (1877:1877:1877))
        (PORT ena (1423:1423:1423) (1389:1389:1389))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (770:770:770) (803:803:803))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2080:2080:2080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2139:2139:2139))
        (PORT asdata (678:678:678) (763:763:763))
        (PORT clrn (2110:2110:2110) (2080:2080:2080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1821:1821:1821) (1844:1844:1844))
        (PORT ena (1442:1442:1442) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (915:915:915))
        (PORT datab (351:351:351) (460:460:460))
        (PORT datac (834:834:834) (903:903:903))
        (PORT datad (235:235:235) (272:272:272))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2111:2111:2111))
        (PORT asdata (1213:1213:1213) (1271:1271:1271))
        (PORT clrn (1815:1815:1815) (1833:1833:1833))
        (PORT ena (1450:1450:1450) (1438:1438:1438))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (757:757:757))
        (PORT datab (348:348:348) (438:438:438))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (458:458:458))
        (PORT datab (1396:1396:1396) (1410:1410:1410))
        (PORT datac (1302:1302:1302) (1322:1322:1322))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2116:2116:2116) (2085:2085:2085))
        (PORT ena (1430:1430:1430) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (829:829:829))
        (PORT datab (749:749:749) (770:770:770))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2116:2116:2116) (2085:2085:2085))
        (PORT ena (1430:1430:1430) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (757:757:757))
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2116:2116:2116) (2085:2085:2085))
        (PORT ena (1430:1430:1430) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (896:896:896))
        (PORT datab (1489:1489:1489) (1516:1516:1516))
        (PORT datac (310:310:310) (414:414:414))
        (PORT datad (795:795:795) (840:840:840))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (PORT datab (749:749:749) (770:770:770))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2116:2116:2116) (2085:2085:2085))
        (PORT ena (1430:1430:1430) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (414:414:414))
        (PORT datab (749:749:749) (770:770:770))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (408:408:408))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2116:2116:2116) (2085:2085:2085))
        (PORT ena (1430:1430:1430) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (786:786:786) (846:846:846))
        (PORT datac (751:751:751) (806:806:806))
        (PORT datad (783:783:783) (839:839:839))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1397:1397:1397) (1411:1411:1411))
        (PORT datad (209:209:209) (233:233:233))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2080:2080:2080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2139:2139:2139))
        (PORT asdata (1709:1709:1709) (1725:1725:1725))
        (PORT clrn (2110:2110:2110) (2080:2080:2080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (770:770:770) (819:819:819))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2097:2097:2097))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2391:2391:2391) (2402:2402:2402))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (875:875:875))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (5449:5449:5449) (5535:5535:5535))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|write_stalled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1821:1821:1821) (1844:1844:1844))
        (PORT ena (1488:1488:1488) (1463:1463:1463))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (460:460:460))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (805:805:805) (852:852:852))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1100:1100:1100))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (272:272:272) (362:362:362))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_ena\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2080:2080:2080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|wr_rfifo\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (453:453:453))
        (PORT datac (1304:1304:1304) (1325:1325:1325))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2116:2116:2116) (2085:2085:2085))
        (PORT ena (1430:1430:1430) (1403:1403:1403))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (892:892:892))
        (PORT datab (782:782:782) (838:838:838))
        (PORT datac (755:755:755) (798:798:798))
        (PORT datad (793:793:793) (844:844:844))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (891:891:891))
        (PORT datab (786:786:786) (845:845:845))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (229:229:229) (251:251:251))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datac (1304:1304:1304) (1325:1325:1325))
        (PORT datad (1014:1014:1014) (1021:1021:1021))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1395:1395:1395) (1409:1409:1409))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2080:2080:2080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (419:419:419))
        (PORT datad (1358:1358:1358) (1436:1436:1436))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1507:1507:1507))
        (PORT datab (1365:1365:1365) (1411:1411:1411))
        (PORT datad (1095:1095:1095) (1154:1154:1154))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_rd\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1521:1521:1521))
        (PORT datab (252:252:252) (295:295:295))
        (PORT datac (987:987:987) (997:997:997))
        (PORT datad (219:219:219) (248:248:248))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_waitrequest\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (421:421:421))
        (PORT datac (985:985:985) (994:994:994))
        (PORT datad (1360:1360:1360) (1438:1438:1438))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (449:449:449))
        (PORT datab (243:243:243) (283:283:283))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2146:2146:2146) (2115:2115:2115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT asdata (1053:1053:1053) (1089:1089:1089))
        (PORT clrn (2148:2148:2148) (2117:2117:2117))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[15\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (789:789:789) (837:837:837))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|uav_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1268:1268:1268) (1314:1314:1314))
        (PORT datac (1744:1744:1744) (1776:1776:1776))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|wait_latency_counter\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1885:1885:1885) (1955:1955:1955))
        (PORT datab (1428:1428:1428) (1475:1475:1475))
        (PORT datac (2537:2537:2537) (2577:2577:2577))
        (PORT datad (473:473:473) (495:495:495))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (663:663:663))
        (PORT datab (519:519:519) (601:601:601))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2573:2573:2573) (2622:2622:2622))
        (PORT datab (521:521:521) (541:541:541))
        (PORT datac (528:528:528) (609:609:609))
        (PORT datad (288:288:288) (366:366:366))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1362:1362:1362))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (951:951:951) (973:973:973))
        (PORT datad (221:221:221) (252:252:252))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (661:661:661))
        (PORT datab (317:317:317) (404:404:404))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1640:1640:1640) (1666:1666:1666))
        (PORT datad (2611:2611:2611) (2619:2619:2619))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1509:1509:1509))
        (PORT datab (1053:1053:1053) (1091:1091:1091))
        (PORT datac (1051:1051:1051) (1085:1085:1085))
        (PORT datad (796:796:796) (846:846:846))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (868:868:868))
        (PORT datab (1052:1052:1052) (1090:1090:1090))
        (PORT datac (2152:2152:2152) (2186:2186:2186))
        (PORT datad (1432:1432:1432) (1461:1461:1461))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (874:874:874))
        (PORT datab (860:860:860) (928:928:928))
        (PORT datac (1988:1988:1988) (2001:2001:2001))
        (PORT datad (1038:1038:1038) (1069:1069:1069))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1224:1224:1224))
        (PORT datab (797:797:797) (806:806:806))
        (PORT datac (739:739:739) (760:760:760))
        (PORT datad (1340:1340:1340) (1362:1362:1362))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[7\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1558:1558:1558))
        (PORT datab (858:858:858) (931:931:931))
        (PORT datac (1390:1390:1390) (1399:1399:1399))
        (PORT datad (836:836:836) (889:889:889))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1161:1161:1161))
        (PORT datab (1189:1189:1189) (1148:1148:1148))
        (PORT datad (1343:1343:1343) (1307:1307:1307))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_shift_rot\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (865:865:865) (909:909:909))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT sclr (1597:1597:1597) (1634:1634:1634))
        (PORT sload (2737:2737:2737) (2838:2838:2838))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1154:1154:1154))
        (PORT datab (859:859:859) (928:928:928))
        (PORT datac (1990:1990:1990) (2003:2003:2003))
        (PORT datad (1640:1640:1640) (1643:1643:1643))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (755:755:755) (809:809:809))
        (PORT datad (352:352:352) (448:448:448))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT asdata (611:611:611) (638:638:638))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (PORT ena (944:944:944) (898:898:898))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_demux_001\|src1_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (843:843:843) (907:907:907))
        (PORT datac (1019:1019:1019) (1071:1071:1071))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1508:1508:1508))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (1113:1113:1113) (1171:1171:1171))
        (PORT datad (1051:1051:1051) (1056:1056:1056))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2146:2146:2146) (2115:2115:2115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (609:609:609))
        (PORT datab (1168:1168:1168) (1219:1219:1219))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2106:2106:2106))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2011:2011:2011) (2013:2013:2013))
        (PORT ena (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2103:2103:2103) (2075:2075:2075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2132:2132:2132))
        (PORT asdata (839:839:839) (895:895:895))
        (PORT clrn (2103:2103:2103) (2075:2075:2075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|r_val\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2103:2103:2103) (2075:2075:2075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (381:381:381))
        (PORT datad (740:740:740) (762:762:762))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|r_ena1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2103:2103:2103) (2075:2075:2075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (430:430:430) (482:482:482))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT ena (2111:2111:2111) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT ena (2111:2111:2111) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT ena (2111:2111:2111) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT ena (2111:2111:2111) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT ena (2111:2111:2111) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT ena (2111:2111:2111) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2109:2109:2109) (2081:2081:2081))
        (PORT ena (1403:1403:1403) (1344:1344:1344))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2109:2109:2109) (2081:2081:2081))
        (PORT ena (1403:1403:1403) (1344:1344:1344))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2109:2109:2109) (2081:2081:2081))
        (PORT ena (1403:1403:1403) (1344:1344:1344))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2109:2109:2109) (2081:2081:2081))
        (PORT ena (1403:1403:1403) (1344:1344:1344))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2109:2109:2109) (2081:2081:2081))
        (PORT ena (1403:1403:1403) (1344:1344:1344))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2109:2109:2109) (2081:2081:2081))
        (PORT ena (1403:1403:1403) (1344:1344:1344))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT asdata (1979:1979:1979) (1911:1911:1911))
        (PORT clrn (2137:2137:2137) (2108:2108:2108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT asdata (1775:1775:1775) (1733:1733:1733))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT asdata (1975:1975:1975) (1918:1918:1918))
        (PORT clrn (2137:2137:2137) (2108:2108:2108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT asdata (2007:2007:2007) (1946:1946:1946))
        (PORT clrn (2142:2142:2142) (2113:2113:2113))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1232:1232:1232))
        (PORT d[1] (1458:1458:1458) (1494:1494:1494))
        (PORT d[2] (1517:1517:1517) (1555:1555:1555))
        (PORT d[3] (2013:2013:2013) (1988:1988:1988))
        (PORT d[4] (1475:1475:1475) (1485:1485:1485))
        (PORT d[5] (1729:1729:1729) (1730:1730:1730))
        (PORT d[6] (1749:1749:1749) (1768:1768:1768))
        (PORT d[7] (1464:1464:1464) (1486:1486:1486))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (875:875:875))
        (PORT d[1] (853:853:853) (892:892:892))
        (PORT d[2] (859:859:859) (904:904:904))
        (PORT d[3] (814:814:814) (860:860:860))
        (PORT d[4] (828:828:828) (870:870:870))
        (PORT d[5] (1504:1504:1504) (1533:1533:1533))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (1749:1749:1749))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT d[0] (2427:2427:2427) (2402:2402:2402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (831:831:831) (875:875:875))
        (PORT d[1] (1176:1176:1176) (1202:1202:1202))
        (PORT d[2] (1132:1132:1132) (1162:1162:1162))
        (PORT d[3] (1175:1175:1175) (1211:1211:1211))
        (PORT d[4] (1420:1420:1420) (1444:1444:1444))
        (PORT d[5] (815:815:815) (856:856:856))
        (PORT clk (2452:2452:2452) (2446:2446:2446))
        (PORT ena (1656:1656:1656) (1571:1571:1571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2446:2446:2446))
        (PORT d[0] (1656:1656:1656) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2483:2483:2483))
        (PORT ena (1544:1544:1544) (1473:1473:1473))
        (PORT aclr (2383:2383:2383) (2405:2405:2405))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
        (IOPATH (posedge aclr) q (391:391:391) (391:391:391))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (SETUP ena (posedge clk) (58:58:58))
      (SETUP aclr (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
      (HOLD aclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (471:471:471))
        (PORT datac (286:286:286) (372:372:372))
        (PORT datad (716:716:716) (712:712:712))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1821:1821:1821) (1844:1844:1844))
        (PORT sclr (1912:1912:1912) (1872:1872:1872))
        (PORT ena (1442:1442:1442) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|read_req\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2106:2106:2106))
        (PORT asdata (1095:1095:1095) (1117:1117:1117))
        (PORT clrn (2011:2011:2011) (2013:2013:2013))
        (PORT ena (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (916:916:916))
        (PORT datab (350:350:350) (459:459:459))
        (PORT datac (292:292:292) (381:381:381))
        (PORT datad (817:817:817) (880:880:880))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (870:870:870))
        (PORT datac (1059:1059:1059) (1041:1041:1041))
        (PORT datad (776:776:776) (833:833:833))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT sclr (1887:1887:1887) (1854:1854:1854))
        (PORT ena (1425:1425:1425) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (864:864:864) (924:924:924))
        (PORT datac (291:291:291) (379:379:379))
        (PORT datad (1117:1117:1117) (1169:1169:1169))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (917:917:917))
        (PORT datab (351:351:351) (459:459:459))
        (PORT datac (834:834:834) (903:903:903))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (880:880:880))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (693:693:693) (694:694:694))
        (PORT datad (993:993:993) (987:987:987))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1425:1425:1425) (1387:1387:1387))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (878:878:878))
        (PORT datac (1052:1052:1052) (1043:1043:1043))
        (PORT datad (262:262:262) (336:336:336))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1230:1230:1230))
        (PORT datab (1014:1014:1014) (1008:1008:1008))
        (PORT datac (1244:1244:1244) (1332:1332:1332))
        (PORT datad (807:807:807) (832:832:832))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1821:1821:1821) (1844:1844:1844))
        (PORT ena (1442:1442:1442) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (472:472:472))
        (PORT datab (753:753:753) (747:747:747))
        (PORT datac (280:280:280) (361:361:361))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1377:1377:1377))
        (PORT datab (857:857:857) (876:876:876))
        (PORT datac (1123:1123:1123) (1186:1186:1186))
        (PORT datad (374:374:374) (379:379:379))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1821:1821:1821) (1844:1844:1844))
        (PORT ena (1442:1442:1442) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (467:467:467))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (746:746:746) (741:741:741))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1375:1375:1375))
        (PORT datab (853:853:853) (872:872:872))
        (PORT datac (1121:1121:1121) (1185:1185:1185))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1821:1821:1821) (1844:1844:1844))
        (PORT ena (1442:1442:1442) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (470:470:470))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (730:730:730) (729:729:729))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1374:1374:1374))
        (PORT datab (400:400:400) (415:415:415))
        (PORT datac (1121:1121:1121) (1184:1184:1184))
        (PORT datad (803:803:803) (828:828:828))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1821:1821:1821) (1844:1844:1844))
        (PORT ena (1442:1442:1442) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (464:464:464))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (708:708:708) (705:705:705))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1230:1230:1230))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1244:1244:1244) (1331:1331:1331))
        (PORT datad (806:806:806) (831:831:831))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1821:1821:1821) (1844:1844:1844))
        (PORT ena (1442:1442:1442) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (318:318:318) (419:419:419))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1228:1228:1228))
        (PORT datab (851:851:851) (870:870:870))
        (PORT datac (1242:1242:1242) (1329:1329:1329))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1821:1821:1821) (1844:1844:1844))
        (PORT ena (1442:1442:1442) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2132:2132:2132))
        (PORT asdata (848:848:848) (902:902:902))
        (PORT clrn (2103:2103:2103) (2075:2075:2075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (525:525:525))
        (PORT datad (458:458:458) (512:512:512))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (865:865:865) (924:924:924))
        (PORT datac (290:290:290) (378:378:378))
        (PORT datad (801:801:801) (863:863:863))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1218:1218:1218))
        (PORT datab (351:351:351) (459:459:459))
        (PORT datac (5592:5592:5592) (5674:5674:5674))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datab (867:867:867) (912:912:912))
        (PORT datac (787:787:787) (834:834:834))
        (PORT datad (723:723:723) (727:727:727))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1821:1821:1821) (1844:1844:1844))
        (PORT sclr (1912:1912:1912) (1872:1872:1872))
        (PORT ena (1442:1442:1442) (1411:1411:1411))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1072:1072:1072))
        (PORT datab (352:352:352) (461:461:461))
        (PORT datac (834:834:834) (904:904:904))
        (PORT datad (241:241:241) (279:279:279))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (876:876:876))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1472:1472:1472) (1494:1494:1494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (536:536:536))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (781:781:781) (827:827:827))
        (IOPATH dataa combout (350:350:350) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|rvalid0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2103:2103:2103) (2075:2075:2075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (435:435:435))
        (PORT datab (333:333:333) (429:429:429))
        (PORT datac (299:299:299) (392:392:392))
        (PORT datad (300:300:300) (384:384:384))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (313:313:313) (398:398:398))
        (PORT datac (464:464:464) (530:530:530))
        (PORT datad (736:736:736) (729:729:729))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1167:1167:1167) (1218:1218:1218))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2111:2111:2111) (2082:2082:2082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|r_val\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (541:541:541))
        (PORT datab (727:727:727) (763:763:763))
        (PORT datad (753:753:753) (808:808:808))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1166:1166:1166) (1217:1217:1217))
        (PORT datad (735:735:735) (728:728:728))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2111:2111:2111) (2082:2082:2082))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1492:1492:1492))
        (PORT datab (330:330:330) (422:422:422))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2111:2111:2111) (2082:2082:2082))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1491:1491:1491))
        (PORT datab (332:332:332) (426:426:426))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2111:2111:2111) (2082:2082:2082))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1491:1491:1491))
        (PORT datab (493:493:493) (558:558:558))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2111:2111:2111) (2082:2082:2082))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1490:1490:1490))
        (PORT datab (333:333:333) (429:429:429))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2111:2111:2111) (2082:2082:2082))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (389:389:389))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2111:2111:2111) (2082:2082:2082))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (438:438:438))
        (PORT datab (1166:1166:1166) (1217:1217:1217))
        (PORT datac (302:302:302) (397:397:397))
        (PORT datad (428:428:428) (482:482:482))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (615:615:615))
        (PORT datab (497:497:497) (563:563:563))
        (PORT datac (302:302:302) (395:395:395))
        (PORT datad (303:303:303) (387:387:387))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (735:735:735) (728:728:728))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2111:2111:2111) (2082:2082:2082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (614:614:614))
        (PORT datab (496:496:496) (562:562:562))
        (PORT datac (301:301:301) (394:394:394))
        (PORT datad (302:302:302) (386:386:386))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (569:569:569))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (304:304:304) (399:399:399))
        (PORT datad (304:304:304) (392:392:392))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2111:2111:2111) (2082:2082:2082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|ien_AE\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (774:774:774) (829:829:829))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|ien_AF\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1507:1507:1507))
        (PORT datab (252:252:252) (296:296:296))
        (PORT datac (987:987:987) (996:996:996))
        (PORT datad (1050:1050:1050) (1055:1055:1055))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|ien_AE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2149:2149:2149) (2117:2117:2117))
        (PORT ena (1350:1350:1350) (1298:1298:1298))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1114:1114:1114) (1150:1150:1150))
        (PORT datad (1007:1007:1007) (1029:1029:1029))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2232:2232:2232) (2251:2251:2251))
        (PORT datab (2085:2085:2085) (2113:2113:2113))
        (PORT datac (1501:1501:1501) (1555:1555:1555))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (1854:1854:1854))
        (PORT datab (1800:1800:1800) (1828:1828:1828))
        (PORT datac (1931:1931:1931) (1958:1958:1958))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2232:2232:2232) (2251:2251:2251))
        (PORT datab (2085:2085:2085) (2113:2113:2113))
        (PORT datac (1500:1500:1500) (1555:1555:1555))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_h_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2298:2298:2298) (2321:2321:2321))
        (PORT datab (2075:2075:2075) (2110:2110:2110))
        (PORT datac (1528:1528:1528) (1589:1589:1589))
        (PORT datad (1533:1533:1533) (1599:1599:1599))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT asdata (2473:2473:2473) (2478:2478:2478))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1401:1401:1401) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[9\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2049:2049:2049) (2054:2054:2054))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2312:2312:2312))
        (PORT datab (2080:2080:2080) (2116:2116:2116))
        (PORT datac (1526:1526:1526) (1586:1586:1586))
        (PORT datad (1526:1526:1526) (1591:1591:1591))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1430:1430:1430) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[9\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1060:1060:1060))
        (PORT datab (803:803:803) (821:821:821))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[20\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[21\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_h_register\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1376:1376:1376) (1377:1377:1377))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1401:1401:1401) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|force_reload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2077:2077:2077) (2112:2112:2112))
        (PORT datac (1528:1528:1528) (1589:1589:1589))
        (PORT datad (2241:2241:2241) (2266:2266:2266))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|force_reload\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2132:2132:2132) (2103:2103:2103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (269:269:269) (361:361:361))
        (PORT datad (221:221:221) (252:252:252))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|control_wr_strobe\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2292:2292:2292) (2314:2314:2314))
        (PORT datab (2080:2080:2080) (2115:2115:2115))
        (PORT datac (1526:1526:1526) (1587:1587:1587))
        (PORT datad (1528:1528:1528) (1592:1592:1592))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|control_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2162:2162:2162))
        (PORT asdata (1784:1784:1784) (1799:1799:1799))
        (PORT clrn (2132:2132:2132) (2103:2103:2103))
        (PORT ena (1141:1141:1141) (1118:1118:1118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_is_running\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (406:406:406))
        (PORT datab (254:254:254) (295:295:295))
        (PORT datad (272:272:272) (350:350:350))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_is_running\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1628:1628:1628))
        (PORT datab (409:409:409) (419:419:419))
        (PORT datac (391:391:391) (403:403:403))
        (PORT datad (1887:1887:1887) (1841:1841:1841))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_is_running\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2132:2132:2132) (2103:2103:2103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (400:400:400))
        (PORT datad (269:269:269) (347:347:347))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1761:1761:1761) (1746:1746:1746))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[22\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT asdata (1501:1501:1501) (1530:1530:1530))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (PORT ena (1734:1734:1734) (1684:1684:1684))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1088:1088:1088) (1115:1115:1115))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[23\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT asdata (1454:1454:1454) (1481:1481:1481))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (PORT ena (1734:1734:1734) (1684:1684:1684))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (834:834:834) (889:889:889))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[24\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT asdata (2383:2383:2383) (2378:2378:2378))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (PORT ena (1734:1734:1734) (1684:1684:1684))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (875:875:875) (924:924:924))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[25\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1966:1966:1966) (1952:1952:1952))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT asdata (1387:1387:1387) (1461:1461:1461))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (PORT ena (1690:1690:1690) (1698:1698:1698))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[9\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (766:766:766) (822:822:822))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (PORT ena (1690:1690:1690) (1698:1698:1698))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1765:1765:1765))
        (PORT datab (2030:2030:2030) (2043:2043:2043))
        (PORT datac (1795:1795:1795) (1840:1840:1840))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[9\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1389:1389:1389))
        (PORT datab (972:972:972) (1001:1001:1001))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT asdata (1445:1445:1445) (1482:1482:1482))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1157:1157:1157))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datad (1139:1139:1139) (1212:1212:1212))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2046:2046:2046) (2086:2086:2086))
        (PORT datac (1457:1457:1457) (1512:1512:1512))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1137:1137:1137))
        (PORT datab (949:949:949) (1046:1046:1046))
        (PORT datac (888:888:888) (980:980:980))
        (PORT datad (647:647:647) (680:680:680))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_mem_byte_en\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (691:691:691))
        (PORT datab (875:875:875) (949:949:949))
        (PORT datac (1240:1240:1240) (1231:1231:1231))
        (PORT datad (1089:1089:1089) (1124:1124:1124))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2721:2721:2721) (2729:2729:2729))
        (PORT datac (286:286:286) (373:373:373))
        (PORT datad (1017:1017:1017) (1058:1058:1058))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|byteenable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (724:724:724) (781:781:781))
        (PORT datad (1117:1117:1117) (1148:1148:1148))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2242:2242:2242) (2235:2235:2235))
        (PORT datad (722:722:722) (769:769:769))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (2622:2622:2622) (2615:2615:2615))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (536:536:536))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (878:878:878))
        (PORT datab (790:790:790) (786:786:786))
        (PORT datac (1362:1362:1362) (1392:1392:1392))
        (PORT datad (1011:1011:1011) (999:999:999))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1930:1930:1930) (1870:1870:1870))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (465:465:465))
        (PORT datac (515:515:515) (585:585:585))
        (PORT datad (314:314:314) (402:402:402))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1540:1540:1540) (1568:1568:1568))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (467:467:467))
        (PORT datac (517:517:517) (587:587:587))
        (PORT datad (316:316:316) (404:404:404))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (821:821:821))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (1104:1104:1104) (1153:1153:1153))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2155:2155:2155))
        (PORT asdata (670:670:670) (751:751:751))
        (PORT ena (1995:1995:1995) (1970:1970:1970))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (745:745:745))
        (PORT datab (990:990:990) (1032:1032:1032))
        (PORT datac (816:816:816) (886:886:886))
        (PORT datad (875:875:875) (943:943:943))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1426:1426:1426) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2155:2155:2155))
        (PORT asdata (668:668:668) (749:749:749))
        (PORT ena (1995:1995:1995) (1970:1970:1970))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1033:1033:1033))
        (PORT datab (951:951:951) (1048:1048:1048))
        (PORT datac (1043:1043:1043) (1081:1081:1081))
        (PORT datad (454:454:454) (506:506:506))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (830:830:830))
        (PORT datac (839:839:839) (897:897:897))
        (PORT datad (432:432:432) (476:476:476))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (1088:1088:1088) (1098:1098:1098))
        (PORT datac (1097:1097:1097) (1155:1155:1155))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[9\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1146:1146:1146))
        (PORT datab (908:908:908) (970:970:970))
        (PORT datac (788:788:788) (864:864:864))
        (PORT datad (1122:1122:1122) (1173:1173:1173))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1450:1450:1450) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1995:1995:1995) (1970:1970:1970))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1033:1033:1033))
        (PORT datab (954:954:954) (1052:1052:1052))
        (PORT datac (1042:1042:1042) (1080:1080:1080))
        (PORT datad (664:664:664) (692:692:692))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (867:867:867))
        (PORT datac (844:844:844) (901:901:901))
        (PORT datad (666:666:666) (696:696:696))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2046:2046:2046) (2085:2085:2085))
        (PORT datac (1435:1435:1435) (1485:1485:1485))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (377:377:377))
        (PORT datac (2119:2119:2119) (2188:2188:2188))
        (PORT datad (798:798:798) (842:842:842))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1681:1681:1681) (1706:1706:1706))
        (PORT datac (1655:1655:1655) (1688:1688:1688))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1106:1106:1106) (1143:1143:1143))
        (PORT datad (1326:1326:1326) (1343:1343:1343))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1593:1593:1593))
        (PORT datac (1007:1007:1007) (1031:1031:1031))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2674:2674:2674) (2651:2651:2651))
        (PORT datad (1052:1052:1052) (1096:1096:1096))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1132:1132:1132))
        (PORT datab (1133:1133:1133) (1159:1159:1159))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1317:1317:1317) (1287:1287:1287))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1485:1485:1485) (1517:1517:1517))
        (PORT datad (2004:2004:2004) (2012:2012:2012))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (463:463:463))
        (PORT datac (782:782:782) (840:840:840))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[14\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1331:1331:1331))
        (PORT datab (912:912:912) (987:987:987))
        (PORT datac (1538:1538:1538) (1544:1544:1544))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[15\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (682:682:682))
        (PORT datab (1392:1392:1392) (1436:1436:1436))
        (PORT datac (738:738:738) (759:759:759))
        (PORT datad (1340:1340:1340) (1361:1361:1361))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (409:409:409) (544:544:544))
        (PORT datad (2076:2076:2076) (2177:2177:2177))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2143w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (380:380:380))
        (PORT datab (289:289:289) (356:356:356))
        (PORT datac (254:254:254) (312:312:312))
        (PORT datad (260:260:260) (306:306:306))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2029:2029:2029) (2043:2043:2043))
        (PORT datad (260:260:260) (334:334:334))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (581:581:581))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (556:556:556))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_rd\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1406:1406:1406))
        (PORT datab (324:324:324) (417:417:417))
        (PORT datac (978:978:978) (987:987:987))
        (PORT datad (222:222:222) (251:251:251))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|read_0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2146:2146:2146) (2115:2115:2115))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1623:1623:1623) (1635:1635:1635))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT sload (1820:1820:1820) (1924:1924:1924))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1203:1203:1203))
        (PORT datab (1396:1396:1396) (1367:1367:1367))
        (PORT datac (1175:1175:1175) (1243:1243:1243))
        (PORT datad (1314:1314:1314) (1278:1278:1278))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1514:1514:1514))
        (PORT datab (1122:1122:1122) (1175:1175:1175))
        (PORT datad (1103:1103:1103) (1114:1114:1114))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3271:3271:3271) (3171:3171:3171))
        (PORT datab (985:985:985) (963:963:963))
        (PORT datad (310:310:310) (405:405:405))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (974:974:974))
        (PORT datab (462:462:462) (484:484:484))
        (PORT datad (1233:1233:1233) (1178:1178:1178))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1666:1666:1666) (1675:1675:1675))
        (PORT datad (260:260:260) (334:334:334))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router_001\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1294:1294:1294) (1324:1324:1324))
        (PORT datac (1050:1050:1050) (1084:1084:1084))
        (PORT datad (1033:1033:1033) (1115:1115:1115))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router_001\|always1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (335:335:335))
        (PORT datab (1331:1331:1331) (1364:1364:1364))
        (PORT datac (1269:1269:1269) (1339:1339:1339))
        (PORT datad (219:219:219) (248:248:248))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2049:2049:2049) (2093:2093:2093))
        (PORT datad (479:479:479) (499:499:499))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (548:548:548))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datad (314:314:314) (399:399:399))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (552:552:552))
        (PORT datab (2086:2086:2086) (2131:2131:2131))
        (PORT datac (268:268:268) (357:357:357))
        (PORT datad (243:243:243) (276:276:276))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (398:398:398))
        (PORT datab (798:798:798) (839:839:839))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (553:553:553))
        (PORT datac (2053:2053:2053) (2098:2098:2098))
        (PORT datad (314:314:314) (399:399:399))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (496:496:496))
        (PORT datab (298:298:298) (386:386:386))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (405:405:405))
        (PORT datab (276:276:276) (318:318:318))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|av_waitrequest_generated\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (603:603:603))
        (PORT datab (1332:1332:1332) (1364:1364:1364))
        (PORT datac (1269:1269:1269) (1339:1339:1339))
        (PORT datad (218:218:218) (247:247:247))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|av_waitrequest_generated\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (534:534:534))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (409:409:409) (426:426:426))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (274:274:274) (315:315:315))
        (PORT datac (268:268:268) (357:357:357))
        (PORT datad (310:310:310) (395:395:395))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (581:581:581))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1789:1789:1789) (1819:1819:1819))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT sload (1820:1820:1820) (1924:1924:1924))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator\|av_readdata_pre\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (1494:1494:1494) (1551:1551:1551))
        (PORT clrn (2152:2152:2152) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1226:1226:1226))
        (PORT datab (1203:1203:1203) (1282:1282:1282))
        (PORT datac (1324:1324:1324) (1341:1341:1341))
        (PORT datad (351:351:351) (456:456:456))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2163w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (372:372:372))
        (PORT datab (293:293:293) (361:361:361))
        (PORT datac (257:257:257) (315:315:315))
        (PORT datad (258:258:258) (303:303:303))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (PORT datad (1996:1996:1996) (1999:1999:1999))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1817:1817:1817))
        (PORT datab (1698:1698:1698) (1758:1758:1758))
        (PORT datac (221:221:221) (260:260:260))
        (PORT datad (1432:1432:1432) (1492:1492:1492))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_exception\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1152:1152:1152))
        (PORT datab (1604:1604:1604) (1585:1585:1585))
        (PORT datac (1660:1660:1660) (1721:1721:1721))
        (PORT datad (2291:2291:2291) (2306:2306:2306))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_exception\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1310:1310:1310))
        (PORT datab (1448:1448:1448) (1528:1528:1528))
        (PORT datac (1327:1327:1327) (1388:1388:1388))
        (PORT datad (1380:1380:1380) (1419:1419:1419))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (243:243:243) (283:283:283))
        (PORT datac (680:680:680) (689:689:689))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_exception\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_logic_op_raw\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1326:1326:1326))
        (PORT datab (1686:1686:1686) (1714:1714:1714))
        (PORT datac (1056:1056:1056) (1060:1060:1060))
        (PORT datad (1434:1434:1434) (1494:1494:1494))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_compare_op\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_logic_op_raw\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1104:1104:1104))
        (PORT datab (1715:1715:1715) (1753:1753:1753))
        (PORT datac (1985:1985:1985) (1979:1979:1979))
        (PORT datad (1272:1272:1272) (1269:1269:1269))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_compare_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1180:1180:1180))
        (PORT datab (1132:1132:1132) (1178:1178:1178))
        (PORT datac (1056:1056:1056) (1109:1109:1109))
        (PORT datad (861:861:861) (938:938:938))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (539:539:539))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1203:1203:1203) (1240:1240:1240))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT sload (1820:1820:1820) (1924:1924:1924))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1226:1226:1226))
        (PORT datab (1204:1204:1204) (1283:1283:1283))
        (PORT datac (1572:1572:1572) (1557:1557:1557))
        (PORT datad (350:350:350) (455:455:455))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3132:3132:3132) (3070:3070:3070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[23\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1061:1061:1061) (1105:1105:1105))
        (PORT datad (2026:2026:2026) (2071:2071:2071))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1238:1238:1238))
        (PORT datab (1097:1097:1097) (1117:1117:1117))
        (PORT datac (996:996:996) (971:971:971))
        (PORT datad (851:851:851) (907:907:907))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT asdata (1157:1157:1157) (1195:1195:1195))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2634:2634:2634) (2610:2610:2610))
        (PORT datab (1632:1632:1632) (1609:1609:1609))
        (PORT datad (1092:1092:1092) (1093:1093:1093))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (972:972:972))
        (PORT datab (804:804:804) (804:804:804))
        (PORT datac (1259:1259:1259) (1273:1273:1273))
        (PORT datad (713:713:713) (722:722:722))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1510:1510:1510) (1472:1472:1472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1364:1364:1364) (1337:1337:1337))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (857:857:857))
        (PORT datab (1206:1206:1206) (1285:1285:1285))
        (PORT datad (349:349:349) (453:453:453))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[23\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2118:2118:2118))
        (PORT datac (1062:1062:1062) (1107:1107:1107))
        (PORT datad (1072:1072:1072) (1113:1113:1113))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2589:2589:2589) (2553:2553:2553))
        (PORT datab (1631:1631:1631) (1608:1608:1608))
        (PORT datad (1094:1094:1094) (1096:1096:1096))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (979:979:979))
        (PORT datab (1027:1027:1027) (1007:1007:1007))
        (PORT datac (1254:1254:1254) (1268:1268:1268))
        (PORT datad (712:712:712) (721:721:721))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1510:1510:1510) (1472:1472:1472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1294:1294:1294))
        (PORT datab (2120:2120:2120) (2166:2166:2166))
        (PORT datac (1112:1112:1112) (1164:1164:1164))
        (PORT datad (1111:1111:1111) (1163:1163:1163))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1290:1290:1290))
        (PORT datab (2121:2121:2121) (2168:2168:2168))
        (PORT datac (1116:1116:1116) (1168:1168:1168))
        (PORT datad (1115:1115:1115) (1167:1167:1167))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_unsigned_lo_imm16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1039:1039:1039))
        (PORT datab (761:761:761) (772:772:772))
        (PORT datac (1711:1711:1711) (1766:1766:1766))
        (PORT datad (1624:1624:1624) (1735:1735:1735))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (998:998:998))
        (PORT datac (1708:1708:1708) (1763:1763:1763))
        (PORT datad (1628:1628:1628) (1740:1740:1740))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_unsigned_lo_imm16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1606:1606:1606) (1644:1644:1644))
        (PORT datad (719:719:719) (722:722:722))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_unsigned_lo_imm16\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (771:771:771) (752:752:752))
        (PORT d[1] (1734:1734:1734) (1698:1698:1698))
        (PORT d[2] (1352:1352:1352) (1326:1326:1326))
        (PORT d[3] (1118:1118:1118) (1109:1109:1109))
        (PORT d[4] (798:798:798) (791:791:791))
        (PORT d[5] (1074:1074:1074) (1065:1065:1065))
        (PORT d[6] (1270:1270:1270) (1243:1243:1243))
        (PORT d[7] (1396:1396:1396) (1383:1383:1383))
        (PORT d[8] (1120:1120:1120) (1094:1094:1094))
        (PORT d[9] (769:769:769) (768:768:768))
        (PORT d[10] (1082:1082:1082) (1060:1060:1060))
        (PORT d[11] (1747:1747:1747) (1726:1726:1726))
        (PORT d[12] (1473:1473:1473) (1480:1480:1480))
        (PORT d[13] (1304:1304:1304) (1282:1282:1282))
        (PORT d[14] (789:789:789) (786:786:786))
        (PORT d[15] (1117:1117:1117) (1114:1114:1114))
        (PORT d[16] (1362:1362:1362) (1334:1334:1334))
        (PORT d[17] (1118:1118:1118) (1112:1112:1112))
        (PORT d[18] (1342:1342:1342) (1318:1318:1318))
        (PORT d[19] (1313:1313:1313) (1295:1295:1295))
        (PORT d[20] (1668:1668:1668) (1646:1646:1646))
        (PORT d[21] (1058:1058:1058) (1058:1058:1058))
        (PORT d[22] (1047:1047:1047) (1030:1030:1030))
        (PORT d[23] (1168:1168:1168) (1163:1163:1163))
        (PORT d[24] (1036:1036:1036) (1003:1003:1003))
        (PORT d[25] (997:997:997) (965:965:965))
        (PORT d[26] (1389:1389:1389) (1365:1365:1365))
        (PORT d[27] (1648:1648:1648) (1618:1618:1618))
        (PORT d[28] (1023:1023:1023) (1002:1002:1002))
        (PORT d[29] (1978:1978:1978) (1975:1975:1975))
        (PORT d[30] (1129:1129:1129) (1127:1127:1127))
        (PORT d[31] (1356:1356:1356) (1331:1331:1331))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1153:1153:1153))
        (PORT d[1] (1081:1081:1081) (1112:1112:1112))
        (PORT d[2] (807:807:807) (854:854:854))
        (PORT d[3] (1092:1092:1092) (1126:1126:1126))
        (PORT d[4] (857:857:857) (908:908:908))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2015:2015:2015) (1935:1935:1935))
        (PORT clk (2547:2547:2547) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1169:1169:1169))
        (PORT d[1] (1528:1528:1528) (1561:1561:1561))
        (PORT d[2] (1057:1057:1057) (1096:1096:1096))
        (PORT d[3] (1133:1133:1133) (1164:1164:1164))
        (PORT d[4] (1126:1126:1126) (1158:1158:1158))
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_hi\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (885:885:885))
        (PORT datab (1215:1215:1215) (1291:1291:1291))
        (PORT datac (1509:1509:1509) (1567:1567:1567))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_hi\[15\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (820:820:820) (872:872:872))
        (PORT datac (1006:1006:1006) (1009:1009:1009))
        (PORT datad (1098:1098:1098) (1132:1132:1132))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1395:1395:1395))
        (PORT d[1] (1741:1741:1741) (1706:1706:1706))
        (PORT d[2] (1409:1409:1409) (1368:1368:1368))
        (PORT d[3] (1059:1059:1059) (1058:1058:1058))
        (PORT d[4] (1742:1742:1742) (1712:1712:1712))
        (PORT d[5] (1078:1078:1078) (1074:1074:1074))
        (PORT d[6] (993:993:993) (975:975:975))
        (PORT d[7] (1081:1081:1081) (1076:1076:1076))
        (PORT d[8] (1143:1143:1143) (1131:1131:1131))
        (PORT d[9] (1091:1091:1091) (1082:1082:1082))
        (PORT d[10] (1129:1129:1129) (1120:1120:1120))
        (PORT d[11] (1114:1114:1114) (1110:1110:1110))
        (PORT d[12] (1853:1853:1853) (1845:1845:1845))
        (PORT d[13] (1019:1019:1019) (997:997:997))
        (PORT d[14] (1116:1116:1116) (1101:1101:1101))
        (PORT d[15] (1131:1131:1131) (1127:1127:1127))
        (PORT d[16] (798:798:798) (794:794:794))
        (PORT d[17] (1137:1137:1137) (1135:1135:1135))
        (PORT d[18] (1660:1660:1660) (1629:1629:1629))
        (PORT d[19] (1601:1601:1601) (1572:1572:1572))
        (PORT d[20] (1066:1066:1066) (1058:1058:1058))
        (PORT d[21] (1429:1429:1429) (1418:1418:1418))
        (PORT d[22] (1343:1343:1343) (1316:1316:1316))
        (PORT d[23] (1100:1100:1100) (1096:1096:1096))
        (PORT d[24] (1400:1400:1400) (1366:1366:1366))
        (PORT d[25] (1332:1332:1332) (1297:1297:1297))
        (PORT d[26] (1682:1682:1682) (1637:1637:1637))
        (PORT d[27] (1307:1307:1307) (1288:1288:1288))
        (PORT d[28] (1389:1389:1389) (1361:1361:1361))
        (PORT d[29] (1585:1585:1585) (1593:1593:1593))
        (PORT d[30] (1079:1079:1079) (1080:1080:1080))
        (PORT d[31] (1013:1013:1013) (994:994:994))
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (861:861:861))
        (PORT d[1] (808:808:808) (863:863:863))
        (PORT d[2] (1128:1128:1128) (1162:1162:1162))
        (PORT d[3] (873:873:873) (919:919:919))
        (PORT d[4] (1406:1406:1406) (1418:1418:1418))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1745:1745:1745) (1674:1674:1674))
        (PORT clk (2549:2549:2549) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1099:1099:1099))
        (PORT d[1] (1621:1621:1621) (1683:1683:1683))
        (PORT d[2] (1090:1090:1090) (1125:1125:1125))
        (PORT d[3] (1074:1074:1074) (1109:1109:1109))
        (PORT d[4] (1302:1302:1302) (1313:1313:1313))
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|SoC_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[31\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1765:1765:1765))
        (PORT datab (1117:1117:1117) (1104:1104:1104))
        (PORT datac (1074:1074:1074) (1077:1077:1077))
        (PORT datad (824:824:824) (872:872:872))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[31\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (936:936:936))
        (PORT datab (293:293:293) (378:378:378))
        (PORT datac (270:270:270) (360:360:360))
        (PORT datad (850:850:850) (902:902:902))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[31\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (301:301:301) (391:391:391))
        (PORT datac (1272:1272:1272) (1263:1263:1263))
        (PORT datad (1257:1257:1257) (1251:1251:1251))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1305:1305:1305))
        (PORT datab (2116:2116:2116) (2162:2162:2162))
        (PORT datac (1107:1107:1107) (1157:1157:1157))
        (PORT datad (1105:1105:1105) (1156:1156:1156))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1298:1298:1298))
        (PORT datab (2118:2118:2118) (2164:2164:2164))
        (PORT datac (1111:1111:1111) (1162:1162:1162))
        (PORT datad (1109:1109:1109) (1161:1161:1161))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_logic\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1309:1309:1309))
        (PORT datab (2114:2114:2114) (2159:2159:2159))
        (PORT datac (1104:1104:1104) (1154:1154:1154))
        (PORT datad (1102:1102:1102) (1152:1152:1152))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_invert_arith_src_msb\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (217:217:217) (256:256:256))
        (PORT datad (2148:2148:2148) (2225:2225:2225))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_alu_subtract\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1439:1439:1439) (1516:1516:1516))
        (PORT datac (1693:1693:1693) (1752:1752:1752))
        (PORT datad (2087:2087:2087) (2132:2132:2132))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_alu_subtract\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (514:514:514))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_invert_arith_src_msb\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (734:734:734))
        (PORT datab (781:781:781) (825:825:825))
        (PORT datac (1107:1107:1107) (1171:1171:1171))
        (PORT datad (1627:1627:1627) (1578:1578:1578))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_invert_arith_src_msb\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_arith_src1\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (400:400:400))
        (PORT datac (1116:1116:1116) (1169:1169:1169))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_arith_src2\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1117:1117:1117) (1170:1170:1170))
        (PORT datad (261:261:261) (337:337:337))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[30\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (900:900:900))
        (PORT datab (406:406:406) (540:540:540))
        (PORT datac (735:735:735) (739:739:739))
        (PORT datad (2088:2088:2088) (2191:2191:2191))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1617:1617:1617))
        (PORT datab (1215:1215:1215) (1291:1291:1291))
        (PORT datad (675:675:675) (633:633:633))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_hi\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1478:1478:1478) (1512:1512:1512))
        (PORT datad (816:816:816) (857:857:857))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2116:2116:2116) (2136:2136:2136))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[29\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1122:1122:1122))
        (PORT datab (872:872:872) (917:917:917))
        (PORT datac (1049:1049:1049) (1052:1052:1052))
        (PORT datad (1629:1629:1629) (1708:1708:1708))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[28\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (804:804:804))
        (PORT datab (412:412:412) (548:548:548))
        (PORT datac (815:815:815) (860:860:860))
        (PORT datad (2078:2078:2078) (2179:2179:2179))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[28\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1617:1617:1617))
        (PORT datab (444:444:444) (461:461:461))
        (PORT datad (1176:1176:1176) (1240:1240:1240))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1503:1503:1503) (1524:1524:1524))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[27\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1624:1624:1624))
        (PORT datab (1220:1220:1220) (1297:1297:1297))
        (PORT datad (433:433:433) (434:434:434))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1450:1450:1450) (1484:1484:1484))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[26\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1614:1614:1614))
        (PORT datab (1214:1214:1214) (1289:1289:1289))
        (PORT datad (409:409:409) (412:412:412))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1473:1473:1473) (1514:1514:1514))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[25\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1626:1626:1626))
        (PORT datab (1221:1221:1221) (1298:1298:1298))
        (PORT datad (760:760:760) (750:750:750))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2347:2347:2347) (2360:2360:2360))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[24\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (914:914:914))
        (PORT datab (414:414:414) (550:550:550))
        (PORT datac (441:441:441) (445:445:445))
        (PORT datad (2075:2075:2075) (2175:2175:2175))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1629:1629:1629))
        (PORT datab (1223:1223:1223) (1300:1300:1300))
        (PORT datad (713:713:713) (703:703:703))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2397:2397:2397) (2426:2426:2426))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[23\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1415:1415:1415))
        (PORT datab (1390:1390:1390) (1434:1434:1434))
        (PORT datad (444:444:444) (449:449:449))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1524:1524:1524) (1583:1583:1583))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (PORT sclr (1314:1314:1314) (1344:1344:1344))
        (PORT sload (1805:1805:1805) (1905:1905:1905))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[23\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2245:2245:2245))
        (PORT datab (480:480:480) (480:480:480))
        (PORT datac (807:807:807) (851:851:851))
        (PORT datad (370:370:370) (491:491:491))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[22\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (471:471:471))
        (PORT datab (406:406:406) (541:541:541))
        (PORT datac (807:807:807) (850:850:850))
        (PORT datad (2087:2087:2087) (2190:2190:2190))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[21\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1629:1629:1629))
        (PORT datab (1466:1466:1466) (1439:1439:1439))
        (PORT datad (1183:1183:1183) (1248:1248:1248))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2040:2040:2040) (2063:2063:2063))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[20\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (912:912:912))
        (PORT datab (413:413:413) (549:549:549))
        (PORT datac (406:406:406) (417:417:417))
        (PORT datad (2076:2076:2076) (2177:2177:2177))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[20\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1627:1627:1627))
        (PORT datab (1221:1221:1221) (1299:1299:1299))
        (PORT datad (764:764:764) (749:749:749))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2674:2674:2674) (2684:2684:2684))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1621:1621:1621))
        (PORT datab (1218:1218:1218) (1294:1294:1294))
        (PORT datad (724:724:724) (711:711:711))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1169:1169:1169) (1219:1219:1219))
        (PORT datad (2611:2611:2611) (2620:2620:2620))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2021:2021:2021) (2045:2045:2045))
        (PORT datad (1305:1305:1305) (1323:1323:1323))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4556:4556:4556) (4458:4458:4458))
        (PORT clk (2516:2516:2516) (2544:2544:2544))
        (PORT ena (5398:5398:5398) (5256:5256:5256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (3112:3112:3112))
        (PORT d[1] (3960:3960:3960) (3930:3930:3930))
        (PORT d[2] (4701:4701:4701) (4599:4599:4599))
        (PORT d[3] (3943:3943:3943) (3893:3893:3893))
        (PORT d[4] (3844:3844:3844) (3837:3837:3837))
        (PORT d[5] (4421:4421:4421) (4504:4504:4504))
        (PORT d[6] (3753:3753:3753) (3751:3751:3751))
        (PORT d[7] (5310:5310:5310) (5290:5290:5290))
        (PORT d[8] (3908:3908:3908) (3896:3896:3896))
        (PORT d[9] (3338:3338:3338) (3499:3499:3499))
        (PORT d[10] (6600:6600:6600) (6708:6708:6708))
        (PORT d[11] (4028:4028:4028) (4116:4116:4116))
        (PORT d[12] (6663:6663:6663) (6773:6773:6773))
        (PORT clk (2512:2512:2512) (2540:2540:2540))
        (PORT ena (5394:5394:5394) (5252:5252:5252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2303:2303:2303))
        (PORT clk (2512:2512:2512) (2540:2540:2540))
        (PORT ena (5394:5394:5394) (5252:5252:5252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3229:3229:3229))
        (PORT clk (2516:2516:2516) (2544:2544:2544))
        (PORT ena (5398:5398:5398) (5256:5256:5256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2544:2544:2544))
        (PORT d[0] (5398:5398:5398) (5256:5256:5256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5028:5028:5028) (4995:4995:4995))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (6197:6197:6197) (6128:6128:6128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2824:2824:2824))
        (PORT d[1] (5873:5873:5873) (5796:5796:5796))
        (PORT d[2] (7201:7201:7201) (7015:7015:7015))
        (PORT d[3] (6197:6197:6197) (6079:6079:6079))
        (PORT d[4] (6355:6355:6355) (6266:6266:6266))
        (PORT d[5] (4501:4501:4501) (4629:4629:4629))
        (PORT d[6] (5164:5164:5164) (5226:5226:5226))
        (PORT d[7] (5277:5277:5277) (5259:5259:5259))
        (PORT d[8] (5927:5927:5927) (5848:5848:5848))
        (PORT d[9] (3642:3642:3642) (3786:3786:3786))
        (PORT d[10] (5096:5096:5096) (5138:5138:5138))
        (PORT d[11] (3726:3726:3726) (3818:3818:3818))
        (PORT d[12] (5633:5633:5633) (5794:5794:5794))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (6193:6193:6193) (6124:6124:6124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5737:5737:5737) (5839:5839:5839))
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (PORT ena (6193:6193:6193) (6124:6124:6124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (3096:3096:3096))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (6197:6197:6197) (6128:6128:6128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT d[0] (6197:6197:6197) (6128:6128:6128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4651:4651:4651) (4608:4608:4608))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT ena (5194:5194:5194) (5117:5117:5117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2868:2868:2868))
        (PORT d[1] (5200:5200:5200) (5133:5133:5133))
        (PORT d[2] (6203:6203:6203) (6030:6030:6030))
        (PORT d[3] (5218:5218:5218) (5125:5125:5125))
        (PORT d[4] (5382:5382:5382) (5303:5303:5303))
        (PORT d[5] (4799:4799:4799) (4920:4920:4920))
        (PORT d[6] (5487:5487:5487) (5546:5546:5546))
        (PORT d[7] (4699:4699:4699) (4691:4691:4691))
        (PORT d[8] (4999:4999:4999) (4930:4930:4930))
        (PORT d[9] (3285:3285:3285) (3430:3430:3430))
        (PORT d[10] (5386:5386:5386) (5459:5459:5459))
        (PORT d[11] (3460:3460:3460) (3561:3561:3561))
        (PORT d[12] (5631:5631:5631) (5790:5790:5790))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT ena (5190:5190:5190) (5113:5113:5113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3288:3288:3288))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT ena (5190:5190:5190) (5113:5113:5113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2756:2756:2756))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT ena (5194:5194:5194) (5117:5117:5117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT d[0] (5194:5194:5194) (5117:5117:5117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1732:1732:1732))
        (PORT datab (3055:3055:3055) (3099:3099:3099))
        (PORT datac (2746:2746:2746) (2590:2590:2590))
        (PORT datad (4213:4213:4213) (4461:4461:4461))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4743:4743:4743) (4723:4723:4723))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT ena (7365:7365:7365) (7159:7159:7159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3364:3364:3364))
        (PORT d[1] (2898:2898:2898) (2911:2911:2911))
        (PORT d[2] (3883:3883:3883) (3813:3813:3813))
        (PORT d[3] (3197:3197:3197) (3187:3187:3187))
        (PORT d[4] (3015:3015:3015) (3029:3029:3029))
        (PORT d[5] (2609:2609:2609) (2614:2614:2614))
        (PORT d[6] (2641:2641:2641) (2664:2664:2664))
        (PORT d[7] (4276:4276:4276) (4233:4233:4233))
        (PORT d[8] (2739:2739:2739) (2758:2758:2758))
        (PORT d[9] (3696:3696:3696) (3854:3854:3854))
        (PORT d[10] (3042:3042:3042) (3012:3012:3012))
        (PORT d[11] (4228:4228:4228) (4378:4378:4378))
        (PORT d[12] (2753:2753:2753) (2740:2740:2740))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (PORT ena (7361:7361:7361) (7155:7155:7155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (3882:3882:3882))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (PORT ena (7361:7361:7361) (7155:7155:7155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2950:2950:2950))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT ena (7365:7365:7365) (7159:7159:7159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT d[0] (7365:7365:7365) (7159:7159:7159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1284:1284:1284))
        (PORT datab (3054:3054:3054) (3099:3099:3099))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1215:1215:1215) (1177:1177:1177))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5059:5059:5059) (5027:5027:5027))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT ena (6184:6184:6184) (6114:6114:6114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2814:2814:2814))
        (PORT d[1] (5853:5853:5853) (5775:5775:5775))
        (PORT d[2] (7229:7229:7229) (7046:7046:7046))
        (PORT d[3] (6183:6183:6183) (6063:6063:6063))
        (PORT d[4] (6273:6273:6273) (6177:6177:6177))
        (PORT d[5] (4391:4391:4391) (4503:4503:4503))
        (PORT d[6] (4843:4843:4843) (4920:4920:4920))
        (PORT d[7] (5290:5290:5290) (5272:5272:5272))
        (PORT d[8] (6286:6286:6286) (6202:6202:6202))
        (PORT d[9] (3675:3675:3675) (3822:3822:3822))
        (PORT d[10] (5053:5053:5053) (5092:5092:5092))
        (PORT d[11] (4100:4100:4100) (4187:4187:4187))
        (PORT d[12] (5665:5665:5665) (5830:5830:5830))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (PORT ena (6180:6180:6180) (6110:6110:6110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4540:4540:4540))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (PORT ena (6180:6180:6180) (6110:6110:6110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3159:3159:3159))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT ena (6184:6184:6184) (6114:6114:6114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT d[0] (6184:6184:6184) (6114:6114:6114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (3766:3766:3766))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (6155:6155:6155) (6016:6016:6016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2964:2964:2964))
        (PORT d[1] (5294:5294:5294) (5248:5248:5248))
        (PORT d[2] (5830:5830:5830) (5726:5726:5726))
        (PORT d[3] (5418:5418:5418) (5372:5372:5372))
        (PORT d[4] (4549:4549:4549) (4542:4542:4542))
        (PORT d[5] (4114:4114:4114) (4206:4206:4206))
        (PORT d[6] (4831:4831:4831) (4818:4818:4818))
        (PORT d[7] (6071:6071:6071) (6060:6060:6060))
        (PORT d[8] (4962:4962:4962) (4948:4948:4948))
        (PORT d[9] (2407:2407:2407) (2474:2474:2474))
        (PORT d[10] (4939:4939:4939) (4934:4934:4934))
        (PORT d[11] (3400:3400:3400) (3474:3474:3474))
        (PORT d[12] (5136:5136:5136) (5224:5224:5224))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (6151:6151:6151) (6012:6012:6012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3124:3124:3124))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (6151:6151:6151) (6012:6012:6012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3832:3832:3832) (3998:3998:3998))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (6155:6155:6155) (6016:6016:6016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT d[0] (6155:6155:6155) (6016:6016:6016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4701:4701:4701) (4672:4672:4672))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT ena (5825:5825:5825) (5754:5754:5754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (3128:3128:3128))
        (PORT d[1] (5821:5821:5821) (5740:5740:5740))
        (PORT d[2] (6822:6822:6822) (6637:6637:6637))
        (PORT d[3] (5591:5591:5591) (5499:5499:5499))
        (PORT d[4] (5975:5975:5975) (5886:5886:5886))
        (PORT d[5] (4466:4466:4466) (4591:4591:4591))
        (PORT d[6] (5825:5825:5825) (5877:5877:5877))
        (PORT d[7] (4940:4940:4940) (4925:4925:4925))
        (PORT d[8] (5935:5935:5935) (5858:5858:5858))
        (PORT d[9] (3325:3325:3325) (3474:3474:3474))
        (PORT d[10] (5419:5419:5419) (5495:5495:5495))
        (PORT d[11] (3706:3706:3706) (3797:3797:3797))
        (PORT d[12] (5527:5527:5527) (5682:5682:5682))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT ena (5821:5821:5821) (5750:5750:5750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5438:5438:5438) (5484:5484:5484))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT ena (5821:5821:5821) (5750:5750:5750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2768:2768:2768))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT ena (5825:5825:5825) (5754:5754:5754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT d[0] (5825:5825:5825) (5754:5754:5754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4713:4713:4713))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (PORT ena (5413:5413:5413) (5271:5271:5271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3148:3148:3148))
        (PORT d[1] (4568:4568:4568) (4524:4524:4524))
        (PORT d[2] (5051:5051:5051) (4947:4947:4947))
        (PORT d[3] (4652:4652:4652) (4609:4609:4609))
        (PORT d[4] (3825:3825:3825) (3795:3795:3795))
        (PORT d[5] (4446:4446:4446) (4532:4532:4532))
        (PORT d[6] (4033:4033:4033) (4021:4021:4021))
        (PORT d[7] (5342:5342:5342) (5324:5324:5324))
        (PORT d[8] (4499:4499:4499) (4480:4480:4480))
        (PORT d[9] (3734:3734:3734) (3892:3892:3892))
        (PORT d[10] (6488:6488:6488) (6603:6603:6603))
        (PORT d[11] (4042:4042:4042) (4131:4131:4131))
        (PORT d[12] (6619:6619:6619) (6726:6726:6726))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (PORT ena (5409:5409:5409) (5267:5267:5267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3768:3768:3768))
        (PORT clk (2518:2518:2518) (2545:2545:2545))
        (PORT ena (5409:5409:5409) (5267:5267:5267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3521:3521:3521))
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (PORT ena (5413:5413:5413) (5271:5271:5271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2549:2549:2549))
        (PORT d[0] (5413:5413:5413) (5271:5271:5271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a169\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1669:1669:1669))
        (PORT datab (4261:4261:4261) (4506:4506:4506))
        (PORT datac (1245:1245:1245) (1205:1205:1205))
        (PORT datad (3021:3021:3021) (3054:3054:3054))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2690:2690:2690) (2608:2608:2608))
        (PORT datab (4261:4261:4261) (4506:4506:4506))
        (PORT datac (1631:1631:1631) (1578:1578:1578))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[9\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (2477:2477:2477) (2679:2679:2679))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[9\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1819:1819:1819) (1852:1852:1852))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1053:1053:1053) (1107:1107:1107))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[9\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1451:1451:1451) (1462:1462:1462))
        (PORT datab (1098:1098:1098) (1076:1076:1076))
        (PORT datac (3110:3110:3110) (3013:3013:3013))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT ena (2192:2192:2192) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1498:1498:1498) (1544:1544:1544))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (776:776:776))
        (PORT datab (764:764:764) (776:776:776))
        (PORT datad (1034:1034:1034) (1066:1066:1066))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_no_crst_nxt\[17\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1711:1711:1711))
        (PORT datab (1453:1453:1453) (1494:1494:1494))
        (PORT datac (1776:1776:1776) (1709:1709:1709))
        (PORT datad (624:624:624) (610:610:610))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1037:1037:1037))
        (PORT datab (1460:1460:1460) (1482:1482:1482))
        (PORT datad (1052:1052:1052) (1088:1088:1088))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_sel_nxt\.10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1456:1456:1456) (1498:1498:1498))
        (PORT datac (1781:1781:1781) (1715:1715:1715))
        (PORT datad (1665:1665:1665) (1667:1667:1667))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1620:1620:1620))
        (PORT datab (774:774:774) (763:763:763))
        (PORT datad (1178:1178:1178) (1243:1243:1243))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2829:2829:2829))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (PORT ena (3902:3902:3902) (3860:3860:3860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3656:3656:3656))
        (PORT d[1] (4550:4550:4550) (4628:4628:4628))
        (PORT d[2] (4813:4813:4813) (4681:4681:4681))
        (PORT d[3] (2280:2280:2280) (2352:2352:2352))
        (PORT d[4] (3881:3881:3881) (4027:4027:4027))
        (PORT d[5] (5130:5130:5130) (4981:4981:4981))
        (PORT d[6] (7229:7229:7229) (7477:7477:7477))
        (PORT d[7] (5882:5882:5882) (5993:5993:5993))
        (PORT d[8] (2977:2977:2977) (2980:2980:2980))
        (PORT d[9] (3377:3377:3377) (3536:3536:3536))
        (PORT d[10] (5718:5718:5718) (5761:5761:5761))
        (PORT d[11] (2876:2876:2876) (2906:2906:2906))
        (PORT d[12] (6923:6923:6923) (7168:7168:7168))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT ena (3898:3898:3898) (3856:3856:3856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5142:5142:5142) (4884:4884:4884))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT ena (3898:3898:3898) (3856:3856:3856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3851:3851:3851) (3784:3784:3784))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (PORT ena (3902:3902:3902) (3860:3860:3860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (PORT d[0] (3902:3902:3902) (3860:3860:3860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3511:3511:3511))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (3327:3327:3327) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (4074:4074:4074))
        (PORT d[1] (4855:4855:4855) (4933:4933:4933))
        (PORT d[2] (4128:4128:4128) (3999:3999:3999))
        (PORT d[3] (2303:2303:2303) (2397:2397:2397))
        (PORT d[4] (4652:4652:4652) (4783:4783:4783))
        (PORT d[5] (4431:4431:4431) (4287:4287:4287))
        (PORT d[6] (7241:7241:7241) (7488:7488:7488))
        (PORT d[7] (6181:6181:6181) (6280:6280:6280))
        (PORT d[8] (3691:3691:3691) (3682:3682:3682))
        (PORT d[9] (4122:4122:4122) (4272:4272:4272))
        (PORT d[10] (5753:5753:5753) (5807:5807:5807))
        (PORT d[11] (2818:2818:2818) (2857:2857:2857))
        (PORT d[12] (6517:6517:6517) (6771:6771:6771))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (3323:3323:3323) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4245:4245:4245) (4421:4421:4421))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (3323:3323:3323) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4474:4474:4474))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (3327:3327:3327) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (3327:3327:3327) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1685:1685:1685))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (4061:4061:4061) (4090:4090:4090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4034:4034:4034) (4159:4159:4159))
        (PORT d[1] (2090:2090:2090) (2083:2083:2083))
        (PORT d[2] (9945:9945:9945) (9911:9911:9911))
        (PORT d[3] (2397:2397:2397) (2372:2372:2372))
        (PORT d[4] (3914:3914:3914) (4023:4023:4023))
        (PORT d[5] (5181:5181:5181) (5287:5287:5287))
        (PORT d[6] (6075:6075:6075) (6227:6227:6227))
        (PORT d[7] (1871:1871:1871) (1875:1875:1875))
        (PORT d[8] (5005:5005:5005) (5126:5126:5126))
        (PORT d[9] (3936:3936:3936) (4043:4043:4043))
        (PORT d[10] (6833:6833:6833) (6928:6928:6928))
        (PORT d[11] (4039:4039:4039) (4170:4170:4170))
        (PORT d[12] (6049:6049:6049) (6249:6249:6249))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (4057:4057:4057) (4086:4086:4086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5880:5880:5880) (6020:6020:6020))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (4057:4057:4057) (4086:4086:4086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2368:2368:2368))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (4061:4061:4061) (4090:4090:4090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT d[0] (4061:4061:4061) (4090:4090:4090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2808:2808:2808))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (4203:4203:4203) (4078:4078:4078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (4228:4228:4228))
        (PORT d[1] (4320:4320:4320) (4427:4427:4427))
        (PORT d[2] (6528:6528:6528) (6348:6348:6348))
        (PORT d[3] (3150:3150:3150) (3323:3323:3323))
        (PORT d[4] (3809:3809:3809) (3887:3887:3887))
        (PORT d[5] (6225:6225:6225) (6028:6028:6028))
        (PORT d[6] (6908:6908:6908) (7015:7015:7015))
        (PORT d[7] (3878:3878:3878) (3900:3900:3900))
        (PORT d[8] (4008:4008:4008) (4074:4074:4074))
        (PORT d[9] (3947:3947:3947) (4097:4097:4097))
        (PORT d[10] (6473:6473:6473) (6565:6565:6565))
        (PORT d[11] (2909:2909:2909) (2991:2991:2991))
        (PORT d[12] (7473:7473:7473) (7735:7735:7735))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT ena (4199:4199:4199) (4074:4074:4074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7046:7046:7046) (6725:6725:6725))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT ena (4199:4199:4199) (4074:4074:4074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3031:3031:3031))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (4203:4203:4203) (4078:4078:4078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT d[0] (4203:4203:4203) (4078:4078:4078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1825:1825:1825) (1857:1857:1857))
        (PORT datab (2379:2379:2379) (2410:2410:2410))
        (PORT datac (1930:1930:1930) (1877:1877:1877))
        (PORT datad (2795:2795:2795) (2732:2732:2732))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2983:2983:2983) (3006:3006:3006))
        (PORT datab (2920:2920:2920) (2847:2847:2847))
        (PORT datac (1776:1776:1776) (1814:1814:1814))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[8\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2053:2053:2053) (2195:2195:2195))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (1033:1033:1033) (1041:1041:1041))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2671:2671:2671) (2648:2648:2648))
        (PORT datac (1046:1046:1046) (1102:1102:1102))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1144:1144:1144))
        (PORT datab (1134:1134:1134) (1160:1160:1160))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (886:886:886) (937:937:937))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1396:1396:1396))
        (PORT datac (1429:1429:1429) (1498:1498:1498))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2350:2350:2350) (2381:2381:2381))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1146:1146:1146))
        (PORT datac (1032:1032:1032) (1064:1064:1064))
        (PORT datad (1451:1451:1451) (1484:1484:1484))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1055:1055:1055) (1067:1067:1067))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (904:904:904))
        (PORT datab (1369:1369:1369) (1403:1403:1403))
        (PORT datad (1386:1386:1386) (1421:1421:1421))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (286:286:286) (371:371:371))
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2350:2350:2350) (2380:2380:2380))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1808:1808:1808) (1875:1875:1875))
        (PORT datac (1089:1089:1089) (1135:1135:1135))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_mem_byte_en\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (688:688:688))
        (PORT datab (876:876:876) (950:950:950))
        (PORT datac (1240:1240:1240) (1231:1231:1231))
        (PORT datad (1093:1093:1093) (1128:1128:1128))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2674:2674:2674) (2662:2662:2662))
        (PORT datac (1405:1405:1405) (1457:1457:1457))
        (PORT datad (981:981:981) (1017:1017:1017))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|byteenable\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1168:1168:1168) (1195:1195:1195))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (454:454:454) (452:452:452))
        (PORT d[1] (482:482:482) (484:484:484))
        (PORT d[2] (777:777:777) (765:765:765))
        (PORT d[3] (1460:1460:1460) (1452:1452:1452))
        (PORT d[4] (777:777:777) (764:764:764))
        (PORT d[5] (774:774:774) (763:763:763))
        (PORT d[6] (828:828:828) (821:821:821))
        (PORT d[7] (1105:1105:1105) (1079:1079:1079))
        (PORT d[9] (1111:1111:1111) (1102:1102:1102))
        (PORT d[10] (1082:1082:1082) (1073:1073:1073))
        (PORT d[11] (1072:1072:1072) (1053:1053:1053))
        (PORT d[12] (1418:1418:1418) (1413:1413:1413))
        (PORT d[13] (1082:1082:1082) (1070:1070:1070))
        (PORT d[14] (1103:1103:1103) (1091:1091:1091))
        (PORT d[15] (1146:1146:1146) (1131:1131:1131))
        (PORT d[16] (794:794:794) (791:791:791))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (3364:3364:3364) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (753:753:753) (756:756:756))
        (PORT d[1] (778:778:778) (780:780:780))
        (PORT d[2] (1099:1099:1099) (1094:1094:1094))
        (PORT d[3] (1126:1126:1126) (1124:1124:1124))
        (PORT d[4] (1062:1062:1062) (1053:1053:1053))
        (PORT d[5] (812:812:812) (822:822:822))
        (PORT d[6] (789:789:789) (798:798:798))
        (PORT d[7] (821:821:821) (825:825:825))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (3360:3360:3360) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1323:1323:1323))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (3360:3360:3360) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (748:748:748) (745:745:745))
        (PORT d[1] (789:789:789) (786:786:786))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (3364:3364:3364) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (3364:3364:3364) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (743:743:743))
        (PORT datab (1132:1132:1132) (1115:1115:1115))
        (PORT datac (663:663:663) (693:693:693))
        (PORT datad (1627:1627:1627) (1630:1630:1630))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1024:1024:1024))
        (PORT datad (720:720:720) (723:723:723))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2169:2169:2169))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1022:1022:1022))
        (PORT datad (971:971:971) (950:950:950))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1209:1209:1209))
        (PORT datab (1370:1370:1370) (1405:1405:1405))
        (PORT datad (730:730:730) (774:774:774))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1035:1035:1035))
        (PORT datab (1175:1175:1175) (1238:1238:1238))
        (PORT datac (837:837:837) (872:872:872))
        (PORT datad (673:673:673) (646:646:646))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT asdata (1155:1155:1155) (1195:1195:1195))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[8\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1337:1337:1337) (1295:1295:1295))
        (PORT datac (1240:1240:1240) (1249:1249:1249))
        (PORT datad (425:425:425) (475:475:475))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (3000:3000:3000) (2949:2949:2949))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1489:1489:1489) (1541:1541:1541))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1449:1449:1449))
        (PORT datab (2105:2105:2105) (2117:2117:2117))
        (PORT datad (701:701:701) (677:677:677))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (781:781:781))
        (PORT datab (478:478:478) (476:476:476))
        (PORT datad (1746:1746:1746) (1774:1774:1774))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[8\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1245:1245:1245))
        (PORT datab (1420:1420:1420) (1464:1464:1464))
        (PORT datac (1243:1243:1243) (1207:1207:1207))
        (PORT datad (780:780:780) (769:769:769))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[6\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1039:1039:1039))
        (PORT datab (774:774:774) (794:794:794))
        (PORT datac (1117:1117:1117) (1166:1166:1166))
        (PORT datad (1339:1339:1339) (1361:1361:1361))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[5\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1399:1399:1399))
        (PORT datab (1419:1419:1419) (1463:1463:1463))
        (PORT datac (1242:1242:1242) (1206:1206:1206))
        (PORT datad (1106:1106:1106) (1097:1097:1097))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (704:704:704))
        (PORT datab (1420:1420:1420) (1464:1464:1464))
        (PORT datac (1243:1243:1243) (1207:1207:1207))
        (PORT datad (1054:1054:1054) (1100:1100:1100))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1206:1206:1206))
        (PORT datab (1339:1339:1339) (1323:1323:1323))
        (PORT datac (1184:1184:1184) (1253:1253:1253))
        (PORT datad (1311:1311:1311) (1275:1275:1275))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT asdata (1327:1327:1327) (1325:1325:1325))
        (PORT clrn (2142:2142:2142) (2113:2113:2113))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1735:1735:1735) (1748:1748:1748))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1480:1480:1480) (1504:1504:1504))
        (PORT datac (797:797:797) (854:854:854))
        (PORT datad (1009:1009:1009) (1050:1050:1050))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3286:3286:3286))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT ena (4169:4169:4169) (4045:4045:4045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4344:4344:4344) (4508:4508:4508))
        (PORT d[1] (3961:3961:3961) (4071:4071:4071))
        (PORT d[2] (6897:6897:6897) (6702:6702:6702))
        (PORT d[3] (3520:3520:3520) (3686:3686:3686))
        (PORT d[4] (4168:4168:4168) (4247:4247:4247))
        (PORT d[5] (7155:7155:7155) (6943:6943:6943))
        (PORT d[6] (6979:6979:6979) (7088:7088:7088))
        (PORT d[7] (4278:4278:4278) (4321:4321:4321))
        (PORT d[8] (4372:4372:4372) (4435:4435:4435))
        (PORT d[9] (4299:4299:4299) (4444:4444:4444))
        (PORT d[10] (6526:6526:6526) (6619:6619:6619))
        (PORT d[11] (3562:3562:3562) (3635:3635:3635))
        (PORT d[12] (7862:7862:7862) (8125:8125:8125))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (4165:4165:4165) (4041:4041:4041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4948:4948:4948) (5162:5162:5162))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (4165:4165:4165) (4041:4041:4041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3117:3117:3117))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT ena (4169:4169:4169) (4045:4045:4045))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT d[0] (4169:4169:4169) (4045:4045:4045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (2979:2979:2979))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (3918:3918:3918) (3876:3876:3876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4339:4339:4339) (4506:4506:4506))
        (PORT d[1] (3980:3980:3980) (4088:4088:4088))
        (PORT d[2] (7267:7267:7267) (7083:7083:7083))
        (PORT d[3] (3058:3058:3058) (3214:3214:3214))
        (PORT d[4] (4803:4803:4803) (4869:4869:4869))
        (PORT d[5] (7191:7191:7191) (6981:6981:6981))
        (PORT d[6] (7313:7313:7313) (7417:7417:7417))
        (PORT d[7] (4327:4327:4327) (4374:4374:4374))
        (PORT d[8] (4691:4691:4691) (4737:4737:4737))
        (PORT d[9] (4605:4605:4605) (4749:4749:4749))
        (PORT d[10] (6783:6783:6783) (6870:6870:6870))
        (PORT d[11] (3905:3905:3905) (3973:3973:3973))
        (PORT d[12] (8235:8235:8235) (8492:8492:8492))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (3914:3914:3914) (3872:3872:3872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7411:7411:7411) (7081:7081:7081))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (3914:3914:3914) (3872:3872:3872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3383:3383:3383))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (3918:3918:3918) (3876:3876:3876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (3918:3918:3918) (3876:3876:3876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2514:2514:2514))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT ena (4088:4088:4088) (3967:3967:3967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3535:3535:3535))
        (PORT d[1] (4432:4432:4432) (4580:4580:4580))
        (PORT d[2] (10202:10202:10202) (10174:10174:10174))
        (PORT d[3] (3109:3109:3109) (3086:3086:3086))
        (PORT d[4] (3448:3448:3448) (3559:3559:3559))
        (PORT d[5] (4742:4742:4742) (4837:4837:4837))
        (PORT d[6] (5672:5672:5672) (5815:5815:5815))
        (PORT d[7] (2582:2582:2582) (2585:2585:2585))
        (PORT d[8] (3793:3793:3793) (3923:3923:3923))
        (PORT d[9] (3291:3291:3291) (3402:3402:3402))
        (PORT d[10] (5724:5724:5724) (5823:5823:5823))
        (PORT d[11] (3318:3318:3318) (3450:3450:3450))
        (PORT d[12] (6402:6402:6402) (6634:6634:6634))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT ena (4084:4084:4084) (3963:3963:3963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6201:6201:6201) (6370:6370:6370))
        (PORT clk (2535:2535:2535) (2559:2559:2559))
        (PORT ena (4084:4084:4084) (3963:3963:3963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2963:2963:2963))
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT ena (4088:4088:4088) (3967:3967:3967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2563:2563:2563))
        (PORT d[0] (4088:4088:4088) (3967:3967:3967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1863:1863:1863))
        (PORT datab (1895:1895:1895) (1856:1856:1856))
        (PORT datac (3560:3560:3560) (3708:3708:3708))
        (PORT datad (1760:1760:1760) (1751:1751:1751))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3276:3276:3276))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT ena (4182:4182:4182) (4056:4056:4056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4163:4163:4163))
        (PORT d[1] (4962:4962:4962) (5041:5041:5041))
        (PORT d[2] (6850:6850:6850) (6667:6667:6667))
        (PORT d[3] (3466:3466:3466) (3629:3629:3629))
        (PORT d[4] (4133:4133:4133) (4208:4208:4208))
        (PORT d[5] (7139:7139:7139) (6925:6925:6925))
        (PORT d[6] (6948:6948:6948) (7055:7055:7055))
        (PORT d[7] (3937:3937:3937) (3988:3988:3988))
        (PORT d[8] (4361:4361:4361) (4412:4412:4412))
        (PORT d[9] (4267:4267:4267) (4408:4408:4408))
        (PORT d[10] (6556:6556:6556) (6654:6654:6654))
        (PORT d[11] (2552:2552:2552) (2609:2609:2609))
        (PORT d[12] (7862:7862:7862) (8124:8124:8124))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (PORT ena (4178:4178:4178) (4052:4052:4052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (3990:3990:3990))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (PORT ena (4178:4178:4178) (4052:4052:4052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3080:3080:3080))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT ena (4182:4182:4182) (4056:4056:4056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT d[0] (4182:4182:4182) (4056:4056:4056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1842:1842:1842) (1862:1862:1862))
        (PORT datab (1912:1912:1912) (1869:1869:1869))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1953:1953:1953) (1940:1940:1940))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3292:3292:3292))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (3919:3919:3919) (3878:3878:3878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (4532:4532:4532))
        (PORT d[1] (4979:4979:4979) (5059:5059:5059))
        (PORT d[2] (6885:6885:6885) (6704:6704:6704))
        (PORT d[3] (2733:2733:2733) (2901:2901:2901))
        (PORT d[4] (4142:4142:4142) (4218:4218:4218))
        (PORT d[5] (7164:7164:7164) (6953:6953:6953))
        (PORT d[6] (7275:7275:7275) (7377:7377:7377))
        (PORT d[7] (4350:4350:4350) (4401:4401:4401))
        (PORT d[8] (4404:4404:4404) (4471:4471:4471))
        (PORT d[9] (4297:4297:4297) (4448:4448:4448))
        (PORT d[10] (6814:6814:6814) (6903:6903:6903))
        (PORT d[11] (3561:3561:3561) (3637:3637:3637))
        (PORT d[12] (8197:8197:8197) (8450:8450:8450))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT ena (3915:3915:3915) (3874:3874:3874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5845:5845:5845) (5862:5862:5862))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT ena (3915:3915:3915) (3874:3874:3874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3081:3081:3081))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (3919:3919:3919) (3878:3878:3878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT d[0] (3919:3919:3919) (3878:3878:3878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2678:2678:2678))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (4181:4181:4181) (4056:4056:4056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4189:4189:4189))
        (PORT d[1] (4685:4685:4685) (4776:4776:4776))
        (PORT d[2] (6861:6861:6861) (6677:6677:6677))
        (PORT d[3] (2760:2760:2760) (2930:2930:2930))
        (PORT d[4] (3850:3850:3850) (3912:3912:3912))
        (PORT d[5] (6838:6838:6838) (6631:6631:6631))
        (PORT d[6] (6947:6947:6947) (7054:7054:7054))
        (PORT d[7] (4453:4453:4453) (4450:4450:4450))
        (PORT d[8] (4360:4360:4360) (4412:4412:4412))
        (PORT d[9] (4260:4260:4260) (4401:4401:4401))
        (PORT d[10] (6442:6442:6442) (6531:6531:6531))
        (PORT d[11] (3227:3227:3227) (3305:3305:3305))
        (PORT d[12] (7853:7853:7853) (8114:8114:8114))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (4177:4177:4177) (4052:4052:4052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4170:4170:4170) (4188:4188:4188))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (4177:4177:4177) (4052:4052:4052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2187:2187:2187))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (4181:4181:4181) (4056:4056:4056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT d[0] (4181:4181:4181) (4056:4056:4056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1867:1867:1867))
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (PORT ena (4069:4069:4069) (4097:4097:4097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3571:3571:3571))
        (PORT d[1] (2123:2123:2123) (2111:2111:2111))
        (PORT d[2] (9952:9952:9952) (9932:9932:9932))
        (PORT d[3] (2664:2664:2664) (2633:2633:2633))
        (PORT d[4] (3918:3918:3918) (4026:4026:4026))
        (PORT d[5] (5198:5198:5198) (5304:5304:5304))
        (PORT d[6] (6076:6076:6076) (6225:6225:6225))
        (PORT d[7] (1895:1895:1895) (1903:1903:1903))
        (PORT d[8] (4604:4604:4604) (4724:4724:4724))
        (PORT d[9] (3896:3896:3896) (3997:3997:3997))
        (PORT d[10] (6537:6537:6537) (6645:6645:6645))
        (PORT d[11] (4058:4058:4058) (4190:4190:4190))
        (PORT d[12] (6061:6061:6061) (6262:6262:6262))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
        (PORT ena (4065:4065:4065) (4093:4093:4093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2006:2006:2006))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
        (PORT ena (4065:4065:4065) (4093:4093:4093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2927:2927:2927))
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (PORT ena (4069:4069:4069) (4097:4097:4097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (PORT d[0] (4069:4069:4069) (4097:4097:4097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3729:3729:3729) (3614:3614:3614))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT ena (3580:3580:3580) (3533:3533:3533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4681:4681:4681) (4844:4844:4844))
        (PORT d[1] (4667:4667:4667) (4772:4772:4772))
        (PORT d[2] (7659:7659:7659) (7465:7465:7465))
        (PORT d[3] (3424:3424:3424) (3587:3587:3587))
        (PORT d[4] (4910:4910:4910) (4983:4983:4983))
        (PORT d[5] (2318:2318:2318) (2245:2245:2245))
        (PORT d[6] (6431:6431:6431) (6649:6649:6649))
        (PORT d[7] (4659:4659:4659) (4706:4706:4706))
        (PORT d[8] (2964:2964:2964) (3010:3010:3010))
        (PORT d[9] (4977:4977:4977) (5121:5121:5121))
        (PORT d[10] (7212:7212:7212) (7301:7301:7301))
        (PORT d[11] (4239:4239:4239) (4303:4303:4303))
        (PORT d[12] (8577:8577:8577) (8834:8834:8834))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT ena (3576:3576:3576) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3185:3185:3185))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT ena (3576:3576:3576) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3766:3766:3766))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT ena (3580:3580:3580) (3533:3533:3533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT d[0] (3580:3580:3580) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3595:3595:3595) (3750:3750:3750))
        (PORT datab (1794:1794:1794) (1810:1810:1810))
        (PORT datac (1794:1794:1794) (1818:1818:1818))
        (PORT datad (1540:1540:1540) (1504:1504:1504))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3596:3596:3596) (3751:3751:3751))
        (PORT datab (1900:1900:1900) (1867:1867:1867))
        (PORT datac (2241:2241:2241) (2193:2193:2193))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[6\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2214:2214:2214) (2321:2321:2321))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (1338:1338:1338) (1332:1332:1332))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[6\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1659:1659:1659))
        (PORT datab (1078:1078:1078) (1092:1092:1092))
        (PORT datac (742:742:742) (759:759:759))
        (PORT datad (1526:1526:1526) (1479:1479:1479))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (PORT ena (2251:2251:2251) (2164:2164:2164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (714:714:714))
        (PORT datab (1417:1417:1417) (1461:1461:1461))
        (PORT datac (1241:1241:1241) (1205:1205:1205))
        (PORT datad (1060:1060:1060) (1080:1080:1080))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1512:1512:1512))
        (PORT datab (1388:1388:1388) (1425:1425:1425))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1659:1659:1659))
        (PORT datab (1360:1360:1360) (1388:1388:1388))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1336:1336:1336))
        (PORT datab (1048:1048:1048) (1101:1101:1101))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1083:1083:1083))
        (PORT datab (1026:1026:1026) (1081:1081:1081))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (877:877:877))
        (PORT datab (1092:1092:1092) (1140:1140:1140))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1170:1170:1170))
        (PORT datab (1572:1572:1572) (1561:1561:1561))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1631:1631:1631))
        (PORT datab (1198:1198:1198) (1237:1237:1237))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1161:1161:1161))
        (PORT datab (1055:1055:1055) (1084:1084:1084))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2005:2005:2005) (2004:2004:2004))
        (PORT datab (1050:1050:1050) (1070:1070:1070))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1201:1201:1201))
        (PORT datab (1084:1084:1084) (1125:1125:1125))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1154:1154:1154))
        (PORT datab (1143:1143:1143) (1186:1186:1186))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (860:860:860))
        (PORT datab (817:817:817) (857:857:857))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1120:1120:1120))
        (PORT datab (782:782:782) (819:819:819))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1117:1117:1117))
        (PORT datab (1311:1311:1311) (1341:1341:1341))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1158:1158:1158))
        (PORT datab (1945:1945:1945) (1938:1938:1938))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1808:1808:1808) (1828:1828:1828))
        (PORT datab (818:818:818) (863:863:863))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[13\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (627:627:627))
        (PORT datab (458:458:458) (466:466:466))
        (PORT datad (1288:1288:1288) (1302:1302:1302))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (782:782:782) (811:811:811))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[10\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[11\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[12\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (412:412:412))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[13\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (401:401:401))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_status_reg_pie_inst_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1408:1408:1408) (1458:1458:1458))
        (PORT datad (1660:1660:1660) (1661:1661:1661))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (634:634:634) (661:661:661))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT sclr (1291:1291:1291) (1340:1340:1340))
        (PORT sload (1342:1342:1342) (1396:1396:1396))
        (PORT ena (1819:1819:1819) (1843:1843:1843))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[14\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1428:1428:1428) (1426:1426:1426))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sload (1397:1397:1397) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1685:1685:1685))
        (PORT datab (771:771:771) (834:834:834))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1432:1432:1432))
        (PORT datab (1606:1606:1606) (1612:1612:1612))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1119:1119:1119))
        (PORT datab (821:821:821) (871:871:871))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1067:1067:1067))
        (PORT datab (1053:1053:1053) (1082:1082:1082))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1557:1557:1557))
        (PORT datab (818:818:818) (870:870:870))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1298:1298:1298))
        (PORT datab (1368:1368:1368) (1381:1381:1381))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1267:1267:1267))
        (PORT datab (1146:1146:1146) (1189:1189:1189))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1565:1565:1565))
        (PORT datab (1432:1432:1432) (1437:1437:1437))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (2011:2011:2011))
        (PORT datab (1071:1071:1071) (1096:1096:1096))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1258:1258:1258))
        (PORT datab (1557:1557:1557) (1540:1540:1540))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1284:1284:1284))
        (PORT datab (1400:1400:1400) (1413:1413:1413))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (952:952:952))
        (PORT datab (1317:1317:1317) (1348:1348:1348))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (880:880:880))
        (PORT datab (820:820:820) (856:856:856))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1060:1060:1060))
        (PORT datab (820:820:820) (870:870:870))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1194:1194:1194))
        (PORT datab (1645:1645:1645) (1623:1623:1623))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1220:1220:1220))
        (PORT datab (1025:1025:1025) (1061:1061:1061))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1301:1301:1301))
        (PORT datab (1040:1040:1040) (1064:1064:1064))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2157:2157:2157) (2282:2282:2282))
        (PORT datab (1042:1042:1042) (1070:1070:1070))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[15\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (629:629:629))
        (PORT datab (1825:1825:1825) (1815:1815:1815))
        (PORT datad (375:375:375) (381:381:381))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1052:1052:1052) (1025:1025:1025))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT sclr (827:827:827) (861:861:861))
        (PORT sload (986:986:986) (1001:1001:1001))
        (PORT ena (1793:1793:1793) (1809:1809:1809))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[15\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (806:806:806))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2195:2195:2195) (2124:2124:2124))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sload (1397:1397:1397) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1302:1302:1302))
        (PORT datab (1296:1296:1296) (1320:1320:1320))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2132:2132:2132) (2237:2237:2237))
        (PORT datab (814:814:814) (862:862:862))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1270:1270:1270))
        (PORT datab (851:851:851) (901:901:901))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1736:1736:1736))
        (PORT datab (1275:1275:1275) (1295:1295:1295))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_arith_result\[18\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1337:1337:1337))
        (PORT datac (650:650:650) (639:639:639))
        (PORT datad (402:402:402) (407:407:407))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_no_crst_nxt\[16\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1714:1714:1714))
        (PORT datab (1454:1454:1454) (1496:1496:1496))
        (PORT datac (1777:1777:1777) (1711:1711:1711))
        (PORT datad (597:597:597) (582:582:582))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_no_crst_nxt\[16\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1721:1721:1721))
        (PORT datab (275:275:275) (314:314:314))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (1793:1793:1793) (1809:1809:1809))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[16\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (735:735:735))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1440:1440:1440) (1428:1428:1428))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (2049:2049:2049) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (879:879:879))
        (PORT datab (1421:1421:1421) (1465:1465:1465))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1756:1756:1756) (1783:1783:1783))
        (PORT datab (1018:1018:1018) (1051:1051:1051))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_arith_result\[19\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1334:1334:1334))
        (PORT datac (631:631:631) (604:604:604))
        (PORT datad (372:372:372) (379:379:379))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_no_crst_nxt\[17\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1456:1456:1456) (1498:1498:1498))
        (PORT datac (1779:1779:1779) (1713:1713:1713))
        (PORT datad (368:368:368) (371:371:371))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (1793:1793:1793) (1809:1809:1809))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[17\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (697:697:697) (726:726:726))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1136:1136:1136) (1141:1141:1141))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (937:937:937) (1010:1010:1010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1699:1699:1699))
        (PORT datab (1097:1097:1097) (1126:1126:1126))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1718:1718:1718))
        (PORT datab (1733:1733:1733) (1744:1744:1744))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1775:1775:1775) (1818:1818:1818))
        (PORT datab (1084:1084:1084) (1129:1129:1129))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1846:1846:1846))
        (PORT datab (1850:1850:1850) (1832:1832:1832))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1229:1229:1229))
        (PORT datab (1072:1072:1072) (1105:1105:1105))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1414:1414:1414))
        (PORT datab (1068:1068:1068) (1106:1106:1106))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1377:1377:1377))
        (PORT datab (1412:1412:1412) (1427:1427:1427))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1405:1405:1405))
        (PORT datab (1012:1012:1012) (1043:1043:1043))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1388:1388:1388))
        (PORT datab (1367:1367:1367) (1380:1380:1380))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1311:1311:1311))
        (PORT datab (1263:1263:1263) (1251:1251:1251))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1181:1181:1181))
        (PORT datab (1337:1337:1337) (1368:1368:1368))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (750:750:750))
        (PORT datab (705:705:705) (711:711:711))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (880:880:880))
        (PORT datab (1718:1718:1718) (1747:1747:1747))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1430:1430:1430))
        (PORT datab (1044:1044:1044) (1103:1103:1103))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2360:2360:2360) (2383:2383:2383))
        (PORT datab (1457:1457:1457) (1481:1481:1481))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1187:1187:1187))
        (PORT datab (1769:1769:1769) (1810:1810:1810))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1159:1159:1159))
        (PORT datab (799:799:799) (861:861:861))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (1897:1897:1897))
        (PORT datab (1059:1059:1059) (1080:1080:1080))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (915:915:915))
        (PORT datab (1407:1407:1407) (1410:1410:1410))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1720:1720:1720) (1719:1719:1719))
        (PORT datab (824:824:824) (872:872:872))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (884:884:884))
        (PORT datab (1339:1339:1339) (1354:1354:1354))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1288:1288:1288))
        (PORT datab (1133:1133:1133) (1136:1136:1136))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1199:1199:1199))
        (PORT datab (1167:1167:1167) (1216:1216:1216))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (713:713:713))
        (PORT datab (742:742:742) (737:737:737))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[31\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (771:771:771))
        (PORT datab (2226:2226:2226) (2177:2177:2177))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (616:616:616) (601:601:601))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[31\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1984:1984:1984) (1966:1966:1966))
        (PORT datac (1322:1322:1322) (1337:1337:1337))
        (PORT datad (975:975:975) (949:949:949))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[31\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1430:1430:1430))
        (PORT datab (1145:1145:1145) (1198:1198:1198))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[30\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1623:1623:1623))
        (PORT datab (1219:1219:1219) (1296:1296:1296))
        (PORT datad (433:433:433) (434:434:434))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2111:2111:2111) (2118:2118:2118))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[30\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1198:1198:1198))
        (PORT datab (1469:1469:1469) (1496:1496:1496))
        (PORT datac (1144:1144:1144) (1189:1189:1189))
        (PORT datad (1135:1135:1135) (1175:1175:1175))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[30\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1080:1080:1080))
        (PORT datab (695:695:695) (678:678:678))
        (PORT datac (2231:2231:2231) (2211:2211:2211))
        (PORT datad (766:766:766) (809:809:809))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[30\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2275:2275:2275) (2246:2246:2246))
        (PORT datac (411:411:411) (421:421:421))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[30\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1733:1733:1733) (1777:1777:1777))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (1103:1103:1103) (1151:1151:1151))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1238:1238:1238))
        (PORT datab (1096:1096:1096) (1116:1116:1116))
        (PORT datac (991:991:991) (959:959:959))
        (PORT datad (853:853:853) (908:908:908))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (1136:1136:1136) (1185:1185:1185))
        (PORT clrn (2152:2152:2152) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (854:854:854))
        (PORT datab (1211:1211:1211) (1291:1291:1291))
        (PORT datad (340:340:340) (445:445:445))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (422:422:422))
        (PORT datac (1982:1982:1982) (2003:2003:2003))
        (PORT datad (978:978:978) (1013:1013:1013))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4100:4100:4100))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (PORT ena (7692:7692:7692) (7482:7482:7482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3632:3632:3632))
        (PORT d[1] (8279:8279:8279) (8106:8106:8106))
        (PORT d[2] (6617:6617:6617) (6491:6491:6491))
        (PORT d[3] (2303:2303:2303) (2436:2436:2436))
        (PORT d[4] (8066:8066:8066) (7937:7937:7937))
        (PORT d[5] (6065:6065:6065) (6285:6285:6285))
        (PORT d[6] (4029:4029:4029) (3976:3976:3976))
        (PORT d[7] (4149:4149:4149) (4031:4031:4031))
        (PORT d[8] (4308:4308:4308) (4407:4407:4407))
        (PORT d[9] (5591:5591:5591) (5719:5719:5719))
        (PORT d[10] (7044:7044:7044) (7082:7082:7082))
        (PORT d[11] (3748:3748:3748) (3703:3703:3703))
        (PORT d[12] (6140:6140:6140) (6150:6150:6150))
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (PORT ena (7688:7688:7688) (7478:7478:7478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4819:4819:4819))
        (PORT clk (2549:2549:2549) (2579:2579:2579))
        (PORT ena (7688:7688:7688) (7478:7478:7478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (5098:5098:5098))
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (PORT ena (7692:7692:7692) (7482:7482:7482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2583:2583:2583))
        (PORT d[0] (7692:7692:7692) (7482:7482:7482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4155:4155:4155))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (5116:5116:5116) (4880:4880:4880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (4169:4169:4169))
        (PORT d[1] (5430:5430:5430) (5284:5284:5284))
        (PORT d[2] (6521:6521:6521) (6521:6521:6521))
        (PORT d[3] (5442:5442:5442) (5291:5291:5291))
        (PORT d[4] (4078:4078:4078) (3973:3973:3973))
        (PORT d[5] (5195:5195:5195) (5000:5000:5000))
        (PORT d[6] (5204:5204:5204) (5100:5100:5100))
        (PORT d[7] (6197:6197:6197) (6276:6276:6276))
        (PORT d[8] (5329:5329:5329) (5359:5359:5359))
        (PORT d[9] (5749:5749:5749) (5820:5820:5820))
        (PORT d[10] (4850:4850:4850) (4821:4821:4821))
        (PORT d[11] (4888:4888:4888) (4774:4774:4774))
        (PORT d[12] (4926:4926:4926) (4794:4794:4794))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (5112:5112:5112) (4876:4876:4876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4679:4679:4679) (4813:4813:4813))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (5112:5112:5112) (4876:4876:4876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6980:6980:6980) (7183:7183:7183))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (5116:5116:5116) (4880:4880:4880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT d[0] (5116:5116:5116) (4880:4880:4880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2808:2808:2808) (2845:2845:2845))
        (PORT datab (1566:1566:1566) (1542:1542:1542))
        (PORT datac (3822:3822:3822) (4024:4024:4024))
        (PORT datad (1891:1891:1891) (1822:1822:1822))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4710:4710:4710))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT ena (8398:8398:8398) (8190:8190:8190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (2983:2983:2983))
        (PORT d[1] (9037:9037:9037) (8863:8863:8863))
        (PORT d[2] (3936:3936:3936) (3841:3841:3841))
        (PORT d[3] (1959:1959:1959) (2053:2053:2053))
        (PORT d[4] (8458:8458:8458) (8328:8328:8328))
        (PORT d[5] (6794:6794:6794) (7011:7011:7011))
        (PORT d[6] (4389:4389:4389) (4336:4336:4336))
        (PORT d[7] (4526:4526:4526) (4413:4413:4413))
        (PORT d[8] (3128:3128:3128) (3189:3189:3189))
        (PORT d[9] (6276:6276:6276) (6397:6397:6397))
        (PORT d[10] (4848:4848:4848) (4715:4715:4715))
        (PORT d[11] (4114:4114:4114) (4068:4068:4068))
        (PORT d[12] (6461:6461:6461) (6469:6469:6469))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (PORT ena (8394:8394:8394) (8186:8186:8186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3019:3019:3019) (3089:3089:3089))
        (PORT clk (2559:2559:2559) (2581:2581:2581))
        (PORT ena (8394:8394:8394) (8186:8186:8186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5746:5746:5746) (5804:5804:5804))
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT ena (8398:8398:8398) (8190:8190:8190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2585:2585:2585))
        (PORT d[0] (8398:8398:8398) (8190:8190:8190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1583:1583:1583))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4021:4021:4021) (3985:3985:3985))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT ena (5107:5107:5107) (4880:4880:4880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5403:5403:5403) (5249:5249:5249))
        (PORT d[1] (6073:6073:6073) (5931:5931:5931))
        (PORT d[2] (5835:5835:5835) (5831:5831:5831))
        (PORT d[3] (5359:5359:5359) (5216:5216:5216))
        (PORT d[4] (4863:4863:4863) (4759:4759:4759))
        (PORT d[5] (6531:6531:6531) (6332:6332:6332))
        (PORT d[6] (7178:7178:7178) (7118:7118:7118))
        (PORT d[7] (5499:5499:5499) (5574:5574:5574))
        (PORT d[8] (4360:4360:4360) (4397:4397:4397))
        (PORT d[9] (5011:5011:5011) (5077:5077:5077))
        (PORT d[10] (5017:5017:5017) (5051:5051:5051))
        (PORT d[11] (5939:5939:5939) (5850:5850:5850))
        (PORT d[12] (5573:5573:5573) (5647:5647:5647))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT ena (5103:5103:5103) (4876:4876:4876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2907:2907:2907))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT ena (5103:5103:5103) (4876:4876:4876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5946:5946:5946) (6162:6162:6162))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT ena (5107:5107:5107) (4880:4880:4880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT d[0] (5107:5107:5107) (4880:4880:4880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1284:1284:1284) (1253:1253:1253))
        (PORT datac (2755:2755:2755) (2795:2795:2795))
        (PORT datad (3403:3403:3403) (3469:3469:3469))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2338:2338:2338) (2470:2470:2470))
        (PORT datab (1072:1072:1072) (1068:1068:1068))
        (PORT datac (1639:1639:1639) (1671:1671:1671))
        (PORT datad (1683:1683:1683) (1692:1692:1692))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (575:575:575))
        (PORT datab (1476:1476:1476) (1467:1467:1467))
        (PORT datac (1074:1074:1074) (1136:1136:1136))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT ena (1749:1749:1749) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[30\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1387:1387:1387))
        (PORT datab (1025:1025:1025) (1052:1052:1052))
        (PORT datac (260:260:260) (343:343:343))
        (PORT datad (1091:1091:1091) (1132:1132:1132))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[14\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (769:769:769))
        (PORT datab (1101:1101:1101) (1145:1145:1145))
        (PORT datad (721:721:721) (734:734:734))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1443:1443:1443) (1424:1424:1424))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sload (1397:1397:1397) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (470:470:470))
        (PORT datab (460:460:460) (470:470:470))
        (PORT datad (1287:1287:1287) (1302:1302:1302))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (815:815:815) (818:818:818))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT sclr (1291:1291:1291) (1340:1340:1340))
        (PORT sload (1342:1342:1342) (1396:1396:1396))
        (PORT ena (1819:1819:1819) (1843:1843:1843))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1508:1508:1508))
        (PORT datab (1688:1688:1688) (1682:1682:1682))
        (PORT datac (796:796:796) (853:853:853))
        (PORT datad (1017:1017:1017) (1050:1050:1050))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (3059:3059:3059))
        (PORT clk (2511:2511:2511) (2532:2532:2532))
        (PORT ena (5783:5783:5783) (5618:5618:5618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3085:3085:3085))
        (PORT d[1] (5041:5041:5041) (5012:5012:5012))
        (PORT d[2] (6133:6133:6133) (6018:6018:6018))
        (PORT d[3] (4952:4952:4952) (4886:4886:4886))
        (PORT d[4] (4918:4918:4918) (4903:4903:4903))
        (PORT d[5] (5070:5070:5070) (5154:5154:5154))
        (PORT d[6] (6275:6275:6275) (6276:6276:6276))
        (PORT d[7] (4923:4923:4923) (4909:4909:4909))
        (PORT d[8] (3940:3940:3940) (4077:4077:4077))
        (PORT d[9] (3684:3684:3684) (3867:3867:3867))
        (PORT d[10] (5905:5905:5905) (6028:6028:6028))
        (PORT d[11] (3382:3382:3382) (3483:3483:3483))
        (PORT d[12] (5603:5603:5603) (5717:5717:5717))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
        (PORT ena (5779:5779:5779) (5614:5614:5614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3187:3187:3187))
        (PORT clk (2507:2507:2507) (2528:2528:2528))
        (PORT ena (5779:5779:5779) (5614:5614:5614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4893:4893:4893))
        (PORT clk (2511:2511:2511) (2532:2532:2532))
        (PORT ena (5783:5783:5783) (5618:5618:5618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2532:2532:2532))
        (PORT d[0] (5783:5783:5783) (5618:5618:5618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (3019:3019:3019))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (5833:5833:5833) (5661:5661:5661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2754:2754:2754))
        (PORT d[1] (5040:5040:5040) (5011:5011:5011))
        (PORT d[2] (6124:6124:6124) (6009:6009:6009))
        (PORT d[3] (5027:5027:5027) (4978:4978:4978))
        (PORT d[4] (4937:4937:4937) (4922:4922:4922))
        (PORT d[5] (4745:4745:4745) (4842:4842:4842))
        (PORT d[6] (6306:6306:6306) (6310:6310:6310))
        (PORT d[7] (4660:4660:4660) (4660:4660:4660))
        (PORT d[8] (5160:5160:5160) (5120:5120:5120))
        (PORT d[9] (3730:3730:3730) (3918:3918:3918))
        (PORT d[10] (5904:5904:5904) (6028:6028:6028))
        (PORT d[11] (3121:3121:3121) (3235:3235:3235))
        (PORT d[12] (5951:5951:5951) (6065:6065:6065))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT ena (5829:5829:5829) (5657:5657:5657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2626:2626:2626))
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (PORT ena (5829:5829:5829) (5657:5657:5657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4910:4910:4910))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (5833:5833:5833) (5661:5661:5661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT d[0] (5833:5833:5833) (5661:5661:5661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2700:2700:2700))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT ena (6161:6161:6161) (6022:6022:6022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2972:2972:2972))
        (PORT d[1] (5275:5275:5275) (5237:5237:5237))
        (PORT d[2] (5831:5831:5831) (5727:5727:5727))
        (PORT d[3] (5403:5403:5403) (5364:5364:5364))
        (PORT d[4] (4888:4888:4888) (4875:4875:4875))
        (PORT d[5] (4812:4812:4812) (4898:4898:4898))
        (PORT d[6] (4783:4783:4783) (4767:4767:4767))
        (PORT d[7] (6050:6050:6050) (6041:6041:6041))
        (PORT d[8] (4937:4937:4937) (4922:4922:4922))
        (PORT d[9] (2756:2756:2756) (2813:2813:2813))
        (PORT d[10] (4614:4614:4614) (4613:4613:4613))
        (PORT d[11] (3409:3409:3409) (3484:3484:3484))
        (PORT d[12] (5144:5144:5144) (5232:5232:5232))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT ena (6157:6157:6157) (6018:6018:6018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4617:4617:4617) (4629:4629:4629))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT ena (6157:6157:6157) (6018:6018:6018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5015:5015:5015) (5078:5078:5078))
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT ena (6161:6161:6161) (6022:6022:6022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (PORT d[0] (6161:6161:6161) (6022:6022:6022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3485:3485:3485))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT ena (7629:7629:7629) (7562:7562:7562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (4288:4288:4288))
        (PORT d[1] (5007:5007:5007) (5082:5082:5082))
        (PORT d[2] (8295:8295:8295) (8147:8147:8147))
        (PORT d[3] (6267:6267:6267) (6167:6167:6167))
        (PORT d[4] (3259:3259:3259) (3375:3375:3375))
        (PORT d[5] (5129:5129:5129) (5282:5282:5282))
        (PORT d[6] (6003:6003:6003) (6141:6141:6141))
        (PORT d[7] (5923:5923:5923) (5838:5838:5838))
        (PORT d[8] (7692:7692:7692) (7600:7600:7600))
        (PORT d[9] (2870:2870:2870) (2967:2967:2967))
        (PORT d[10] (6145:6145:6145) (6179:6179:6179))
        (PORT d[11] (5377:5377:5377) (5539:5539:5539))
        (PORT d[12] (7431:7431:7431) (7582:7582:7582))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (PORT ena (7625:7625:7625) (7558:7558:7558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3222:3222:3222))
        (PORT clk (2544:2544:2544) (2572:2572:2572))
        (PORT ena (7625:7625:7625) (7558:7558:7558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5890:5890:5890) (6063:6063:6063))
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT ena (7629:7629:7629) (7562:7562:7562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2576:2576:2576))
        (PORT d[0] (7629:7629:7629) (7562:7562:7562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2501:2501:2501) (2516:2516:2516))
        (PORT datab (2797:2797:2797) (2814:2814:2814))
        (PORT datac (3200:3200:3200) (3155:3155:3155))
        (PORT datad (2032:2032:2032) (2061:2061:2061))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2503:2503:2503) (2519:2519:2519))
        (PORT datab (3177:3177:3177) (3240:3240:3240))
        (PORT datac (4186:4186:4186) (4208:4208:4208))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2339:2339:2339) (2471:2471:2471))
        (PORT datab (1071:1071:1071) (1065:1065:1065))
        (PORT datac (1203:1203:1203) (1204:1204:1204))
        (PORT datad (4462:4462:4462) (4325:4325:4325))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (574:574:574))
        (PORT datab (1011:1011:1011) (989:989:989))
        (PORT datac (1079:1079:1079) (1142:1142:1142))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT ena (1749:1749:1749) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[29\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1302:1302:1302))
        (PORT datab (1179:1179:1179) (1225:1225:1225))
        (PORT datac (1234:1234:1234) (1244:1244:1244))
        (PORT datad (1488:1488:1488) (1524:1524:1524))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[29\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1931:1931:1931) (1923:1923:1923))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (792:792:792) (836:836:836))
        (PORT datad (1288:1288:1288) (1275:1275:1275))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[29\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (461:461:461))
        (PORT datab (2272:2272:2272) (2242:2242:2242))
        (PORT datac (375:375:375) (391:391:391))
        (PORT datad (389:389:389) (389:389:389))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[29\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1204:1204:1204))
        (PORT datac (379:379:379) (385:385:385))
        (PORT datad (1700:1700:1700) (1724:1724:1724))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[29\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1173:1173:1173))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (1358:1358:1358) (1345:1345:1345))
        (PORT datad (1762:1762:1762) (1765:1765:1765))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1488:1488:1488) (1478:1478:1478))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (PORT sload (2369:2369:2369) (2440:2440:2440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1092:1092:1092) (1130:1130:1130))
        (PORT datad (262:262:262) (336:336:336))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2681:2681:2681))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (9525:9525:9525) (9318:9318:9318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1554:1554:1554))
        (PORT d[1] (4735:4735:4735) (4845:4845:4845))
        (PORT d[2] (2203:2203:2203) (2121:2121:2121))
        (PORT d[3] (1519:1519:1519) (1567:1567:1567))
        (PORT d[4] (2185:2185:2185) (2105:2105:2105))
        (PORT d[5] (4658:4658:4658) (4510:4510:4510))
        (PORT d[6] (5537:5537:5537) (5491:5491:5491))
        (PORT d[7] (2838:2838:2838) (2747:2747:2747))
        (PORT d[8] (2010:2010:2010) (1948:1948:1948))
        (PORT d[9] (1884:1884:1884) (1813:1813:1813))
        (PORT d[10] (5642:5642:5642) (5642:5642:5642))
        (PORT d[11] (3263:3263:3263) (3330:3330:3330))
        (PORT d[12] (2276:2276:2276) (2188:2188:2188))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (9521:9521:9521) (9314:9314:9314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3701:3701:3701) (3680:3680:3680))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (9521:9521:9521) (9314:9314:9314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4575:4575:4575) (4640:4640:4640))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (9525:9525:9525) (9318:9318:9318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT d[0] (9525:9525:9525) (9318:9318:9318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4960:4960:4960) (4635:4635:4635))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT ena (4092:4092:4092) (3990:3990:3990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7526:7526:7526) (7346:7346:7346))
        (PORT d[1] (4443:4443:4443) (4195:4195:4195))
        (PORT d[2] (3963:3963:3963) (3849:3849:3849))
        (PORT d[3] (1810:1810:1810) (1882:1882:1882))
        (PORT d[4] (5235:5235:5235) (4923:4923:4923))
        (PORT d[5] (4561:4561:4561) (4397:4397:4397))
        (PORT d[6] (6282:6282:6282) (6391:6391:6391))
        (PORT d[7] (6451:6451:6451) (6546:6546:6546))
        (PORT d[8] (3330:3330:3330) (3319:3319:3319))
        (PORT d[9] (2865:2865:2865) (2836:2836:2836))
        (PORT d[10] (5334:5334:5334) (5353:5353:5353))
        (PORT d[11] (2198:2198:2198) (2263:2263:2263))
        (PORT d[12] (5081:5081:5081) (4884:4884:4884))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (PORT ena (4088:4088:4088) (3986:3986:3986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5655:5655:5655) (5706:5706:5706))
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (PORT ena (4088:4088:4088) (3986:3986:3986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5162:5162:5162) (5336:5336:5336))
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT ena (4092:4092:4092) (3990:3990:3990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (PORT d[0] (4092:4092:4092) (3990:3990:3990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3105:3105:3105))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT ena (3330:3330:3330) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5009:5009:5009) (5211:5211:5211))
        (PORT d[1] (5888:5888:5888) (5959:5959:5959))
        (PORT d[2] (3388:3388:3388) (3256:3256:3256))
        (PORT d[3] (2627:2627:2627) (2714:2714:2714))
        (PORT d[4] (3066:3066:3066) (2941:2941:2941))
        (PORT d[5] (3685:3685:3685) (3537:3537:3537))
        (PORT d[6] (6537:6537:6537) (6425:6425:6425))
        (PORT d[7] (6533:6533:6533) (6637:6637:6637))
        (PORT d[8] (3397:3397:3397) (3407:3407:3407))
        (PORT d[9] (3213:3213:3213) (3154:3154:3154))
        (PORT d[10] (5348:5348:5348) (5362:5362:5362))
        (PORT d[11] (3887:3887:3887) (3925:3925:3925))
        (PORT d[12] (3819:3819:3819) (3688:3688:3688))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (3326:3326:3326) (3282:3282:3282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3543:3543:3543))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (3326:3326:3326) (3282:3282:3282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6673:6673:6673) (6845:6845:6845))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT ena (3330:3330:3330) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT d[0] (3330:3330:3330) (3286:3286:3286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2500:2500:2500) (2515:2515:2515))
        (PORT datab (2796:2796:2796) (2813:2813:2813))
        (PORT datac (2487:2487:2487) (2506:2506:2506))
        (PORT datad (1988:1988:1988) (1912:1912:1912))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2058:2058:2058))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT ena (6519:6519:6519) (6378:6378:6378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1932:1932:1932))
        (PORT d[1] (6044:6044:6044) (6001:6001:6001))
        (PORT d[2] (6184:6184:6184) (6091:6091:6091))
        (PORT d[3] (6062:6062:6062) (6010:6010:6010))
        (PORT d[4] (5252:5252:5252) (5244:5244:5244))
        (PORT d[5] (4886:4886:4886) (4979:4979:4979))
        (PORT d[6] (4803:4803:4803) (4843:4843:4843))
        (PORT d[7] (6740:6740:6740) (6723:6723:6723))
        (PORT d[8] (4060:4060:4060) (4027:4027:4027))
        (PORT d[9] (2768:2768:2768) (2831:2831:2831))
        (PORT d[10] (5001:5001:5001) (5037:5037:5037))
        (PORT d[11] (3785:3785:3785) (3861:3861:3861))
        (PORT d[12] (5554:5554:5554) (5653:5653:5653))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (PORT ena (6515:6515:6515) (6374:6374:6374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2374:2374:2374))
        (PORT clk (2526:2526:2526) (2551:2551:2551))
        (PORT ena (6515:6515:6515) (6374:6374:6374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5307:5307:5307) (5364:5364:5364))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT ena (6519:6519:6519) (6378:6378:6378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT d[0] (6519:6519:6519) (6378:6378:6378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (984:984:984))
        (PORT datab (2797:2797:2797) (2814:2814:2814))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2289:2289:2289) (2268:2268:2268))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2059:2059:2059))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (PORT ena (6519:6519:6519) (6378:6378:6378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2839:2839:2839))
        (PORT d[1] (5627:5627:5627) (5589:5589:5589))
        (PORT d[2] (6202:6202:6202) (6101:6101:6101))
        (PORT d[3] (5740:5740:5740) (5700:5700:5700))
        (PORT d[4] (5247:5247:5247) (5238:5238:5238))
        (PORT d[5] (4852:4852:4852) (4944:4944:4944))
        (PORT d[6] (4789:4789:4789) (4828:4828:4828))
        (PORT d[7] (6408:6408:6408) (6400:6400:6400))
        (PORT d[8] (5341:5341:5341) (5329:5329:5329))
        (PORT d[9] (2767:2767:2767) (2830:2830:2830))
        (PORT d[10] (4958:4958:4958) (4952:4952:4952))
        (PORT d[11] (3803:3803:3803) (3882:3882:3882))
        (PORT d[12] (5523:5523:5523) (5614:5614:5614))
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (PORT ena (6515:6515:6515) (6374:6374:6374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2319:2319:2319))
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (PORT ena (6515:6515:6515) (6374:6374:6374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5363:5363:5363) (5426:5426:5426))
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (PORT ena (6519:6519:6519) (6378:6378:6378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (PORT d[0] (6519:6519:6519) (6378:6378:6378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3167:3167:3167))
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (PORT ena (6146:6146:6146) (5915:5915:5915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5045:5045:5045) (5268:5268:5268))
        (PORT d[1] (3986:3986:3986) (3851:3851:3851))
        (PORT d[2] (3043:3043:3043) (2896:2896:2896))
        (PORT d[3] (3082:3082:3082) (3153:3153:3153))
        (PORT d[4] (3023:3023:3023) (2892:2892:2892))
        (PORT d[5] (3334:3334:3334) (3182:3182:3182))
        (PORT d[6] (6172:6172:6172) (6060:6060:6060))
        (PORT d[7] (7276:7276:7276) (7359:7359:7359))
        (PORT d[8] (6355:6355:6355) (6386:6386:6386))
        (PORT d[9] (3166:3166:3166) (3108:3108:3108))
        (PORT d[10] (4618:4618:4618) (4612:4612:4612))
        (PORT d[11] (5972:5972:5972) (5856:5856:5856))
        (PORT d[12] (3451:3451:3451) (3317:3317:3317))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (PORT ena (6142:6142:6142) (5911:5911:5911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3504:3504:3504))
        (PORT clk (2533:2533:2533) (2558:2558:2558))
        (PORT ena (6142:6142:6142) (5911:5911:5911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5981:5981:5981) (6164:6164:6164))
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (PORT ena (6146:6146:6146) (5915:5915:5915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (PORT d[0] (6146:6146:6146) (5915:5915:5915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1672:1672:1672))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT ena (4074:4074:4074) (4052:4052:4052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (1946:1946:1946))
        (PORT d[1] (6338:6338:6338) (6291:6291:6291))
        (PORT d[2] (6924:6924:6924) (6813:6813:6813))
        (PORT d[3] (4605:4605:4605) (4556:4556:4556))
        (PORT d[4] (2009:2009:2009) (2002:2002:2002))
        (PORT d[5] (5555:5555:5555) (5645:5645:5645))
        (PORT d[6] (5132:5132:5132) (5190:5190:5190))
        (PORT d[7] (7115:7115:7115) (7096:7096:7096))
        (PORT d[8] (3743:3743:3743) (3718:3718:3718))
        (PORT d[9] (3502:3502:3502) (3558:3558:3558))
        (PORT d[10] (5042:5042:5042) (5078:5078:5078))
        (PORT d[11] (4183:4183:4183) (4312:4312:4312))
        (PORT d[12] (6222:6222:6222) (6307:6307:6307))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT ena (4070:4070:4070) (4048:4048:4048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5032:5032:5032) (5079:5079:5079))
        (PORT clk (2528:2528:2528) (2556:2556:2556))
        (PORT ena (4070:4070:4070) (4048:4048:4048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5647:5647:5647) (5697:5697:5697))
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT ena (4074:4074:4074) (4052:4052:4052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2560:2560:2560))
        (PORT d[0] (4074:4074:4074) (4052:4052:4052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1790:1790:1790))
        (PORT datab (2797:2797:2797) (2816:2816:2816))
        (PORT datac (2449:2449:2449) (2469:2469:2469))
        (PORT datad (1394:1394:1394) (1403:1403:1403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4148:4148:4148))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (PORT ena (3728:3728:3728) (3632:3632:3632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7537:7537:7537) (7356:7356:7356))
        (PORT d[1] (4747:4747:4747) (4484:4484:4484))
        (PORT d[2] (3700:3700:3700) (3596:3596:3596))
        (PORT d[3] (2207:2207:2207) (2272:2272:2272))
        (PORT d[4] (4651:4651:4651) (4363:4363:4363))
        (PORT d[5] (4282:4282:4282) (4128:4128:4128))
        (PORT d[6] (6281:6281:6281) (6390:6390:6390))
        (PORT d[7] (5851:5851:5851) (5962:5962:5962))
        (PORT d[8] (3329:3329:3329) (3319:3319:3319))
        (PORT d[9] (3897:3897:3897) (3891:3891:3891))
        (PORT d[10] (5713:5713:5713) (5727:5727:5727))
        (PORT d[11] (2239:2239:2239) (2307:2307:2307))
        (PORT d[12] (5048:5048:5048) (4850:4850:4850))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (PORT ena (3724:3724:3724) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3523:3523:3523))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (PORT ena (3724:3724:3724) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5188:5188:5188) (5362:5362:5362))
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (PORT ena (3728:3728:3728) (3632:3632:3632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (PORT d[0] (3728:3728:3728) (3632:3632:3632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2528:2528:2528) (2487:2487:2487))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2451:2451:2451) (2471:2471:2471))
        (PORT datad (3390:3390:3390) (3243:3243:3243))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1802:1802:1802) (1934:1934:1934))
        (PORT datac (934:934:934) (923:923:923))
        (PORT datad (623:623:623) (614:614:614))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1296:1296:1296))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datad (260:260:260) (288:288:288))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (976:976:976))
        (PORT datab (762:762:762) (766:766:766))
        (PORT datac (1256:1256:1256) (1270:1270:1270))
        (PORT datad (712:712:712) (721:721:721))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1510:1510:1510) (1472:1472:1472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[28\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1156:1156:1156))
        (PORT datab (1181:1181:1181) (1227:1227:1227))
        (PORT datac (782:782:782) (838:838:838))
        (PORT datad (1489:1489:1489) (1525:1525:1525))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[28\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1931:1931:1931) (1923:1923:1923))
        (PORT datab (1322:1322:1322) (1329:1329:1329))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (729:729:729) (773:773:773))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[28\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1930:1930:1930) (1922:1922:1922))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (678:678:678) (673:673:673))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[28\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1781:1781:1781))
        (PORT datac (595:595:595) (575:575:575))
        (PORT datad (1107:1107:1107) (1155:1155:1155))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1437:1437:1437) (1431:1431:1431))
        (PORT datab (1145:1145:1145) (1198:1198:1198))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (1359:1359:1359) (1367:1367:1367))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[27\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2236:2236:2236))
        (PORT datab (722:722:722) (732:732:732))
        (PORT datac (814:814:814) (859:859:859))
        (PORT datad (375:375:375) (496:496:496))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[27\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1403:1403:1403))
        (PORT datab (1015:1015:1015) (1046:1046:1046))
        (PORT datac (1157:1157:1157) (1203:1203:1203))
        (PORT datad (1219:1219:1219) (1272:1272:1272))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[27\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (473:473:473))
        (PORT datab (301:301:301) (389:389:389))
        (PORT datac (967:967:967) (971:971:971))
        (PORT datad (2186:2186:2186) (2139:2139:2139))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[27\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2240:2240:2240) (2193:2193:2193))
        (PORT datab (670:670:670) (649:649:649))
        (PORT datac (669:669:669) (653:653:653))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[27\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1987:1987:1987) (1969:1969:1969))
        (PORT datac (1324:1324:1324) (1339:1339:1339))
        (PORT datad (701:701:701) (701:701:701))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[27\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1438:1438:1438) (1432:1432:1432))
        (PORT datab (1144:1144:1144) (1198:1198:1198))
        (PORT datac (259:259:259) (343:343:343))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[26\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (909:909:909))
        (PORT datab (411:411:411) (546:546:546))
        (PORT datac (718:718:718) (709:709:709))
        (PORT datad (2079:2079:2079) (2181:2181:2181))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[26\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1322:1322:1322))
        (PORT datab (1411:1411:1411) (1426:1426:1426))
        (PORT datac (1156:1156:1156) (1202:1202:1202))
        (PORT datad (1311:1311:1311) (1334:1334:1334))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[26\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2239:2239:2239) (2191:2191:2191))
        (PORT datab (461:461:461) (462:462:462))
        (PORT datac (968:968:968) (971:971:971))
        (PORT datad (438:438:438) (496:496:496))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[26\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (780:780:780))
        (PORT datab (965:965:965) (956:956:956))
        (PORT datac (945:945:945) (924:924:924))
        (PORT datad (1180:1180:1180) (1130:1130:1130))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[26\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1694:1694:1694))
        (PORT datab (1385:1385:1385) (1405:1405:1405))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2138:2138:2138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (854:854:854))
        (PORT datab (1210:1210:1210) (1290:1290:1290))
        (PORT datad (342:342:342) (446:446:446))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3074:3074:3074))
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (PORT ena (8763:8763:8763) (8541:8541:8541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3041:3041:3041))
        (PORT d[1] (2534:2534:2534) (2537:2537:2537))
        (PORT d[2] (5379:5379:5379) (5306:5306:5306))
        (PORT d[3] (1830:1830:1830) (1829:1829:1829))
        (PORT d[4] (1894:1894:1894) (1895:1895:1895))
        (PORT d[5] (1829:1829:1829) (1811:1811:1811))
        (PORT d[6] (1531:1531:1531) (1542:1542:1542))
        (PORT d[7] (4951:4951:4951) (4906:4906:4906))
        (PORT d[8] (1608:1608:1608) (1620:1620:1620))
        (PORT d[9] (5107:5107:5107) (5263:5263:5263))
        (PORT d[10] (4033:4033:4033) (3993:3993:3993))
        (PORT d[11] (1414:1414:1414) (1419:1419:1419))
        (PORT d[12] (2491:2491:2491) (2481:2481:2481))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (PORT ena (8759:8759:8759) (8537:8537:8537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (5022:5022:5022))
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (PORT ena (8759:8759:8759) (8537:8537:8537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1507:1507:1507))
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (PORT ena (8763:8763:8763) (8541:8541:8541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2582:2582:2582))
        (PORT d[0] (8763:8763:8763) (8541:8541:8541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2886:2886:2886))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT ena (5480:5480:5480) (5245:5245:5245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4286:4286:4286) (4504:4504:4504))
        (PORT d[1] (4339:4339:4339) (4189:4189:4189))
        (PORT d[2] (6896:6896:6896) (6891:6891:6891))
        (PORT d[3] (1922:1922:1922) (2003:2003:2003))
        (PORT d[4] (3809:3809:3809) (3696:3696:3696))
        (PORT d[5] (5278:5278:5278) (5096:5096:5096))
        (PORT d[6] (5149:5149:5149) (5044:5044:5044))
        (PORT d[7] (6526:6526:6526) (6600:6600:6600))
        (PORT d[8] (5649:5649:5649) (5675:5675:5675))
        (PORT d[9] (6030:6030:6030) (6087:6087:6087))
        (PORT d[10] (4578:4578:4578) (4571:4571:4571))
        (PORT d[11] (4867:4867:4867) (4756:4756:4756))
        (PORT d[12] (3825:3825:3825) (3700:3700:3700))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT ena (5476:5476:5476) (5241:5241:5241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6811:6811:6811) (6698:6698:6698))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT ena (5476:5476:5476) (5241:5241:5241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7000:7000:7000) (7203:7203:7203))
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT ena (5480:5480:5480) (5245:5245:5245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2570:2570:2570))
        (PORT d[0] (5480:5480:5480) (5245:5245:5245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2462:2462:2462) (2444:2444:2444))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT ena (6184:6184:6184) (5955:5955:5955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5047:5047:5047) (5266:5266:5266))
        (PORT d[1] (3595:3595:3595) (3472:3472:3472))
        (PORT d[2] (3029:3029:3029) (2896:2896:2896))
        (PORT d[3] (2673:2673:2673) (2762:2762:2762))
        (PORT d[4] (3064:3064:3064) (2941:2941:2941))
        (PORT d[5] (5984:5984:5984) (5789:5789:5789))
        (PORT d[6] (5856:5856:5856) (5743:5743:5743))
        (PORT d[7] (5433:5433:5433) (5505:5505:5505))
        (PORT d[8] (6046:6046:6046) (6080:6080:6080))
        (PORT d[9] (2927:2927:2927) (2921:2921:2921))
        (PORT d[10] (4635:4635:4635) (4630:4630:4630))
        (PORT d[11] (5633:5633:5633) (5524:5524:5524))
        (PORT d[12] (3441:3441:3441) (3313:3313:3313))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT ena (6180:6180:6180) (5951:5951:5951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5050:5050:5050) (5106:5106:5106))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT ena (6180:6180:6180) (5951:5951:5951))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5597:5597:5597) (5779:5779:5779))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT ena (6184:6184:6184) (5955:5955:5955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT d[0] (6184:6184:6184) (5955:5955:5955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1465:1465:1465) (1528:1528:1528))
        (PORT datab (3059:3059:3059) (3026:3026:3026))
        (PORT datac (2090:2090:2090) (2112:2112:2112))
        (PORT datad (1677:1677:1677) (1683:1683:1683))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2060:2060:2060))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT ena (6524:6524:6524) (6296:6296:6296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5388:5388:5388) (5602:5602:5602))
        (PORT d[1] (3247:3247:3247) (3125:3125:3125))
        (PORT d[2] (2695:2695:2695) (2570:2570:2570))
        (PORT d[3] (3071:3071:3071) (3155:3155:3155))
        (PORT d[4] (2728:2728:2728) (2609:2609:2609))
        (PORT d[5] (2981:2981:2981) (2829:2829:2829))
        (PORT d[6] (6187:6187:6187) (6078:6078:6078))
        (PORT d[7] (7618:7618:7618) (7692:7692:7692))
        (PORT d[8] (2587:2587:2587) (2552:2552:2552))
        (PORT d[9] (2865:2865:2865) (2818:2818:2818))
        (PORT d[10] (4658:4658:4658) (4655:4655:4655))
        (PORT d[11] (4194:4194:4194) (4222:4222:4222))
        (PORT d[12] (3079:3079:3079) (2951:2951:2951))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (PORT ena (6520:6520:6520) (6292:6292:6292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4186:4186:4186) (4210:4210:4210))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (PORT ena (6520:6520:6520) (6292:6292:6292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5988:5988:5988) (6173:6173:6173))
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT ena (6524:6524:6524) (6296:6296:6296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (PORT d[0] (6524:6524:6524) (6296:6296:6296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2170:2170:2170))
        (PORT datab (1610:1610:1610) (1572:1572:1572))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1596:1596:1596) (1600:1600:1600))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1906:1906:1906))
        (PORT datab (1046:1046:1046) (1048:1048:1048))
        (PORT datac (213:213:213) (248:248:248))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1329:1329:1329))
        (PORT datab (822:822:822) (828:828:828))
        (PORT datac (735:735:735) (783:783:783))
        (PORT datad (376:376:376) (382:382:382))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2167:2167:2167) (2138:2138:2138))
        (PORT ena (1511:1511:1511) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[26\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (778:778:778))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (1400:1400:1400) (1436:1436:1436))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[25\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (904:904:904))
        (PORT datab (408:408:408) (543:543:543))
        (PORT datac (442:442:442) (446:446:446))
        (PORT datad (2085:2085:2085) (2187:2187:2187))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[25\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1415:1415:1415))
        (PORT datab (1191:1191:1191) (1238:1238:1238))
        (PORT datac (1036:1036:1036) (1073:1073:1073))
        (PORT datad (1218:1218:1218) (1270:1270:1270))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[25\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1054:1054:1054))
        (PORT datab (1023:1023:1023) (1007:1007:1007))
        (PORT datac (232:232:232) (268:268:268))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[25\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (316:316:316))
        (PORT datab (1230:1230:1230) (1192:1192:1192))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (926:926:926) (906:906:906))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[25\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1985:1985:1985) (1967:1967:1967))
        (PORT datac (1323:1323:1323) (1337:1337:1337))
        (PORT datad (723:723:723) (727:727:727))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[25\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1438:1438:1438))
        (PORT datab (1145:1145:1145) (1199:1199:1199))
        (PORT datac (263:263:263) (347:347:347))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (778:778:778))
        (PORT datab (1426:1426:1426) (1476:1476:1476))
        (PORT datad (722:722:722) (707:707:707))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1109:1109:1109) (1117:1117:1117))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sload (1397:1397:1397) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[11\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (460:460:460))
        (PORT datab (431:431:431) (450:450:450))
        (PORT datad (1287:1287:1287) (1302:1302:1302))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (635:635:635) (662:662:662))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT sclr (1291:1291:1291) (1340:1340:1340))
        (PORT sload (1342:1342:1342) (1396:1396:1396))
        (PORT ena (1819:1819:1819) (1843:1843:1843))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1409:1409:1409))
        (PORT datab (1033:1033:1033) (1074:1074:1074))
        (PORT datac (267:267:267) (355:355:355))
        (PORT datad (1004:1004:1004) (1028:1028:1028))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (3036:3036:3036))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3590:3590:3590) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4678:4678:4678) (4842:4842:4842))
        (PORT d[1] (4329:4329:4329) (4436:4436:4436))
        (PORT d[2] (7623:7623:7623) (7438:7438:7438))
        (PORT d[3] (3113:3113:3113) (3283:3283:3283))
        (PORT d[4] (4506:4506:4506) (4581:4581:4581))
        (PORT d[5] (7557:7557:7557) (7342:7342:7342))
        (PORT d[6] (6451:6451:6451) (6669:6669:6669))
        (PORT d[7] (4707:4707:4707) (4759:4759:4759))
        (PORT d[8] (4734:4734:4734) (4793:4793:4793))
        (PORT d[9] (4638:4638:4638) (4782:4782:4782))
        (PORT d[10] (7157:7157:7157) (7244:7244:7244))
        (PORT d[11] (3895:3895:3895) (3967:3967:3967))
        (PORT d[12] (8538:8538:8538) (8791:8791:8791))
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (PORT ena (3586:3586:3586) (3538:3538:3538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5880:5880:5880) (6047:6047:6047))
        (PORT clk (2486:2486:2486) (2508:2508:2508))
        (PORT ena (3586:3586:3586) (3538:3538:3538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4415:4415:4415) (4511:4511:4511))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (3590:3590:3590) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT d[0] (3590:3590:3590) (3542:3542:3542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1510:1510:1510))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2427:2427:2427))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT ena (4399:4399:4399) (4376:4376:4376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4679:4679:4679) (4813:4813:4813))
        (PORT d[1] (3848:3848:3848) (3911:3911:3911))
        (PORT d[2] (9888:9888:9888) (9835:9835:9835))
        (PORT d[3] (4237:4237:4237) (4187:4187:4187))
        (PORT d[4] (2333:2333:2333) (2363:2363:2363))
        (PORT d[5] (6765:6765:6765) (6997:6997:6997))
        (PORT d[6] (6252:6252:6252) (6353:6353:6353))
        (PORT d[7] (4361:4361:4361) (4330:4330:4330))
        (PORT d[8] (2973:2973:2973) (2943:2943:2943))
        (PORT d[9] (2908:2908:2908) (2978:2978:2978))
        (PORT d[10] (5443:5443:5443) (5520:5520:5520))
        (PORT d[11] (5222:5222:5222) (5381:5381:5381))
        (PORT d[12] (6718:6718:6718) (6866:6866:6866))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (4395:4395:4395) (4372:4372:4372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2948:2948:2948))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (4395:4395:4395) (4372:4372:4372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4719:4719:4719) (4807:4807:4807))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT ena (4399:4399:4399) (4376:4376:4376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT d[0] (4399:4399:4399) (4376:4376:4376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2813:2813:2813))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT ena (5060:5060:5060) (5052:5052:5052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3702:3702:3702))
        (PORT d[1] (4240:4240:4240) (4328:4328:4328))
        (PORT d[2] (9291:9291:9291) (9159:9159:9159))
        (PORT d[3] (5542:5542:5542) (5441:5441:5441))
        (PORT d[4] (3173:3173:3173) (3254:3254:3254))
        (PORT d[5] (5538:5538:5538) (5728:5728:5728))
        (PORT d[6] (6297:6297:6297) (6430:6430:6430))
        (PORT d[7] (5233:5233:5233) (5156:5156:5156))
        (PORT d[8] (5009:5009:5009) (4992:4992:4992))
        (PORT d[9] (2475:2475:2475) (2543:2543:2543))
        (PORT d[10] (6166:6166:6166) (6274:6274:6274))
        (PORT d[11] (4602:4602:4602) (4761:4761:4761))
        (PORT d[12] (6774:6774:6774) (6970:6970:6970))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (5056:5056:5056) (5048:5048:5048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6586:6586:6586) (6760:6760:6760))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (5056:5056:5056) (5048:5048:5048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5588:5588:5588) (5760:5760:5760))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT ena (5060:5060:5060) (5052:5052:5052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT d[0] (5060:5060:5060) (5052:5052:5052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3077:3077:3077))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT ena (4696:4696:4696) (4683:4683:4683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3672:3672:3672))
        (PORT d[1] (4656:4656:4656) (4751:4751:4751))
        (PORT d[2] (8342:8342:8342) (8203:8203:8203))
        (PORT d[3] (5890:5890:5890) (5788:5788:5788))
        (PORT d[4] (3198:3198:3198) (3308:3308:3308))
        (PORT d[5] (5905:5905:5905) (6090:6090:6090))
        (PORT d[6] (5674:5674:5674) (5820:5820:5820))
        (PORT d[7] (5572:5572:5572) (5489:5489:5489))
        (PORT d[8] (5030:5030:5030) (5013:5013:5013))
        (PORT d[9] (4617:4617:4617) (4696:4696:4696))
        (PORT d[10] (6165:6165:6165) (6269:6269:6269))
        (PORT d[11] (4981:4981:4981) (5142:5142:5142))
        (PORT d[12] (7204:7204:7204) (7396:7396:7396))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (PORT ena (4692:4692:4692) (4679:4679:4679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3309:3309:3309))
        (PORT clk (2529:2529:2529) (2557:2557:2557))
        (PORT ena (4692:4692:4692) (4679:4679:4679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5894:5894:5894) (6064:6064:6064))
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT ena (4696:4696:4696) (4683:4683:4683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2561:2561:2561))
        (PORT d[0] (4696:4696:4696) (4683:4683:4683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2296:2296:2296) (2254:2254:2254))
        (PORT datab (3363:3363:3363) (3391:3391:3391))
        (PORT datac (904:904:904) (999:999:999))
        (PORT datad (2698:2698:2698) (2514:2514:2514))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (2143:2143:2143))
        (PORT datab (1765:1765:1765) (1691:1691:1691))
        (PORT datac (910:910:910) (1007:1007:1007))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2337:2337:2337) (2470:2470:2470))
        (PORT datab (1658:1658:1658) (1613:1613:1613))
        (PORT datac (1040:1040:1040) (1033:1033:1033))
        (PORT datad (1590:1590:1590) (1538:1538:1538))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1022:1022:1022))
        (PORT datab (1173:1173:1173) (1235:1235:1235))
        (PORT datac (839:839:839) (874:874:874))
        (PORT datad (788:788:788) (780:780:780))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT asdata (1380:1380:1380) (1403:1403:1403))
        (PORT clrn (2152:2152:2152) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (854:854:854))
        (PORT datab (1211:1211:1211) (1291:1291:1291))
        (PORT datad (342:342:342) (447:447:447))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (575:575:575))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1078:1078:1078) (1140:1140:1140))
        (PORT datad (687:687:687) (688:688:688))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT ena (1749:1749:1749) (1728:1728:1728))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[24\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1234:1234:1234))
        (PORT datab (1191:1191:1191) (1238:1238:1238))
        (PORT datac (1036:1036:1036) (1077:1077:1077))
        (PORT datad (1218:1218:1218) (1271:1271:1271))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[24\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (861:861:861))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (2187:2187:2187) (2143:2143:2143))
        (PORT datad (1247:1247:1247) (1234:1234:1234))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[24\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (2271:2271:2271) (2242:2242:2242))
        (PORT datac (408:408:408) (418:418:418))
        (PORT datad (698:698:698) (689:689:689))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[24\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1782:1782:1782))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (1107:1107:1107) (1155:1155:1155))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[24\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1388:1388:1388))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (1084:1084:1084) (1131:1131:1131))
        (PORT datad (953:953:953) (975:975:975))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (2072:2072:2072))
        (PORT datab (834:834:834) (826:826:826))
        (PORT datad (1013:1013:1013) (1004:1004:1004))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1104:1104:1104) (1102:1102:1102))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT sload (1735:1735:1735) (1779:1779:1779))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[10\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (443:443:443))
        (PORT datab (456:456:456) (464:464:464))
        (PORT datad (1287:1287:1287) (1302:1302:1302))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1097:1097:1097) (1087:1087:1087))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT sclr (1291:1291:1291) (1340:1340:1340))
        (PORT sload (1342:1342:1342) (1396:1396:1396))
        (PORT ena (1819:1819:1819) (1843:1843:1843))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1244:1244:1244))
        (PORT datab (341:341:341) (444:444:444))
        (PORT datac (1174:1174:1174) (1239:1239:1239))
        (PORT datad (1341:1341:1341) (1376:1376:1376))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_mem_byte_en\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (692:692:692))
        (PORT datab (875:875:875) (948:948:948))
        (PORT datac (1240:1240:1240) (1231:1231:1231))
        (PORT datad (1089:1089:1089) (1123:1123:1123))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1389:1389:1389))
        (PORT datab (330:330:330) (423:423:423))
        (PORT datac (1981:1981:1981) (2002:2002:2002))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2855:2855:2855))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT ena (8754:8754:8754) (8533:8533:8533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2266:2266:2266))
        (PORT d[1] (1873:1873:1873) (1871:1871:1871))
        (PORT d[2] (5029:5029:5029) (4962:4962:4962))
        (PORT d[3] (1832:1832:1832) (1838:1838:1838))
        (PORT d[4] (1947:1947:1947) (1962:1962:1962))
        (PORT d[5] (1861:1861:1861) (1848:1848:1848))
        (PORT d[6] (1569:1569:1569) (1587:1587:1587))
        (PORT d[7] (4946:4946:4946) (4906:4906:4906))
        (PORT d[8] (1640:1640:1640) (1660:1660:1660))
        (PORT d[9] (4742:4742:4742) (4898:4898:4898))
        (PORT d[10] (4044:4044:4044) (3995:3995:3995))
        (PORT d[11] (1813:1813:1813) (1805:1805:1805))
        (PORT d[12] (2490:2490:2490) (2480:2480:2480))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
        (PORT ena (8750:8750:8750) (8529:8529:8529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5388:5388:5388) (5326:5326:5326))
        (PORT clk (2568:2568:2568) (2595:2595:2595))
        (PORT ena (8750:8750:8750) (8529:8529:8529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2080:2080:2080))
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT ena (8754:8754:8754) (8533:8533:8533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (PORT d[0] (8754:8754:8754) (8533:8533:8533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2573:2573:2573) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a247\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1597:1597:1597))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1919:1919:1919))
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT ena (2957:2957:2957) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4631:4631:4631) (4831:4831:4831))
        (PORT d[1] (5542:5542:5542) (5619:5619:5619))
        (PORT d[2] (3408:3408:3408) (3279:3279:3279))
        (PORT d[3] (2280:2280:2280) (2368:2368:2368))
        (PORT d[4] (2648:2648:2648) (2511:2511:2511))
        (PORT d[5] (4010:4010:4010) (3858:3858:3858))
        (PORT d[6] (7956:7956:7956) (8200:8200:8200))
        (PORT d[7] (6198:6198:6198) (6305:6305:6305))
        (PORT d[8] (3061:3061:3061) (3079:3079:3079))
        (PORT d[9] (4851:4851:4851) (4989:4989:4989))
        (PORT d[10] (5357:5357:5357) (5373:5373:5373))
        (PORT d[11] (3510:3510:3510) (3546:3546:3546))
        (PORT d[12] (4146:4146:4146) (4004:4004:4004))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT ena (2953:2953:2953) (2902:2902:2902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (4075:4075:4075))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT ena (2953:2953:2953) (2902:2902:2902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (3149:3149:3149))
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT ena (2957:2957:2957) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT d[0] (2957:2957:2957) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2468:2468:2468))
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (PORT ena (9169:9169:9169) (8956:8956:8956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2248:2248:2248))
        (PORT d[1] (3897:3897:3897) (4009:4009:4009))
        (PORT d[2] (1565:1565:1565) (1509:1509:1509))
        (PORT d[3] (1936:1936:1936) (2028:2028:2028))
        (PORT d[4] (2227:2227:2227) (2147:2147:2147))
        (PORT d[5] (2196:2196:2196) (2104:2104:2104))
        (PORT d[6] (5536:5536:5536) (5490:5490:5490))
        (PORT d[7] (2831:2831:2831) (2739:2739:2739))
        (PORT d[8] (3861:3861:3861) (3923:3923:3923))
        (PORT d[9] (1915:1915:1915) (1850:1850:1850))
        (PORT d[10] (5629:5629:5629) (5627:5627:5627))
        (PORT d[11] (3309:3309:3309) (3383:3383:3383))
        (PORT d[12] (2229:2229:2229) (2148:2148:2148))
        (PORT clk (2560:2560:2560) (2591:2591:2591))
        (PORT ena (9165:9165:9165) (8952:8952:8952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4999:4999:4999) (5000:5000:5000))
        (PORT clk (2560:2560:2560) (2591:2591:2591))
        (PORT ena (9165:9165:9165) (8952:8952:8952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2167:2167:2167))
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (PORT ena (9169:9169:9169) (8956:8956:8956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2595:2595:2595))
        (PORT d[0] (9169:9169:9169) (8956:8956:8956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1593:1593:1593))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1607:1607:1607))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (9532:9532:9532) (9326:9326:9326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2519:2519:2519))
        (PORT d[1] (1647:1647:1647) (1602:1602:1602))
        (PORT d[2] (2192:2192:2192) (2111:2111:2111))
        (PORT d[3] (1511:1511:1511) (1559:1559:1559))
        (PORT d[4] (2183:2183:2183) (2102:2102:2102))
        (PORT d[5] (1885:1885:1885) (1800:1800:1800))
        (PORT d[6] (5494:5494:5494) (5449:5449:5449))
        (PORT d[7] (2839:2839:2839) (2748:2748:2748))
        (PORT d[8] (2166:2166:2166) (2085:2085:2085))
        (PORT d[9] (1876:1876:1876) (1805:1805:1805))
        (PORT d[10] (5643:5643:5643) (5642:5642:5642))
        (PORT d[11] (2947:2947:2947) (3019:3019:3019))
        (PORT d[12] (1639:1639:1639) (1588:1588:1588))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (9528:9528:9528) (9322:9322:9322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2372:2372:2372))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (9528:9528:9528) (9322:9322:9322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2512:2512:2512))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (9532:9532:9532) (9326:9326:9326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT d[0] (9532:9532:9532) (9326:9326:9326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2171:2171:2171))
        (PORT datab (943:943:943) (913:913:913))
        (PORT datac (1433:1433:1433) (1488:1488:1488))
        (PORT datad (1258:1258:1258) (1228:1228:1228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1760:1760:1760) (1716:1716:1716))
        (PORT datab (2064:2064:2064) (2097:2097:2097))
        (PORT datac (2099:2099:2099) (2124:2124:2124))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1771:1771:1771) (1903:1903:1903))
        (PORT datab (1047:1047:1047) (1049:1049:1049))
        (PORT datac (209:209:209) (245:245:245))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1118:1118:1118))
        (PORT datab (349:349:349) (453:453:453))
        (PORT datac (975:975:975) (937:937:937))
        (PORT datad (996:996:996) (1022:1022:1022))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2118:2118:2118) (2077:2077:2077))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (886:886:886) (938:938:938))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1059:1059:1059) (1080:1080:1080))
        (PORT datac (1432:1432:1432) (1501:1501:1501))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1084:1084:1084) (1109:1109:1109))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (832:832:832) (886:886:886))
        (PORT datac (2055:2055:2055) (2106:2106:2106))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_st_data\[21\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1115:1115:1115))
        (PORT datab (777:777:777) (781:781:781))
        (PORT datad (1019:1019:1019) (1066:1066:1066))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1082:1082:1082) (1107:1107:1107))
        (PORT datad (265:265:265) (341:341:341))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1118:1118:1118))
        (PORT datab (349:349:349) (452:452:452))
        (PORT datac (1263:1263:1263) (1282:1282:1282))
        (PORT datad (1010:1010:1010) (984:984:984))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2118:2118:2118) (2077:2077:2077))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2093:2093:2093) (2152:2152:2152))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (781:781:781) (834:834:834))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1802:1802:1802))
        (PORT datab (1166:1166:1166) (1205:1205:1205))
        (PORT datac (1049:1049:1049) (1053:1053:1053))
        (PORT datad (639:639:639) (620:620:620))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1471:1471:1471) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_st_data\[22\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1469:1469:1469))
        (PORT datac (1010:1010:1010) (990:990:990))
        (PORT datad (424:424:424) (430:430:430))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1134:1134:1134) (1184:1184:1184))
        (PORT datad (2013:2013:2013) (2038:2038:2038))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2173:2173:2173) (2238:2238:2238))
        (PORT datac (804:804:804) (854:854:854))
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1660:1660:1660) (1668:1668:1668))
        (PORT datac (2241:2241:2241) (2233:2233:2233))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (570:570:570))
        (PORT datab (738:738:738) (786:786:786))
        (PORT datac (255:255:255) (335:335:335))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1394:1394:1394))
        (PORT datab (2672:2672:2672) (2660:2660:2660))
        (PORT datac (1404:1404:1404) (1456:1456:1456))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|byteenable\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (736:736:736) (794:794:794))
        (PORT datad (315:315:315) (411:411:411))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1080:1080:1080))
        (PORT d[1] (1059:1059:1059) (1049:1049:1049))
        (PORT d[2] (1105:1105:1105) (1093:1093:1093))
        (PORT d[3] (1108:1108:1108) (1102:1102:1102))
        (PORT d[4] (1103:1103:1103) (1097:1097:1097))
        (PORT d[5] (1160:1160:1160) (1135:1135:1135))
        (PORT d[6] (1097:1097:1097) (1092:1092:1092))
        (PORT d[7] (1140:1140:1140) (1115:1115:1115))
        (PORT d[9] (1424:1424:1424) (1400:1400:1400))
        (PORT d[10] (1042:1042:1042) (1032:1032:1032))
        (PORT d[11] (774:774:774) (767:767:767))
        (PORT d[12] (1403:1403:1403) (1387:1387:1387))
        (PORT d[13] (1454:1454:1454) (1440:1440:1440))
        (PORT d[14] (1443:1443:1443) (1432:1432:1432))
        (PORT d[15] (455:455:455) (456:456:456))
        (PORT d[16] (1089:1089:1089) (1064:1064:1064))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (3364:3364:3364) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (780:780:780) (778:778:778))
        (PORT d[1] (778:778:778) (780:780:780))
        (PORT d[2] (1099:1099:1099) (1094:1094:1094))
        (PORT d[3] (1126:1126:1126) (1124:1124:1124))
        (PORT d[4] (1062:1062:1062) (1053:1053:1053))
        (PORT d[5] (812:812:812) (822:822:822))
        (PORT d[6] (789:789:789) (798:798:798))
        (PORT d[7] (821:821:821) (825:825:825))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (3360:3360:3360) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1323:1323:1323))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (3360:3360:3360) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1057:1057:1057))
        (PORT d[1] (759:759:759) (756:756:756))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (3364:3364:3364) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (3364:3364:3364) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (1038:1038:1038))
        (PORT datab (1176:1176:1176) (1238:1238:1238))
        (PORT datac (837:837:837) (872:872:872))
        (PORT datad (742:742:742) (718:718:718))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT asdata (1192:1192:1192) (1241:1241:1241))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1209:1209:1209) (1289:1289:1289))
        (PORT datad (343:343:343) (447:447:447))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1320:1320:1320))
        (PORT datab (761:761:761) (786:786:786))
        (PORT datad (944:944:944) (907:907:907))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (979:979:979))
        (PORT datab (1043:1043:1043) (1012:1012:1012))
        (PORT datad (268:268:268) (297:297:297))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (667:667:667) (746:746:746))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT sload (1461:1461:1461) (1518:1518:1518))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[23\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1266:1266:1266))
        (PORT datab (1428:1428:1428) (1479:1479:1479))
        (PORT datac (1110:1110:1110) (1147:1147:1147))
        (PORT datad (1179:1179:1179) (1229:1229:1229))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[23\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1678:1678:1678))
        (PORT datab (241:241:241) (278:278:278))
        (PORT datac (1321:1321:1321) (1310:1310:1310))
        (PORT datad (269:269:269) (349:349:349))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[23\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (716:716:716))
        (PORT datab (2272:2272:2272) (2242:2242:2242))
        (PORT datac (638:638:638) (630:630:630))
        (PORT datad (644:644:644) (620:620:620))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[23\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1780:1780:1780))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (1106:1106:1106) (1154:1154:1154))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[23\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (976:976:976))
        (PORT datab (1405:1405:1405) (1397:1397:1397))
        (PORT datac (747:747:747) (809:809:809))
        (PORT datad (1619:1619:1619) (1622:1622:1622))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[22\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1415:1415:1415))
        (PORT datab (1388:1388:1388) (1432:1432:1432))
        (PORT datad (425:425:425) (431:431:431))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1522:1522:1522) (1566:1566:1566))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (PORT sclr (1314:1314:1314) (1344:1344:1344))
        (PORT sload (1805:1805:1805) (1905:1905:1905))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[22\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1225:1225:1225))
        (PORT datab (1225:1225:1225) (1272:1272:1272))
        (PORT datac (1160:1160:1160) (1223:1223:1223))
        (PORT datad (1427:1427:1427) (1461:1461:1461))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[22\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1677:1677:1677))
        (PORT datab (1040:1040:1040) (1035:1035:1035))
        (PORT datac (209:209:209) (245:245:245))
        (PORT datad (271:271:271) (352:352:352))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[22\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1045:1045:1045))
        (PORT datab (752:752:752) (751:751:751))
        (PORT datac (2228:2228:2228) (2206:2206:2206))
        (PORT datad (702:702:702) (699:699:699))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[22\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1208:1208:1208))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1704:1704:1704) (1730:1730:1730))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (570:570:570))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (542:542:542))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (726:726:726) (773:773:773))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1386:1386:1386) (1401:1401:1401))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT sload (1820:1820:1820) (1924:1924:1924))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1227:1227:1227))
        (PORT datab (1202:1202:1202) (1280:1280:1280))
        (PORT datac (1383:1383:1383) (1399:1399:1399))
        (PORT datad (353:353:353) (458:458:458))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1224:1224:1224))
        (PORT datad (2614:2614:2614) (2622:2622:2622))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2533:2533:2533))
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (PORT ena (6162:6162:6162) (6022:6022:6022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2333:2333:2333))
        (PORT d[1] (5665:5665:5665) (5624:5624:5624))
        (PORT d[2] (5813:5813:5813) (5716:5716:5716))
        (PORT d[3] (5719:5719:5719) (5665:5665:5665))
        (PORT d[4] (4893:4893:4893) (4880:4880:4880))
        (PORT d[5] (4454:4454:4454) (4546:4546:4546))
        (PORT d[6] (5190:5190:5190) (5172:5172:5172))
        (PORT d[7] (6378:6378:6378) (6356:6356:6356))
        (PORT d[8] (5282:5282:5282) (5261:5261:5261))
        (PORT d[9] (2441:2441:2441) (2501:2501:2501))
        (PORT d[10] (4946:4946:4946) (4939:4939:4939))
        (PORT d[11] (3440:3440:3440) (3521:3521:3521))
        (PORT d[12] (5175:5175:5175) (5269:5269:5269))
        (PORT clk (2552:2552:2552) (2578:2578:2578))
        (PORT ena (6158:6158:6158) (6018:6018:6018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3122:3122:3122))
        (PORT clk (2552:2552:2552) (2578:2578:2578))
        (PORT ena (6158:6158:6158) (6018:6018:6018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1992:1992:1992))
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (PORT ena (6162:6162:6162) (6022:6022:6022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (PORT d[0] (6162:6162:6162) (6022:6022:6022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3286:3286:3286) (3429:3429:3429))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (6956:6956:6956) (6741:6741:6741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4924:4924:4924) (5113:5113:5113))
        (PORT d[1] (7966:7966:7966) (7780:7780:7780))
        (PORT d[2] (5984:5984:5984) (5870:5870:5870))
        (PORT d[3] (2312:2312:2312) (2440:2440:2440))
        (PORT d[4] (7408:7408:7408) (7283:7283:7283))
        (PORT d[5] (5780:5780:5780) (5997:5997:5997))
        (PORT d[6] (6149:6149:6149) (6102:6102:6102))
        (PORT d[7] (5829:5829:5829) (5888:5888:5888))
        (PORT d[8] (3883:3883:3883) (3980:3980:3980))
        (PORT d[9] (4906:4906:4906) (5042:5042:5042))
        (PORT d[10] (6712:6712:6712) (6760:6760:6760))
        (PORT d[11] (4250:4250:4250) (4393:4393:4393))
        (PORT d[12] (5417:5417:5417) (5434:5434:5434))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (6952:6952:6952) (6737:6737:6737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (5137:5137:5137))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (6952:6952:6952) (6737:6737:6737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2306:2306:2306))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (6956:6956:6956) (6741:6741:6741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT d[0] (6956:6956:6956) (6741:6741:6741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (3808:3808:3808))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (7287:7287:7287) (7077:7077:7077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4984:4984:4984) (5177:5177:5177))
        (PORT d[1] (7962:7962:7962) (7791:7791:7791))
        (PORT d[2] (3620:3620:3620) (3552:3552:3552))
        (PORT d[3] (2299:2299:2299) (2431:2431:2431))
        (PORT d[4] (7358:7358:7358) (7233:7233:7233))
        (PORT d[5] (5750:5750:5750) (5963:5963:5963))
        (PORT d[6] (6182:6182:6182) (6138:6138:6138))
        (PORT d[7] (5824:5824:5824) (5881:5881:5881))
        (PORT d[8] (3897:3897:3897) (3997:3997:3997))
        (PORT d[9] (4882:4882:4882) (5015:5015:5015))
        (PORT d[10] (6690:6690:6690) (6733:6733:6733))
        (PORT d[11] (3654:3654:3654) (3595:3595:3595))
        (PORT d[12] (5387:5387:5387) (5399:5399:5399))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (7283:7283:7283) (7073:7073:7073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4030:4030:4030))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (7283:7283:7283) (7073:7073:7073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2884:2884:2884))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (7287:7287:7287) (7077:7077:7077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (7287:7287:7287) (7077:7077:7077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1790:1790:1790))
        (PORT datab (2163:2163:2163) (2242:2242:2242))
        (PORT datac (1739:1739:1739) (1774:1774:1774))
        (PORT datad (1872:1872:1872) (1936:1936:1936))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3327:3327:3327))
        (PORT clk (2565:2565:2565) (2587:2587:2587))
        (PORT ena (8444:8444:8444) (8233:8233:8233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3007:3007:3007))
        (PORT d[1] (9011:9011:9011) (8835:8835:8835))
        (PORT d[2] (4232:4232:4232) (4142:4142:4142))
        (PORT d[3] (1931:1931:1931) (2023:2023:2023))
        (PORT d[4] (8409:8409:8409) (8281:8281:8281))
        (PORT d[5] (6789:6789:6789) (7004:7004:7004))
        (PORT d[6] (4416:4416:4416) (4364:4364:4364))
        (PORT d[7] (4883:4883:4883) (4768:4768:4768))
        (PORT d[8] (3143:3143:3143) (3206:3206:3206))
        (PORT d[9] (6269:6269:6269) (6391:6391:6391))
        (PORT d[10] (4555:4555:4555) (4549:4549:4549))
        (PORT d[11] (4115:4115:4115) (4075:4075:4075))
        (PORT d[12] (6434:6434:6434) (6443:6443:6443))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT ena (8440:8440:8440) (8229:8229:8229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (3771:3771:3771))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT ena (8440:8440:8440) (8229:8229:8229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2246:2246:2246))
        (PORT clk (2565:2565:2565) (2587:2587:2587))
        (PORT ena (8444:8444:8444) (8233:8233:8233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2587:2587:2587))
        (PORT d[0] (8444:8444:8444) (8233:8233:8233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2487:2487:2487) (2490:2490:2490))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1709:1709:1709) (1746:1746:1746))
        (PORT datad (1561:1561:1561) (1529:1529:1529))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3120:3120:3120))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (PORT ena (6132:6132:6132) (5991:5991:5991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2277:2277:2277))
        (PORT d[1] (5672:5672:5672) (5632:5632:5632))
        (PORT d[2] (6165:6165:6165) (6062:6062:6062))
        (PORT d[3] (5783:5783:5783) (5741:5741:5741))
        (PORT d[4] (4894:4894:4894) (4881:4881:4881))
        (PORT d[5] (4490:4490:4490) (4585:4585:4585))
        (PORT d[6] (5196:5196:5196) (5178:5178:5178))
        (PORT d[7] (6437:6437:6437) (6418:6418:6418))
        (PORT d[8] (5325:5325:5325) (5308:5308:5308))
        (PORT d[9] (2439:2439:2439) (2499:2499:2499))
        (PORT d[10] (4953:4953:4953) (4946:4946:4946))
        (PORT d[11] (3761:3761:3761) (3835:3835:3835))
        (PORT d[12] (5524:5524:5524) (5618:5618:5618))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (PORT ena (6128:6128:6128) (5987:5987:5987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2288:2288:2288))
        (PORT clk (2539:2539:2539) (2562:2562:2562))
        (PORT ena (6128:6128:6128) (5987:5987:5987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (1992:1992:1992))
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (PORT ena (6132:6132:6132) (5991:5991:5991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2566:2566:2566))
        (PORT d[0] (6132:6132:6132) (5991:5991:5991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3323:3323:3323))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (PORT ena (7673:7673:7673) (7460:7460:7460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3649:3649:3649))
        (PORT d[1] (2839:2839:2839) (2842:2842:2842))
        (PORT d[2] (4298:4298:4298) (4212:4212:4212))
        (PORT d[3] (3914:3914:3914) (3891:3891:3891))
        (PORT d[4] (3014:3014:3014) (3028:3028:3028))
        (PORT d[5] (2601:2601:2601) (2605:2605:2605))
        (PORT d[6] (2603:2603:2603) (2620:2620:2620))
        (PORT d[7] (4267:4267:4267) (4230:4230:4230))
        (PORT d[8] (2707:2707:2707) (2721:2721:2721))
        (PORT d[9] (4063:4063:4063) (4221:4221:4221))
        (PORT d[10] (2739:2739:2739) (2710:2710:2710))
        (PORT d[11] (2545:2545:2545) (2554:2554:2554))
        (PORT d[12] (2784:2784:2784) (2774:2774:2774))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT ena (7669:7669:7669) (7456:7456:7456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4249:4249:4249))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT ena (7669:7669:7669) (7456:7456:7456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2584:2584:2584))
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (PORT ena (7673:7673:7673) (7460:7460:7460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2566:2566:2566))
        (PORT d[0] (7673:7673:7673) (7460:7460:7460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3317:3317:3317))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (PORT ena (8395:8395:8395) (8176:8176:8176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2674:2674:2674))
        (PORT d[1] (2148:2148:2148) (2157:2157:2157))
        (PORT d[2] (5039:5039:5039) (4965:4965:4965))
        (PORT d[3] (2178:2178:2178) (2176:2176:2176))
        (PORT d[4] (2247:2247:2247) (2258:2258:2258))
        (PORT d[5] (1883:1883:1883) (1889:1889:1889))
        (PORT d[6] (1895:1895:1895) (1910:1910:1910))
        (PORT d[7] (4618:4618:4618) (4581:4581:4581))
        (PORT d[8] (1973:1973:1973) (1985:1985:1985))
        (PORT d[9] (4748:4748:4748) (4902:4902:4902))
        (PORT d[10] (3671:3671:3671) (3628:3628:3628))
        (PORT d[11] (1777:1777:1777) (1785:1785:1785))
        (PORT d[12] (2157:2157:2157) (2157:2157:2157))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (PORT ena (8391:8391:8391) (8172:8172:8172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4601:4601:4601) (4697:4697:4697))
        (PORT clk (2552:2552:2552) (2574:2574:2574))
        (PORT ena (8391:8391:8391) (8172:8172:8172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1797:1797:1797))
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (PORT ena (8395:8395:8395) (8176:8176:8176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2578:2578:2578))
        (PORT d[0] (8395:8395:8395) (8176:8176:8176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3489:3489:3489))
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (PORT ena (6870:6870:6870) (6734:6734:6734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2238:2238:2238))
        (PORT d[1] (6019:6019:6019) (5974:5974:5974))
        (PORT d[2] (6525:6525:6525) (6425:6425:6425))
        (PORT d[3] (6145:6145:6145) (6102:6102:6102))
        (PORT d[4] (5253:5253:5253) (5244:5244:5244))
        (PORT d[5] (4892:4892:4892) (4989:4989:4989))
        (PORT d[6] (4806:4806:4806) (4840:4840:4840))
        (PORT d[7] (6748:6748:6748) (6732:6732:6732))
        (PORT d[8] (4060:4060:4060) (4026:4026:4026))
        (PORT d[9] (3101:3101:3101) (3161:3161:3161))
        (PORT d[10] (5002:5002:5002) (5037:5037:5037))
        (PORT d[11] (3102:3102:3102) (3212:3212:3212))
        (PORT d[12] (5894:5894:5894) (5986:5986:5986))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (6866:6866:6866) (6730:6730:6730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4694:4694:4694))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (6866:6866:6866) (6730:6730:6730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2375:2375:2375))
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (PORT ena (6870:6870:6870) (6734:6734:6734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2572:2572:2572))
        (PORT d[0] (6870:6870:6870) (6734:6734:6734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1790:1790:1790) (1819:1819:1819))
        (PORT datab (1680:1680:1680) (1641:1641:1641))
        (PORT datac (1709:1709:1709) (1746:1746:1746))
        (PORT datad (1377:1377:1377) (1386:1386:1386))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1790:1790:1790) (1819:1819:1819))
        (PORT datab (2015:2015:2015) (2022:2022:2022))
        (PORT datac (2060:2060:2060) (2061:2061:2061))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (1403:1403:1403) (1385:1385:1385))
        (PORT datac (1804:1804:1804) (1907:1907:1907))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1074:1074:1074))
        (PORT datab (1164:1164:1164) (1170:1170:1170))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1188:1188:1188))
        (PORT datab (1145:1145:1145) (1146:1146:1146))
        (PORT datad (496:496:496) (522:522:522))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (670:670:670) (749:749:749))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1717:1717:1717) (1757:1757:1757))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[22\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1123:1123:1123))
        (PORT datab (761:761:761) (821:821:821))
        (PORT datac (1295:1295:1295) (1286:1286:1286))
        (PORT datad (863:863:863) (943:943:943))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[21\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (2238:2238:2238))
        (PORT datab (479:479:479) (478:478:478))
        (PORT datac (813:813:813) (857:857:857))
        (PORT datad (374:374:374) (495:495:495))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[21\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1266:1266:1266))
        (PORT datab (1225:1225:1225) (1272:1272:1272))
        (PORT datac (1432:1432:1432) (1461:1461:1461))
        (PORT datad (1112:1112:1112) (1162:1162:1162))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[21\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1678:1678:1678))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (443:443:443) (500:500:500))
        (PORT datad (994:994:994) (992:992:992))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[21\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (742:742:742))
        (PORT datab (939:939:939) (930:930:930))
        (PORT datac (2232:2232:2232) (2212:2212:2212))
        (PORT datad (960:960:960) (954:954:954))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[21\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1734:1734:1734) (1778:1778:1778))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1104:1104:1104) (1152:1152:1152))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (825:825:825) (869:869:869))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (3753:3753:3753))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT ena (8792:8792:8792) (8570:8570:8570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2316:2316:2316))
        (PORT d[1] (1863:1863:1863) (1859:1859:1859))
        (PORT d[2] (5414:5414:5414) (5343:5343:5343))
        (PORT d[3] (2533:2533:2533) (2528:2528:2528))
        (PORT d[4] (1938:1938:1938) (1952:1952:1952))
        (PORT d[5] (1821:1821:1821) (1803:1803:1803))
        (PORT d[6] (1549:1549:1549) (1564:1564:1564))
        (PORT d[7] (5305:5305:5305) (5259:5259:5259))
        (PORT d[8] (1600:1600:1600) (1611:1611:1611))
        (PORT d[9] (5098:5098:5098) (5257:5257:5257))
        (PORT d[10] (4408:4408:4408) (4361:4361:4361))
        (PORT d[11] (1444:1444:1444) (1445:1445:1445))
        (PORT d[12] (1801:1801:1801) (1800:1800:1800))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (PORT ena (8788:8788:8788) (8566:8566:8566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2375:2375:2375))
        (PORT clk (2557:2557:2557) (2579:2579:2579))
        (PORT ena (8788:8788:8788) (8566:8566:8566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1816:1816:1816))
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT ena (8792:8792:8792) (8570:8570:8570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2583:2583:2583))
        (PORT d[0] (8792:8792:8792) (8570:8570:8570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3734:3734:3734))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (6966:6966:6966) (6756:6756:6756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4206:4206:4206) (4398:4398:4398))
        (PORT d[1] (3667:3667:3667) (3672:3672:3672))
        (PORT d[2] (5528:5528:5528) (5494:5494:5494))
        (PORT d[3] (4158:4158:4158) (4340:4340:4340))
        (PORT d[4] (4080:4080:4080) (4093:4093:4093))
        (PORT d[5] (5225:5225:5225) (5388:5388:5388))
        (PORT d[6] (3338:3338:3338) (3351:3351:3351))
        (PORT d[7] (4604:4604:4604) (4556:4556:4556))
        (PORT d[8] (4578:4578:4578) (4703:4703:4703))
        (PORT d[9] (4725:4725:4725) (4907:4907:4907))
        (PORT d[10] (6415:6415:6415) (6517:6517:6517))
        (PORT d[11] (3947:3947:3947) (4100:4100:4100))
        (PORT d[12] (5908:5908:5908) (5972:5972:5972))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6962:6962:6962) (6752:6752:6752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2833:2833:2833))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (6962:6962:6962) (6752:6752:6752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2249:2249:2249))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (6966:6966:6966) (6756:6756:6756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT d[0] (6966:6966:6966) (6756:6756:6756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3725:3725:3725) (3743:3743:3743))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT ena (8065:8065:8065) (7860:7860:7860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2983:2983:2983))
        (PORT d[1] (2217:2217:2217) (2213:2213:2213))
        (PORT d[2] (4672:4672:4672) (4604:4604:4604))
        (PORT d[3] (2179:2179:2179) (2184:2184:2184))
        (PORT d[4] (2307:2307:2307) (2321:2321:2321))
        (PORT d[5] (1890:1890:1890) (1897:1897:1897))
        (PORT d[6] (1934:1934:1934) (1955:1955:1955))
        (PORT d[7] (4616:4616:4616) (4579:4579:4579))
        (PORT d[8] (2004:2004:2004) (2022:2022:2022))
        (PORT d[9] (4403:4403:4403) (4562:4562:4562))
        (PORT d[10] (3687:3687:3687) (3639:3639:3639))
        (PORT d[11] (1840:1840:1840) (1840:1840:1840))
        (PORT d[12] (2759:2759:2759) (2741:2741:2741))
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (PORT ena (8061:8061:8061) (7856:7856:7856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4364:4364:4364))
        (PORT clk (2560:2560:2560) (2589:2589:2589))
        (PORT ena (8061:8061:8061) (7856:7856:7856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1662:1662:1662))
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT ena (8065:8065:8065) (7860:7860:7860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (PORT d[0] (8065:8065:8065) (7860:7860:7860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1588:1588:1588) (1591:1591:1591))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3364:3364:3364))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (5120:5120:5120) (4890:4890:4890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5095:5095:5095) (4951:4951:4951))
        (PORT d[1] (6417:6417:6417) (6269:6269:6269))
        (PORT d[2] (5842:5842:5842) (5839:5839:5839))
        (PORT d[3] (5341:5341:5341) (5177:5177:5177))
        (PORT d[4] (4793:4793:4793) (4691:4691:4691))
        (PORT d[5] (4807:4807:4807) (4607:4607:4607))
        (PORT d[6] (7572:7572:7572) (7509:7509:7509))
        (PORT d[7] (5461:5461:5461) (5537:5537:5537))
        (PORT d[8] (4663:4663:4663) (4694:4694:4694))
        (PORT d[9] (5064:5064:5064) (5136:5136:5136))
        (PORT d[10] (5020:5020:5020) (5048:5048:5048))
        (PORT d[11] (4546:4546:4546) (4443:4443:4443))
        (PORT d[12] (4882:4882:4882) (4747:4747:4747))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (PORT ena (5116:5116:5116) (4886:4886:4886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4269:4269:4269) (4242:4242:4242))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (PORT ena (5116:5116:5116) (4886:4886:4886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2716:2716:2716))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (5120:5120:5120) (4890:4890:4890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT d[0] (5120:5120:5120) (4890:4890:4890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1789:1789:1789))
        (PORT datab (1995:1995:1995) (1961:1961:1961))
        (PORT datac (1738:1738:1738) (1772:1772:1772))
        (PORT datad (3576:3576:3576) (3559:3559:3559))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1331:1331:1331))
        (PORT datab (2993:2993:2993) (2933:2933:2933))
        (PORT datac (1738:1738:1738) (1772:1772:1772))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (2903:2903:2903))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (PORT ena (7712:7712:7712) (7502:7502:7502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3695:3695:3695))
        (PORT d[1] (8306:8306:8306) (8134:8134:8134))
        (PORT d[2] (3316:3316:3316) (3253:3253:3253))
        (PORT d[3] (3853:3853:3853) (3765:3765:3765))
        (PORT d[4] (7711:7711:7711) (7586:7586:7586))
        (PORT d[5] (6094:6094:6094) (6309:6309:6309))
        (PORT d[6] (3654:3654:3654) (3604:3604:3604))
        (PORT d[7] (3818:3818:3818) (3711:3711:3711))
        (PORT d[8] (4243:4243:4243) (4338:4338:4338))
        (PORT d[9] (4856:4856:4856) (5015:5015:5015))
        (PORT d[10] (3770:3770:3770) (3667:3667:3667))
        (PORT d[11] (3372:3372:3372) (3325:3325:3325))
        (PORT d[12] (5748:5748:5748) (5761:5761:5761))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (PORT ena (7708:7708:7708) (7498:7498:7498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (3835:3835:3835))
        (PORT clk (2544:2544:2544) (2571:2571:2571))
        (PORT ena (7708:7708:7708) (7498:7498:7498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3236:3236:3236))
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (PORT ena (7712:7712:7712) (7502:7502:7502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2575:2575:2575))
        (PORT d[0] (7712:7712:7712) (7502:7502:7502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4054:4054:4054))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT ena (5101:5101:5101) (4872:4872:4872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5780:5780:5780) (5626:5626:5626))
        (PORT d[1] (5717:5717:5717) (5562:5562:5562))
        (PORT d[2] (5433:5433:5433) (5432:5432:5432))
        (PORT d[3] (5342:5342:5342) (5191:5191:5191))
        (PORT d[4] (5247:5247:5247) (5148:5148:5148))
        (PORT d[5] (6508:6508:6508) (6306:6306:6306))
        (PORT d[6] (7166:7166:7166) (7099:7099:7099))
        (PORT d[7] (5427:5427:5427) (5501:5501:5501))
        (PORT d[8] (4322:4322:4322) (4352:4352:4352))
        (PORT d[9] (4702:4702:4702) (4770:4770:4770))
        (PORT d[10] (5018:5018:5018) (5053:5053:5053))
        (PORT d[11] (5856:5856:5856) (5756:5756:5756))
        (PORT d[12] (5197:5197:5197) (5272:5272:5272))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (5097:5097:5097) (4868:4868:4868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4887:4887:4887) (4848:4848:4848))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (5097:5097:5097) (4868:4868:4868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2931:2931:2931))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT ena (5101:5101:5101) (4872:4872:4872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT d[0] (5101:5101:5101) (4872:4872:4872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1789:1789:1789) (1817:1817:1817))
        (PORT datab (2368:2368:2368) (2325:2325:2325))
        (PORT datac (1709:1709:1709) (1746:1746:1746))
        (PORT datad (3990:3990:3990) (3930:3930:3930))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3701:3701:3701) (3689:3689:3689))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT ena (5091:5091:5091) (4863:4863:4863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5392:5392:5392) (5226:5226:5226))
        (PORT d[1] (6452:6452:6452) (6306:6306:6306))
        (PORT d[2] (5817:5817:5817) (5818:5818:5818))
        (PORT d[3] (4974:4974:4974) (4832:4832:4832))
        (PORT d[4] (4520:4520:4520) (4413:4413:4413))
        (PORT d[5] (4802:4802:4802) (4601:4601:4601))
        (PORT d[6] (7541:7541:7541) (7475:7475:7475))
        (PORT d[7] (6092:6092:6092) (6162:6162:6162))
        (PORT d[8] (5003:5003:5003) (5023:5023:5023))
        (PORT d[9] (5033:5033:5033) (5102:5102:5102))
        (PORT d[10] (5009:5009:5009) (5046:5046:5046))
        (PORT d[11] (6307:6307:6307) (6210:6210:6210))
        (PORT d[12] (5203:5203:5203) (5060:5060:5060))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (5087:5087:5087) (4859:4859:4859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7159:7159:7159) (7275:7275:7275))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (5087:5087:5087) (4859:4859:4859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2687:2687:2687))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT ena (5091:5091:5091) (4863:4863:4863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (5091:5091:5091) (4863:4863:4863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3701:3701:3701) (3716:3716:3716))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (5071:5071:5071) (4860:4860:4860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5794:5794:5794) (5649:5649:5649))
        (PORT d[1] (5713:5713:5713) (5575:5575:5575))
        (PORT d[2] (5085:5085:5085) (5088:5088:5088))
        (PORT d[3] (6737:6737:6737) (6599:6599:6599))
        (PORT d[4] (5232:5232:5232) (5133:5133:5133))
        (PORT d[5] (6170:6170:6170) (5970:5970:5970))
        (PORT d[6] (6835:6835:6835) (6776:6776:6776))
        (PORT d[7] (6287:6287:6287) (6444:6444:6444))
        (PORT d[8] (4027:4027:4027) (4065:4065:4065))
        (PORT d[9] (4661:4661:4661) (4726:4726:4726))
        (PORT d[10] (5025:5025:5025) (5061:5061:5061))
        (PORT d[11] (5533:5533:5533) (5437:5437:5437))
        (PORT d[12] (5227:5227:5227) (5306:5306:5306))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (PORT ena (5067:5067:5067) (4856:4856:4856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6164:6164:6164) (5901:5901:5901))
        (PORT clk (2498:2498:2498) (2520:2520:2520))
        (PORT ena (5067:5067:5067) (4856:4856:4856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2352:2352:2352))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (5071:5071:5071) (4860:4860:4860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT d[0] (5071:5071:5071) (4860:4860:4860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1522:1522:1522))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1790:1790:1790))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (3275:3275:3275) (3205:3205:3205))
        (PORT datad (4184:4184:4184) (4069:4069:4069))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (295:295:295))
        (PORT datab (1403:1403:1403) (1386:1386:1386))
        (PORT datac (1805:1805:1805) (1908:1908:1908))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1697:1697:1697) (1703:1703:1703))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT sload (1820:1820:1820) (1924:1924:1924))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1227:1227:1227))
        (PORT datab (1201:1201:1201) (1280:1280:1280))
        (PORT datac (1322:1322:1322) (1336:1336:1336))
        (PORT datad (354:354:354) (459:459:459))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1447:1447:1447) (1483:1483:1483))
        (PORT datad (1118:1118:1118) (1128:1128:1128))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[5\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1185:1185:1185))
        (PORT datab (715:715:715) (714:714:714))
        (PORT datad (497:497:497) (522:522:522))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (668:668:668) (748:748:748))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1717:1717:1717) (1757:1757:1757))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[21\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1173:1173:1173))
        (PORT datab (1279:1279:1279) (1294:1294:1294))
        (PORT datac (1363:1363:1363) (1350:1350:1350))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_st_data\[20\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1053:1053:1053) (1109:1109:1109))
        (PORT datac (731:731:731) (725:725:725))
        (PORT datad (1026:1026:1026) (1013:1013:1013))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (824:824:824) (869:869:869))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2887:2887:2887))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (4409:4409:4409) (4385:4385:4385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4336:4336:4336) (4477:4477:4477))
        (PORT d[1] (3537:3537:3537) (3603:3603:3603))
        (PORT d[2] (9933:9933:9933) (9882:9882:9882))
        (PORT d[3] (4219:4219:4219) (4158:4158:4158))
        (PORT d[4] (2411:2411:2411) (2450:2450:2450))
        (PORT d[5] (6377:6377:6377) (6615:6615:6615))
        (PORT d[6] (6319:6319:6319) (6423:6423:6423))
        (PORT d[7] (3736:3736:3736) (3715:3715:3715))
        (PORT d[8] (2683:2683:2683) (2663:2663:2663))
        (PORT d[9] (2858:2858:2858) (2924:2924:2924))
        (PORT d[10] (5412:5412:5412) (5484:5484:5484))
        (PORT d[11] (4871:4871:4871) (5025:5025:5025))
        (PORT d[12] (6416:6416:6416) (6573:6573:6573))
        (PORT clk (2485:2485:2485) (2513:2513:2513))
        (PORT ena (4405:4405:4405) (4381:4381:4381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4138:4138:4138) (4114:4114:4114))
        (PORT clk (2485:2485:2485) (2513:2513:2513))
        (PORT ena (4405:4405:4405) (4381:4381:4381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2844:2844:2844))
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT ena (4409:4409:4409) (4385:4385:4385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2517:2517:2517))
        (PORT d[0] (4409:4409:4409) (4385:4385:4385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2566:2566:2566))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (4733:4733:4733) (4716:4716:4716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4163:4163:4163))
        (PORT d[1] (3530:3530:3530) (3596:3596:3596))
        (PORT d[2] (9557:9557:9557) (9506:9506:9506))
        (PORT d[3] (3555:3555:3555) (3511:3511:3511))
        (PORT d[4] (2402:2402:2402) (2436:2436:2436))
        (PORT d[5] (5997:5997:5997) (6237:6237:6237))
        (PORT d[6] (5199:5199:5199) (5303:5303:5303))
        (PORT d[7] (3317:3317:3317) (3295:3295:3295))
        (PORT d[8] (3381:3381:3381) (3346:3346:3346))
        (PORT d[9] (2860:2860:2860) (2924:2924:2924))
        (PORT d[10] (5450:5450:5450) (5527:5527:5527))
        (PORT d[11] (3477:3477:3477) (3620:3620:3620))
        (PORT d[12] (6069:6069:6069) (6229:6229:6229))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (4729:4729:4729) (4712:4712:4712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5446:5446:5446) (5530:5530:5530))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (4729:4729:4729) (4712:4712:4712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2772:2772:2772))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (4733:4733:4733) (4716:4716:4716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT d[0] (4733:4733:4733) (4716:4716:4716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4190:4190:4190))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT ena (6506:6506:6506) (6366:6366:6366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2562:2562:2562))
        (PORT d[1] (5647:5647:5647) (5606:5606:5606))
        (PORT d[2] (6198:6198:6198) (6097:6097:6097))
        (PORT d[3] (5783:5783:5783) (5742:5742:5742))
        (PORT d[4] (4893:4893:4893) (4886:4886:4886))
        (PORT d[5] (4496:4496:4496) (4598:4598:4598))
        (PORT d[6] (4433:4433:4433) (4472:4472:4472))
        (PORT d[7] (6408:6408:6408) (6394:6394:6394))
        (PORT d[8] (5332:5332:5332) (5316:5316:5316))
        (PORT d[9] (2755:2755:2755) (2817:2817:2817))
        (PORT d[10] (4953:4953:4953) (4947:4947:4947))
        (PORT d[11] (3768:3768:3768) (3842:3842:3842))
        (PORT d[12] (5511:5511:5511) (5600:5600:5600))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (PORT ena (6502:6502:6502) (6362:6362:6362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3379:3379:3379))
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (PORT ena (6502:6502:6502) (6362:6362:6362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (1993:1993:1993))
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT ena (6506:6506:6506) (6366:6366:6366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2566:2566:2566))
        (PORT d[0] (6506:6506:6506) (6366:6366:6366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3313:3313:3313) (3396:3396:3396))
        (PORT datab (2109:2109:2109) (2144:2144:2144))
        (PORT datac (1830:1830:1830) (1882:1882:1882))
        (PORT datad (2704:2704:2704) (2714:2714:2714))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (3631:3631:3631))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (3336:3336:3336) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5011:5011:5011) (5212:5212:5212))
        (PORT d[1] (5907:5907:5907) (5979:5979:5979))
        (PORT d[2] (3409:3409:3409) (3272:3272:3272))
        (PORT d[3] (2340:2340:2340) (2432:2432:2432))
        (PORT d[4] (2622:2622:2622) (2483:2483:2483))
        (PORT d[5] (3707:3707:3707) (3562:3562:3562))
        (PORT d[6] (7956:7956:7956) (8200:8200:8200))
        (PORT d[7] (6506:6506:6506) (6601:6601:6601))
        (PORT d[8] (3416:3416:3416) (3428:3428:3428))
        (PORT d[9] (4852:4852:4852) (4990:4990:4990))
        (PORT d[10] (5340:5340:5340) (5353:5353:5353))
        (PORT d[11] (4431:4431:4431) (4434:4434:4434))
        (PORT d[12] (7203:7203:7203) (7451:7451:7451))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (3332:3332:3332) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7630:7630:7630) (7839:7839:7839))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (3332:3332:3332) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2687:2687:2687))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (3336:3336:3336) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (3336:3336:3336) (3294:3294:3294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3315:3315:3315) (3398:3398:3398))
        (PORT datab (2224:2224:2224) (2148:2148:2148))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2218:2218:2218) (2147:2147:2147))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1225:1225:1225))
        (PORT datab (247:247:247) (287:287:287))
        (PORT datac (209:209:209) (246:246:246))
        (PORT datad (1422:1422:1422) (1415:1415:1415))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1162:1162:1162) (1202:1202:1202))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT sload (1820:1820:1820) (1924:1924:1924))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1220:1220:1220))
        (PORT datab (1364:1364:1364) (1380:1380:1380))
        (PORT datad (1172:1172:1172) (1240:1240:1240))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (995:995:995) (962:962:962))
        (PORT datad (1393:1393:1393) (1393:1393:1393))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (973:973:973))
        (PORT datab (1765:1765:1765) (1692:1692:1692))
        (PORT datad (269:269:269) (298:298:298))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (669:669:669) (749:749:749))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT sload (1461:1461:1461) (1518:1518:1518))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[20\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1265:1265:1265))
        (PORT datab (1171:1171:1171) (1219:1219:1219))
        (PORT datac (1085:1085:1085) (1128:1128:1128))
        (PORT datad (1179:1179:1179) (1229:1229:1229))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[20\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1672:1672:1672))
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (1319:1319:1319) (1308:1308:1308))
        (PORT datad (268:268:268) (347:347:347))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[20\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1186:1186:1186))
        (PORT datab (404:404:404) (423:423:423))
        (PORT datac (2230:2230:2230) (2209:2209:2209))
        (PORT datad (715:715:715) (718:718:718))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_result\[20\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1776:1776:1776))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (1103:1103:1103) (1151:1151:1151))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[20\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (542:542:542))
        (PORT datab (911:911:911) (986:986:986))
        (PORT datac (1295:1295:1295) (1287:1287:1287))
        (PORT datad (973:973:973) (998:998:998))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_st_data\[19\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1157:1157:1157))
        (PORT datab (1123:1123:1123) (1114:1114:1114))
        (PORT datad (758:758:758) (748:748:748))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1961:1961:1961) (1938:1938:1938))
        (PORT datad (261:261:261) (336:336:336))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3303:3303:3303))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (7243:7243:7243) (7174:7174:7174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3913:3913:3913))
        (PORT d[1] (6904:6904:6904) (6820:6820:6820))
        (PORT d[2] (8263:8263:8263) (8119:8119:8119))
        (PORT d[3] (7023:7023:7023) (6925:6925:6925))
        (PORT d[4] (7684:7684:7684) (7579:7579:7579))
        (PORT d[5] (5156:5156:5156) (5274:5274:5274))
        (PORT d[6] (5253:5253:5253) (5365:5365:5365))
        (PORT d[7] (6299:6299:6299) (6271:6271:6271))
        (PORT d[8] (7303:7303:7303) (7210:7210:7210))
        (PORT d[9] (2846:2846:2846) (2940:2940:2940))
        (PORT d[10] (5821:5821:5821) (5863:5863:5863))
        (PORT d[11] (3518:3518:3518) (3652:3652:3652))
        (PORT d[12] (6730:6730:6730) (6888:6888:6888))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (7239:7239:7239) (7170:7170:7170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5852:5852:5852) (5998:5998:5998))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (7239:7239:7239) (7170:7170:7170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3686:3686:3686))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (7243:7243:7243) (7174:7174:7174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT d[0] (7243:7243:7243) (7174:7174:7174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2708:2708:2708))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (7319:7319:7319) (7109:7109:7109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3318:3318:3318))
        (PORT d[1] (3251:3251:3251) (3258:3258:3258))
        (PORT d[2] (5907:5907:5907) (5868:5868:5868))
        (PORT d[3] (3936:3936:3936) (3914:3914:3914))
        (PORT d[4] (3704:3704:3704) (3714:3714:3714))
        (PORT d[5] (2950:2950:2950) (2949:2949:2949))
        (PORT d[6] (3000:3000:3000) (3021:3021:3021))
        (PORT d[7] (4687:4687:4687) (4680:4680:4680))
        (PORT d[8] (3386:3386:3386) (3397:3397:3397))
        (PORT d[9] (3700:3700:3700) (3855:3855:3855))
        (PORT d[10] (3070:3070:3070) (3047:3047:3047))
        (PORT d[11] (4294:4294:4294) (4448:4448:4448))
        (PORT d[12] (3102:3102:3102) (3083:3083:3083))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (7315:7315:7315) (7105:7105:7105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4479:4479:4479) (4534:4534:4534))
        (PORT clk (2499:2499:2499) (2518:2518:2518))
        (PORT ena (7315:7315:7315) (7105:7105:7105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2240:2240:2240))
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT ena (7319:7319:7319) (7109:7109:7109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2522:2522:2522))
        (PORT d[0] (7319:7319:7319) (7109:7109:7109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2176:2176:2176) (2252:2252:2252))
        (PORT datab (2242:2242:2242) (2274:2274:2274))
        (PORT datac (2284:2284:2284) (2282:2282:2282))
        (PORT datad (2742:2742:2742) (2720:2720:2720))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4256:4256:4256) (4085:4085:4085))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT ena (5115:5115:5115) (4879:4879:4879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (4141:4141:4141))
        (PORT d[1] (4696:4696:4696) (4548:4548:4548))
        (PORT d[2] (6485:6485:6485) (6482:6482:6482))
        (PORT d[3] (5071:5071:5071) (4925:4925:4925))
        (PORT d[4] (4175:4175:4175) (4065:4065:4065))
        (PORT d[5] (4897:4897:4897) (4708:4708:4708))
        (PORT d[6] (4807:4807:4807) (4703:4703:4703))
        (PORT d[7] (6165:6165:6165) (6240:6240:6240))
        (PORT d[8] (5322:5322:5322) (5352:5352:5352))
        (PORT d[9] (5708:5708:5708) (5772:5772:5772))
        (PORT d[10] (4979:4979:4979) (5013:5013:5013))
        (PORT d[11] (4529:4529:4529) (4421:4421:4421))
        (PORT d[12] (4924:4924:4924) (4794:4794:4794))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT ena (5111:5111:5111) (4875:4875:4875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3535:3535:3535))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT ena (5111:5111:5111) (4875:4875:4875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3359:3359:3359))
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT ena (5115:5115:5115) (4879:4879:4879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2560:2560:2560))
        (PORT d[0] (5115:5115:5115) (4879:4879:4879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2124:2124:2124))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (6488:6488:6488) (6262:6262:6262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5421:5421:5421) (5638:5638:5638))
        (PORT d[1] (2645:2645:2645) (2527:2527:2527))
        (PORT d[2] (3023:3023:3023) (2892:2892:2892))
        (PORT d[3] (1537:1537:1537) (1587:1587:1587))
        (PORT d[4] (2733:2733:2733) (2609:2609:2609))
        (PORT d[5] (3342:3342:3342) (3195:3195:3195))
        (PORT d[6] (6197:6197:6197) (6089:6089:6089))
        (PORT d[7] (7684:7684:7684) (7764:7764:7764))
        (PORT d[8] (2970:2970:2970) (2933:2933:2933))
        (PORT d[9] (2884:2884:2884) (2835:2835:2835))
        (PORT d[10] (4640:4640:4640) (4636:4636:4636))
        (PORT d[11] (4218:4218:4218) (4249:4249:4249))
        (PORT d[12] (3456:3456:3456) (3325:3325:3325))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (6484:6484:6484) (6258:6258:6258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4199:4199:4199))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (6484:6484:6484) (6258:6258:6258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2396:2396:2396))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (6488:6488:6488) (6262:6262:6262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (6488:6488:6488) (6262:6262:6262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2320:2320:2320) (2324:2324:2324))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (3481:3481:3481) (3514:3514:3514))
        (PORT datad (1887:1887:1887) (1812:1812:1812))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3777:3777:3777) (3706:3706:3706))
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT ena (5812:5812:5812) (5640:5640:5640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3523:3523:3523))
        (PORT d[1] (4322:4322:4322) (4292:4292:4292))
        (PORT d[2] (6114:6114:6114) (5996:5996:5996))
        (PORT d[3] (4250:4250:4250) (4189:4189:4189))
        (PORT d[4] (4456:4456:4456) (4420:4420:4420))
        (PORT d[5] (5090:5090:5090) (5176:5176:5176))
        (PORT d[6] (6324:6324:6324) (6333:6333:6333))
        (PORT d[7] (5011:5011:5011) (4999:4999:4999))
        (PORT d[8] (4316:4316:4316) (4451:4451:4451))
        (PORT d[9] (3315:3315:3315) (3473:3473:3473))
        (PORT d[10] (6244:6244:6244) (6363:6363:6363))
        (PORT d[11] (3686:3686:3686) (3780:3780:3780))
        (PORT d[12] (6290:6290:6290) (6404:6404:6404))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (PORT ena (5808:5808:5808) (5636:5636:5636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4408:4408:4408) (4421:4421:4421))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (PORT ena (5808:5808:5808) (5636:5636:5636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2391:2391:2391))
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT ena (5812:5812:5812) (5640:5640:5640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT d[0] (5812:5812:5812) (5640:5640:5640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2712:2712:2712))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (6857:6857:6857) (6720:6720:6720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2147:2147:2147) (2185:2185:2185))
        (PORT d[1] (6001:6001:6001) (5961:5961:5961))
        (PORT d[2] (6532:6532:6532) (6433:6433:6433))
        (PORT d[3] (6146:6146:6146) (6103:6103:6103))
        (PORT d[4] (5235:5235:5235) (5223:5223:5223))
        (PORT d[5] (4859:4859:4859) (4958:4958:4958))
        (PORT d[6] (4807:4807:4807) (4841:4841:4841))
        (PORT d[7] (6780:6780:6780) (6769:6769:6769))
        (PORT d[8] (4085:4085:4085) (4054:4054:4054))
        (PORT d[9] (3116:3116:3116) (3178:3178:3178))
        (PORT d[10] (5003:5003:5003) (5039:5039:5039))
        (PORT d[11] (3090:3090:3090) (3201:3201:3201))
        (PORT d[12] (5877:5877:5877) (5968:5968:5968))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (PORT ena (6853:6853:6853) (6716:6716:6716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2360:2360:2360))
        (PORT clk (2524:2524:2524) (2550:2550:2550))
        (PORT ena (6853:6853:6853) (6716:6716:6716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2731:2731:2731))
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT ena (6857:6857:6857) (6720:6720:6720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2554:2554:2554))
        (PORT d[0] (6857:6857:6857) (6720:6720:6720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4062:4062:4062))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT ena (5813:5813:5813) (5640:5640:5640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2768:2768:2768))
        (PORT d[1] (4314:4314:4314) (4284:4284:4284))
        (PORT d[2] (6114:6114:6114) (5996:5996:5996))
        (PORT d[3] (4321:4321:4321) (4275:4275:4275))
        (PORT d[4] (4252:4252:4252) (4246:4246:4246))
        (PORT d[5] (4394:4394:4394) (4475:4475:4475))
        (PORT d[6] (4078:4078:4078) (4062:4062:4062))
        (PORT d[7] (4977:4977:4977) (4968:4968:4968))
        (PORT d[8] (4317:4317:4317) (4452:4452:4452))
        (PORT d[9] (3361:3361:3361) (3525:3525:3525))
        (PORT d[10] (6228:6228:6228) (6347:6347:6347))
        (PORT d[11] (3787:3787:3787) (3892:3892:3892))
        (PORT d[12] (6649:6649:6649) (6757:6757:6757))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT ena (5809:5809:5809) (5636:5636:5636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5352:5352:5352) (5377:5377:5377))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT ena (5809:5809:5809) (5636:5636:5636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2424:2424:2424))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT ena (5813:5813:5813) (5640:5640:5640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT d[0] (5813:5813:5813) (5640:5640:5640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3985:3985:3985) (3825:3825:3825))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (PORT ena (5014:5014:5014) (4793:4793:4793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3806:3806:3806))
        (PORT d[1] (5043:5043:5043) (4903:4903:4903))
        (PORT d[2] (6189:6189:6189) (6186:6186:6186))
        (PORT d[3] (5074:5074:5074) (4927:4927:4927))
        (PORT d[4] (4434:4434:4434) (4328:4328:4328))
        (PORT d[5] (4816:4816:4816) (4617:4617:4617))
        (PORT d[6] (4783:4783:4783) (4675:4675:4675))
        (PORT d[7] (5862:5862:5862) (5941:5941:5941))
        (PORT d[8] (4993:4993:4993) (5023:5023:5023))
        (PORT d[9] (5403:5403:5403) (5471:5471:5471))
        (PORT d[10] (5345:5345:5345) (5370:5370:5370))
        (PORT d[11] (4503:4503:4503) (4391:4391:4391))
        (PORT d[12] (5253:5253:5253) (5113:5113:5113))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (PORT ena (5010:5010:5010) (4789:4789:4789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6158:6158:6158) (6055:6055:6055))
        (PORT clk (2532:2532:2532) (2562:2562:2562))
        (PORT ena (5010:5010:5010) (4789:4789:4789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3011:3011:3011))
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (PORT ena (5014:5014:5014) (4793:4793:4793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2566:2566:2566))
        (PORT d[0] (5014:5014:5014) (4793:4793:4793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1564:1564:1564))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4185:4185:4185) (4287:4287:4287))
        (PORT datab (2243:2243:2243) (2275:2275:2275))
        (PORT datac (2285:2285:2285) (2282:2282:2282))
        (PORT datad (2344:2344:2344) (2424:2424:2424))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3441:3441:3441) (3419:3419:3419))
        (PORT datab (2265:2265:2265) (2252:2252:2252))
        (PORT datac (4285:4285:4285) (4418:4418:4418))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2624:2624:2624) (2724:2724:2724))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (1070:1070:1070) (1057:1057:1057))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1033:1033:1033))
        (PORT datab (1078:1078:1078) (1053:1053:1053))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (980:980:980))
        (PORT datab (696:696:696) (688:688:688))
        (PORT datad (268:268:268) (297:297:297))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (669:669:669) (748:748:748))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT sload (1461:1461:1461) (1518:1518:1518))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[19\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1301:1301:1301))
        (PORT datab (1360:1360:1360) (1387:1387:1387))
        (PORT datac (769:769:769) (820:820:820))
        (PORT datad (1183:1183:1183) (1233:1233:1233))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[19\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1440:1440:1440))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datac (1105:1105:1105) (1136:1136:1136))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[19\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (976:976:976) (961:961:961))
        (PORT datac (1100:1100:1100) (1130:1130:1130))
        (PORT datad (738:738:738) (745:745:745))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (772:772:772))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1401:1401:1401) (1429:1429:1429))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (1236:1236:1236) (1277:1277:1277))
        (PORT sload (2629:2629:2629) (2665:2665:2665))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[19\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1072:1072:1072))
        (PORT datab (1076:1076:1076) (1101:1101:1101))
        (PORT datac (645:645:645) (650:650:650))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[11\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (2046:2046:2046))
        (PORT datab (1060:1060:1060) (1049:1049:1049))
        (PORT datad (768:768:768) (766:766:766))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1099:1099:1099) (1097:1097:1097))
        (PORT clrn (2161:2161:2161) (2133:2133:2133))
        (PORT sload (1735:1735:1735) (1779:1779:1779))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[11\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1167:1167:1167))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (1056:1056:1056) (1108:1108:1108))
        (PORT datad (860:860:860) (938:938:938))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[9\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (989:989:989))
        (PORT datab (1194:1194:1194) (1239:1239:1239))
        (PORT datac (1054:1054:1054) (1106:1106:1106))
        (PORT datad (782:782:782) (831:831:831))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal122\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (304:304:304))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (231:231:231) (255:255:255))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1182:1182:1182))
        (PORT datab (1095:1095:1095) (1151:1151:1151))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (862:862:862) (940:940:940))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[13\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (998:998:998))
        (PORT datab (1101:1101:1101) (1157:1157:1157))
        (PORT datac (1057:1057:1057) (1106:1106:1106))
        (PORT datad (1830:1830:1830) (1802:1802:1802))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[14\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (881:881:881))
        (PORT datab (1100:1100:1100) (1156:1156:1156))
        (PORT datac (1943:1943:1943) (1930:1930:1930))
        (PORT datad (866:866:866) (944:944:944))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[15\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (999:999:999))
        (PORT datab (1102:1102:1102) (1159:1159:1159))
        (PORT datac (757:757:757) (824:824:824))
        (PORT datad (1055:1055:1055) (1097:1097:1097))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal122\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (301:301:301))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[17\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1908:1908:1908))
        (PORT datab (1080:1080:1080) (1109:1109:1109))
        (PORT datac (1191:1191:1191) (1254:1254:1254))
        (PORT datad (1182:1182:1182) (1231:1231:1231))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[18\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1302:1302:1302))
        (PORT datab (1391:1391:1391) (1419:1419:1419))
        (PORT datac (711:711:711) (738:738:738))
        (PORT datad (1183:1183:1183) (1233:1233:1233))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[16\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1295:1295:1295))
        (PORT datab (1356:1356:1356) (1375:1375:1375))
        (PORT datac (1303:1303:1303) (1327:1327:1327))
        (PORT datad (1181:1181:1181) (1230:1230:1230))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal122\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datab (246:246:246) (284:284:284))
        (PORT datac (212:212:212) (249:249:249))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1270:1270:1270))
        (PORT datab (855:855:855) (927:927:927))
        (PORT datac (1109:1109:1109) (1150:1150:1150))
        (PORT datad (835:835:835) (887:887:887))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1149:1149:1149))
        (PORT datab (857:857:857) (929:929:929))
        (PORT datac (1252:1252:1252) (1260:1260:1260))
        (PORT datad (836:836:836) (888:888:888))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal122\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (300:300:300))
        (PORT datab (258:258:258) (293:293:293))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal122\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1040:1040:1040) (1026:1026:1026))
        (PORT datad (1252:1252:1252) (1223:1223:1223))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal122\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (666:666:666))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal122\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1088:1088:1088))
        (PORT datab (1610:1610:1610) (1616:1616:1616))
        (PORT datac (1371:1371:1371) (1390:1390:1390))
        (PORT datad (824:824:824) (889:889:889))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (PORT datab (820:820:820) (870:870:870))
        (PORT datac (1083:1083:1083) (1131:1131:1131))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (280:280:280) (365:365:365))
        (PORT datad (681:681:681) (687:687:687))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_cmp_result\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (673:673:673))
        (PORT datab (969:969:969) (962:962:962))
        (PORT datac (929:929:929) (913:913:913))
        (PORT datad (1261:1261:1261) (1222:1222:1222))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal122\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (747:747:747))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_cmp_result\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1041:1041:1041))
        (PORT datab (1064:1064:1064) (1066:1066:1066))
        (PORT datac (1215:1215:1215) (1195:1195:1195))
        (PORT datad (1021:1021:1021) (1018:1018:1018))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_cmp_result\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (709:709:709))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add2\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Add1\~64\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_cmp_result\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1119:1119:1119) (1177:1177:1177))
        (PORT datac (1037:1037:1037) (1040:1040:1040))
        (PORT datad (999:999:999) (997:997:997))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_cmp_result\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (522:522:522))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_cmp_result\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_uncond_cti_non_br\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (726:726:726))
        (PORT datab (1351:1351:1351) (1386:1386:1386))
        (PORT datac (1358:1358:1358) (1407:1407:1407))
        (PORT datad (787:787:787) (844:844:844))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_uncond_cti_non_br\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (653:653:653) (642:642:642))
        (PORT datac (701:701:701) (701:701:701))
        (PORT datad (727:727:727) (727:727:727))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_uncond_cti_non_br\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_sel_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (860:860:860))
        (PORT datab (774:774:774) (820:820:820))
        (PORT datad (253:253:253) (325:325:325))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_no_crst_nxt\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1715:1715:1715))
        (PORT datab (1454:1454:1454) (1496:1496:1496))
        (PORT datac (1778:1778:1778) (1712:1712:1712))
        (PORT datad (634:634:634) (615:615:615))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_no_crst_nxt\[9\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (479:479:479))
        (PORT datab (1457:1457:1457) (1499:1499:1499))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (245:245:245) (275:275:275))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (1793:1793:1793) (1809:1809:1809))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (896:896:896))
        (PORT datab (1054:1054:1054) (1088:1088:1088))
        (PORT datac (1365:1365:1365) (1385:1385:1385))
        (PORT datad (1425:1425:1425) (1453:1453:1453))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2403:2403:2403))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (3205:3205:3205) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5009:5009:5009) (5168:5168:5168))
        (PORT d[1] (4690:4690:4690) (4799:4799:4799))
        (PORT d[2] (7981:7981:7981) (7795:7795:7795))
        (PORT d[3] (2338:2338:2338) (2479:2479:2479))
        (PORT d[4] (2010:2010:2010) (1954:1954:1954))
        (PORT d[5] (2337:2337:2337) (2269:2269:2269))
        (PORT d[6] (5230:5230:5230) (5326:5326:5326))
        (PORT d[7] (5069:5069:5069) (5118:5118:5118))
        (PORT d[8] (3071:3071:3071) (3124:3124:3124))
        (PORT d[9] (5306:5306:5306) (5441:5441:5441))
        (PORT d[10] (7489:7489:7489) (7569:7569:7569))
        (PORT d[11] (2231:2231:2231) (2300:2300:2300))
        (PORT d[12] (2603:2603:2603) (2525:2525:2525))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT ena (3201:3201:3201) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2404:2404:2404))
        (PORT clk (2512:2512:2512) (2536:2536:2536))
        (PORT ena (3201:3201:3201) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4334:4334:4334) (4470:4470:4470))
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT ena (3205:3205:3205) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2540:2540:2540))
        (PORT d[0] (3205:3205:3205) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3396:3396:3396))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (2969:2969:2969) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4454:4454:4454))
        (PORT d[1] (5203:5203:5203) (5282:5282:5282))
        (PORT d[2] (3770:3770:3770) (3641:3641:3641))
        (PORT d[3] (2659:2659:2659) (2747:2747:2747))
        (PORT d[4] (4988:4988:4988) (5114:5114:5114))
        (PORT d[5] (4065:4065:4065) (3919:3919:3919))
        (PORT d[6] (7601:7601:7601) (7849:7849:7849))
        (PORT d[7] (5837:5837:5837) (5945:5945:5945))
        (PORT d[8] (2692:2692:2692) (2705:2705:2705))
        (PORT d[9] (4478:4478:4478) (4620:4620:4620))
        (PORT d[10] (6130:6130:6130) (6180:6180:6180))
        (PORT d[11] (3164:3164:3164) (3202:3202:3202))
        (PORT d[12] (6862:6862:6862) (7118:7118:7118))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (2965:2965:2965) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5457:5457:5457) (5545:5545:5545))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (2965:2965:2965) (2927:2927:2927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3407:3407:3407))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (2969:2969:2969) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (2969:2969:2969) (2931:2931:2931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1053:1053:1053))
        (PORT datab (1858:1858:1858) (1804:1804:1804))
        (PORT datac (2064:2064:2064) (2074:2074:2074))
        (PORT datad (3316:3316:3316) (3345:3345:3345))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1049:1049:1049) (1041:1041:1041))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT ena (3359:3359:3359) (3381:3381:3381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4788:4788:4788) (4910:4910:4910))
        (PORT d[1] (2836:2836:2836) (2835:2835:2835))
        (PORT d[2] (1779:1779:1779) (1765:1765:1765))
        (PORT d[3] (1752:1752:1752) (1744:1744:1744))
        (PORT d[4] (4875:4875:4875) (4952:4952:4952))
        (PORT d[5] (1213:1213:1213) (1220:1220:1220))
        (PORT d[6] (1463:1463:1463) (1458:1458:1458))
        (PORT d[7] (1176:1176:1176) (1186:1186:1186))
        (PORT d[8] (5715:5715:5715) (5825:5825:5825))
        (PORT d[9] (4618:4618:4618) (4719:4719:4719))
        (PORT d[10] (7195:7195:7195) (7295:7295:7295))
        (PORT d[11] (4698:4698:4698) (4822:4822:4822))
        (PORT d[12] (6437:6437:6437) (6638:6638:6638))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (PORT ena (3355:3355:3355) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1654:1654:1654))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (PORT ena (3355:3355:3355) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1095:1095:1095))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT ena (3359:3359:3359) (3381:3381:3381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (3359:3359:3359) (3381:3381:3381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2373:2373:2373))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (2840:2840:2840) (2799:2799:2799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5034:5034:5034) (5194:5194:5194))
        (PORT d[1] (3557:3557:3557) (3620:3620:3620))
        (PORT d[2] (7647:7647:7647) (7466:7466:7466))
        (PORT d[3] (3453:3453:3453) (3616:3616:3616))
        (PORT d[4] (4883:4883:4883) (4954:4954:4954))
        (PORT d[5] (2317:2317:2317) (2243:2243:2243))
        (PORT d[6] (6371:6371:6371) (6587:6587:6587))
        (PORT d[7] (4997:4997:4997) (5039:5039:5039))
        (PORT d[8] (3056:3056:3056) (3107:3107:3107))
        (PORT d[9] (5009:5009:5009) (5158:5158:5158))
        (PORT d[10] (7216:7216:7216) (7307:7307:7307))
        (PORT d[11] (4239:4239:4239) (4303:4303:4303))
        (PORT d[12] (8537:8537:8537) (8790:8790:8790))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (2836:2836:2836) (2795:2795:2795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6487:6487:6487) (6486:6486:6486))
        (PORT clk (2507:2507:2507) (2530:2530:2530))
        (PORT ena (2836:2836:2836) (2795:2795:2795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3705:3705:3705) (3876:3876:3876))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (2840:2840:2840) (2799:2799:2799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT d[0] (2840:2840:2840) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1292:1292:1292) (1271:1271:1271))
        (PORT datac (1721:1721:1721) (1680:1680:1680))
        (PORT datad (3317:3317:3317) (3346:3346:3346))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2349:2349:2349))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (3967:3967:3967) (3927:3927:3927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4703:4703:4703) (4868:4868:4868))
        (PORT d[1] (4262:4262:4262) (4366:4366:4366))
        (PORT d[2] (7277:7277:7277) (7094:7094:7094))
        (PORT d[3] (3085:3085:3085) (3253:3253:3253))
        (PORT d[4] (4532:4532:4532) (4610:4610:4610))
        (PORT d[5] (7530:7530:7530) (7314:7314:7314))
        (PORT d[6] (6452:6452:6452) (6670:6670:6670))
        (PORT d[7] (3992:3992:3992) (4040:4040:4040))
        (PORT d[8] (4700:4700:4700) (4754:4754:4754))
        (PORT d[9] (4644:4644:4644) (4792:4792:4792))
        (PORT d[10] (6871:6871:6871) (6965:6965:6965))
        (PORT d[11] (3912:3912:3912) (3980:3980:3980))
        (PORT d[12] (8209:8209:8209) (8471:8471:8471))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (3963:3963:3963) (3923:3923:3923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5566:5566:5566) (5762:5762:5762))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (3963:3963:3963) (3923:3923:3923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (3608:3608:3608))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (3967:3967:3967) (3927:3927:3927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (3967:3967:3967) (3927:3927:3927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2757:2757:2757))
        (PORT clk (2472:2472:2472) (2495:2495:2495))
        (PORT ena (2999:2999:2999) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4222:4222:4222) (4417:4417:4417))
        (PORT d[1] (5201:5201:5201) (5274:5274:5274))
        (PORT d[2] (4094:4094:4094) (3963:3963:3963))
        (PORT d[3] (2578:2578:2578) (2665:2665:2665))
        (PORT d[4] (4342:4342:4342) (4489:4489:4489))
        (PORT d[5] (4422:4422:4422) (4277:4277:4277))
        (PORT d[6] (6803:6803:6803) (7010:7010:7010))
        (PORT d[7] (6232:6232:6232) (6338:6338:6338))
        (PORT d[8] (3689:3689:3689) (3684:3684:3684))
        (PORT d[9] (4112:4112:4112) (4260:4260:4260))
        (PORT d[10] (5763:5763:5763) (5819:5819:5819))
        (PORT d[11] (3187:3187:3187) (3227:3227:3227))
        (PORT d[12] (6540:6540:6540) (6798:6798:6798))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
        (PORT ena (2995:2995:2995) (2939:2939:2939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4461:4461:4461))
        (PORT clk (2468:2468:2468) (2491:2491:2491))
        (PORT ena (2995:2995:2995) (2939:2939:2939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2760:2760:2760))
        (PORT clk (2472:2472:2472) (2495:2495:2495))
        (PORT ena (2999:2999:2999) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2495:2495:2495))
        (PORT d[0] (2999:2999:2999) (2943:2943:2943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (780:780:780) (777:777:777))
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (PORT ena (3351:3351:3351) (3374:3374:3374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4741:4741:4741) (4861:4861:4861))
        (PORT d[1] (1432:1432:1432) (1436:1436:1436))
        (PORT d[2] (1778:1778:1778) (1760:1760:1760))
        (PORT d[3] (1726:1726:1726) (1706:1706:1706))
        (PORT d[4] (1813:1813:1813) (1793:1793:1793))
        (PORT d[5] (1175:1175:1175) (1181:1181:1181))
        (PORT d[6] (7116:7116:7116) (7252:7252:7252))
        (PORT d[7] (848:848:848) (862:862:862))
        (PORT d[8] (5685:5685:5685) (5797:5797:5797))
        (PORT d[9] (4913:4913:4913) (5008:5008:5008))
        (PORT d[10] (7606:7606:7606) (7703:7703:7703))
        (PORT d[11] (4699:4699:4699) (4823:4823:4823))
        (PORT d[12] (6398:6398:6398) (6600:6600:6600))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
        (PORT ena (3347:3347:3347) (3370:3370:3370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1360:1360:1360))
        (PORT clk (2520:2520:2520) (2552:2552:2552))
        (PORT ena (3347:3347:3347) (3370:3370:3370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1082:1082:1082))
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (PORT ena (3351:3351:3351) (3374:3374:3374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (PORT d[0] (3351:3351:3351) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2500:2500:2500) (2515:2515:2515))
        (PORT datab (2796:2796:2796) (2813:2813:2813))
        (PORT datac (2781:2781:2781) (2759:2759:2759))
        (PORT datad (1896:1896:1896) (1820:1820:1820))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (3442:3442:3442))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (2961:2961:2961) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4256:4256:4256) (4453:4453:4453))
        (PORT d[1] (5201:5201:5201) (5274:5274:5274))
        (PORT d[2] (4106:4106:4106) (3973:3973:3973))
        (PORT d[3] (2678:2678:2678) (2767:2767:2767))
        (PORT d[4] (4690:4690:4690) (4831:4831:4831))
        (PORT d[5] (4407:4407:4407) (4259:4259:4259))
        (PORT d[6] (7649:7649:7649) (7903:7903:7903))
        (PORT d[7] (6233:6233:6233) (6339:6339:6339))
        (PORT d[8] (3003:3003:3003) (3006:3006:3006))
        (PORT d[9] (4113:4113:4113) (4261:4261:4261))
        (PORT d[10] (6095:6095:6095) (6146:6146:6146))
        (PORT d[11] (3195:3195:3195) (3236:3236:3236))
        (PORT d[12] (6541:6541:6541) (6798:6798:6798))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (2957:2957:2957) (2904:2904:2904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5775:5775:5775) (5505:5505:5505))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (2957:2957:2957) (2904:2904:2904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2806:2806:2806))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (2961:2961:2961) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT d[0] (2961:2961:2961) (2908:2908:2908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2501:2501:2501) (2516:2516:2516))
        (PORT datab (2018:2018:2018) (1978:1978:1978))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2870:2870:2870) (2825:2825:2825))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2500:2500:2500) (2627:2627:2627))
        (PORT datab (265:265:265) (304:304:304))
        (PORT datac (1017:1017:1017) (1010:1010:1010))
        (PORT datad (703:703:703) (696:696:696))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (935:935:935))
        (PORT datab (761:761:761) (762:762:762))
        (PORT datad (1103:1103:1103) (1114:1114:1114))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1288:1288:1288))
        (PORT datab (1420:1420:1420) (1443:1443:1443))
        (PORT datad (777:777:777) (786:786:786))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (666:666:666) (745:745:745))
        (PORT clrn (2167:2167:2167) (2138:2138:2138))
        (PORT sload (1457:1457:1457) (1519:1519:1519))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[18\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1441:1441:1441))
        (PORT datac (1104:1104:1104) (1135:1135:1135))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[18\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (732:732:732))
        (PORT datab (696:696:696) (681:681:681))
        (PORT datac (1346:1346:1346) (1339:1339:1339))
        (PORT datad (403:403:403) (408:408:408))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (375:375:375))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1953:1953:1953) (1947:1947:1947))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (1236:1236:1236) (1277:1277:1277))
        (PORT sload (2629:2629:2629) (2665:2665:2665))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[18\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1481:1481:1481))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (728:728:728) (736:736:736))
        (PORT datad (1388:1388:1388) (1387:1387:1387))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[10\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1250:1250:1250))
        (PORT datab (1418:1418:1418) (1462:1462:1462))
        (PORT datac (719:719:719) (708:708:708))
        (PORT datad (1892:1892:1892) (1883:1883:1883))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[8\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1384:1384:1384))
        (PORT datab (1271:1271:1271) (1241:1241:1241))
        (PORT datad (950:950:950) (948:948:948))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (636:636:636) (663:663:663))
        (PORT clrn (2164:2164:2164) (2136:2136:2136))
        (PORT sclr (1575:1575:1575) (1643:1643:1643))
        (PORT sload (1701:1701:1701) (1759:1759:1759))
        (PORT ena (2079:2079:2079) (2089:2089:2089))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (948:948:948))
        (PORT datab (860:860:860) (928:928:928))
        (PORT datac (1988:1988:1988) (2001:2001:2001))
        (PORT datad (1332:1332:1332) (1369:1369:1369))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4347:4347:4347) (4515:4515:4515))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (6612:6612:6612) (6397:6397:6397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4287:4287:4287) (4485:4485:4485))
        (PORT d[1] (7243:7243:7243) (7076:7076:7076))
        (PORT d[2] (4286:4286:4286) (4209:4209:4209))
        (PORT d[3] (2346:2346:2346) (2482:2482:2482))
        (PORT d[4] (6683:6683:6683) (6554:6554:6554))
        (PORT d[5] (5689:5689:5689) (5893:5893:5893))
        (PORT d[6] (6761:6761:6761) (6735:6735:6735))
        (PORT d[7] (6009:6009:6009) (6008:6008:6008))
        (PORT d[8] (3567:3567:3567) (3666:3666:3666))
        (PORT d[9] (4511:4511:4511) (4640:4640:4640))
        (PORT d[10] (5938:5938:5938) (5980:5980:5980))
        (PORT d[11] (3891:3891:3891) (4037:4037:4037))
        (PORT d[12] (4845:4845:4845) (4879:4879:4879))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (6608:6608:6608) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3850:3850:3850))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (6608:6608:6608) (6393:6393:6393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5115:5115:5115) (5257:5257:5257))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (6612:6612:6612) (6397:6397:6397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT d[0] (6612:6612:6612) (6397:6397:6397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4507:4507:4507))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (6622:6622:6622) (6406:6406:6406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4576:4576:4576) (4765:4765:4765))
        (PORT d[1] (7623:7623:7623) (7437:7437:7437))
        (PORT d[2] (5307:5307:5307) (5212:5212:5212))
        (PORT d[3] (2375:2375:2375) (2513:2513:2513))
        (PORT d[4] (7014:7014:7014) (6890:6890:6890))
        (PORT d[5] (5391:5391:5391) (5613:5613:5613))
        (PORT d[6] (7093:7093:7093) (7054:7054:7054))
        (PORT d[7] (5984:5984:5984) (5980:5980:5980))
        (PORT d[8] (3530:3530:3530) (3631:3631:3631))
        (PORT d[9] (4512:4512:4512) (4643:4643:4643))
        (PORT d[10] (6350:6350:6350) (6395:6395:6395))
        (PORT d[11] (3900:3900:3900) (4047:4047:4047))
        (PORT d[12] (4457:4457:4457) (4498:4498:4498))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (6618:6618:6618) (6402:6402:6402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3019:3019:3019))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (6618:6618:6618) (6402:6402:6402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (5300:5300:5300))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (6622:6622:6622) (6406:6406:6406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (6622:6622:6622) (6406:6406:6406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (4054:4054:4054))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT ena (5080:5080:5080) (4852:4852:4852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6076:6076:6076) (5906:5906:5906))
        (PORT d[1] (5689:5689:5689) (5547:5547:5547))
        (PORT d[2] (5086:5086:5086) (5089:5089:5089))
        (PORT d[3] (6722:6722:6722) (6586:6586:6586))
        (PORT d[4] (5250:5250:5250) (5155:5155:5155))
        (PORT d[5] (5826:5826:5826) (5623:5623:5623))
        (PORT d[6] (6866:6866:6866) (6810:6810:6810))
        (PORT d[7] (6288:6288:6288) (6444:6444:6444))
        (PORT d[8] (3390:3390:3390) (3434:3434:3434))
        (PORT d[9] (4050:4050:4050) (4127:4127:4127))
        (PORT d[10] (5026:5026:5026) (5062:5062:5062))
        (PORT d[11] (4855:4855:4855) (4782:4782:4782))
        (PORT d[12] (5188:5188:5188) (5263:5263:5263))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (5076:5076:5076) (4848:4848:4848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4220:4220:4220) (4205:4205:4205))
        (PORT clk (2504:2504:2504) (2527:2527:2527))
        (PORT ena (5076:5076:5076) (4848:4848:4848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5881:5881:5881) (6090:6090:6090))
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT ena (5080:5080:5080) (4852:4852:4852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2531:2531:2531))
        (PORT d[0] (5080:5080:5080) (4852:4852:4852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (3955:3955:3955))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (5084:5084:5084) (4856:4856:4856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5075:5075:5075) (4927:4927:4927))
        (PORT d[1] (6426:6426:6426) (6278:6278:6278))
        (PORT d[2] (6182:6182:6182) (6177:6177:6177))
        (PORT d[3] (4970:4970:4970) (4825:4825:4825))
        (PORT d[4] (4802:4802:4802) (4688:4688:4688))
        (PORT d[5] (4821:4821:4821) (4620:4620:4620))
        (PORT d[6] (7497:7497:7497) (7432:7432:7432))
        (PORT d[7] (5853:5853:5853) (5931:5931:5931))
        (PORT d[8] (4692:4692:4692) (4730:4730:4730))
        (PORT d[9] (5389:5389:5389) (5455:5455:5455))
        (PORT d[10] (5291:5291:5291) (5327:5327:5327))
        (PORT d[11] (6273:6273:6273) (6175:6175:6175))
        (PORT d[12] (5215:5215:5215) (5074:5074:5074))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (5080:5080:5080) (4852:4852:4852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4649:4649:4649) (4752:4752:4752))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (5080:5080:5080) (4852:4852:4852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6335:6335:6335) (6548:6548:6548))
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT ena (5084:5084:5084) (4856:4856:4856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2536:2536:2536))
        (PORT d[0] (5084:5084:5084) (4856:4856:4856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3172:3172:3172) (3229:3229:3229))
        (PORT datab (3712:3712:3712) (3932:3932:3932))
        (PORT datac (2483:2483:2483) (2511:2511:2511))
        (PORT datad (1970:1970:1970) (1903:1903:1903))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3166:3166:3166) (3221:3221:3221))
        (PORT datab (1576:1576:1576) (1562:1562:1562))
        (PORT datac (1569:1569:1569) (1567:1567:1567))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4321:4321:4321) (4487:4487:4487))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (6621:6621:6621) (6405:6405:6405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4563:4563:4563) (4751:4751:4751))
        (PORT d[1] (7217:7217:7217) (7047:7047:7047))
        (PORT d[2] (3938:3938:3938) (3867:3867:3867))
        (PORT d[3] (2326:2326:2326) (2453:2453:2453))
        (PORT d[4] (6662:6662:6662) (6533:6533:6533))
        (PORT d[5] (5689:5689:5689) (5894:5894:5894))
        (PORT d[6] (7119:7119:7119) (7081:7081:7081))
        (PORT d[7] (5683:5683:5683) (5690:5690:5690))
        (PORT d[8] (3486:3486:3486) (3577:3577:3577))
        (PORT d[9] (4419:4419:4419) (4548:4548:4548))
        (PORT d[10] (5939:5939:5939) (5981:5981:5981))
        (PORT d[11] (3930:3930:3930) (4082:4082:4082))
        (PORT d[12] (4845:4845:4845) (4879:4879:4879))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (6617:6617:6617) (6401:6401:6401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5174:5174:5174) (5002:5002:5002))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (6617:6617:6617) (6401:6401:6401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5481:5481:5481) (5612:5612:5612))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (6621:6621:6621) (6405:6405:6405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (6621:6621:6621) (6405:6405:6405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4325:4325:4325))
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (PORT ena (5087:5087:5087) (4855:4855:4855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (4141:4141:4141))
        (PORT d[1] (4677:4677:4677) (4546:4546:4546))
        (PORT d[2] (6156:6156:6156) (6154:6154:6154))
        (PORT d[3] (5062:5062:5062) (4915:4915:4915))
        (PORT d[4] (4121:4121:4121) (4003:4003:4003))
        (PORT d[5] (4888:4888:4888) (4698:4698:4698))
        (PORT d[6] (5015:5015:5015) (4891:4891:4891))
        (PORT d[7] (5434:5434:5434) (5509:5509:5509))
        (PORT d[8] (5026:5026:5026) (5057:5057:5057))
        (PORT d[9] (5372:5372:5372) (5438:5438:5438))
        (PORT d[10] (4937:4937:4937) (4975:4975:4975))
        (PORT d[11] (4494:4494:4494) (4382:4382:4382))
        (PORT d[12] (4537:4537:4537) (4409:4409:4409))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT ena (5083:5083:5083) (4851:4851:4851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7134:7134:7134) (7253:7253:7253))
        (PORT clk (2524:2524:2524) (2549:2549:2549))
        (PORT ena (5083:5083:5083) (4851:4851:4851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6679:6679:6679) (6891:6891:6891))
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (PORT ena (5087:5087:5087) (4855:4855:4855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2553:2553:2553))
        (PORT d[0] (5087:5087:5087) (4855:4855:4855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3215:3215:3215))
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (PORT ena (4467:4467:4467) (4338:4338:4338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6489:6489:6489) (6314:6314:6314))
        (PORT d[1] (6377:6377:6377) (6079:6079:6079))
        (PORT d[2] (4390:4390:4390) (4314:4314:4314))
        (PORT d[3] (5705:5705:5705) (5558:5558:5558))
        (PORT d[4] (5939:5939:5939) (5807:5807:5807))
        (PORT d[5] (6540:6540:6540) (6202:6202:6202))
        (PORT d[6] (6122:6122:6122) (6060:6060:6060))
        (PORT d[7] (6348:6348:6348) (6427:6427:6427))
        (PORT d[8] (3447:3447:3447) (3530:3530:3530))
        (PORT d[9] (3964:3964:3964) (3999:3999:3999))
        (PORT d[10] (5318:5318:5318) (5341:5341:5341))
        (PORT d[11] (3534:3534:3534) (3633:3633:3633))
        (PORT d[12] (6854:6854:6854) (6553:6553:6553))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
        (PORT ena (4463:4463:4463) (4334:4334:4334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5449:5449:5449) (5522:5522:5522))
        (PORT clk (2533:2533:2533) (2563:2563:2563))
        (PORT ena (4463:4463:4463) (4334:4334:4334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5644:5644:5644) (5730:5730:5730))
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (PORT ena (4467:4467:4467) (4338:4338:4338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2567:2567:2567))
        (PORT d[0] (4467:4467:4467) (4338:4338:4338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (4794:4794:4794))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT ena (6574:6574:6574) (6359:6359:6359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3752:3752:3752))
        (PORT d[1] (4388:4388:4388) (4390:4390:4390))
        (PORT d[2] (5157:5157:5157) (5123:5123:5123))
        (PORT d[3] (3125:3125:3125) (3327:3327:3327))
        (PORT d[4] (4805:4805:4805) (4820:4820:4820))
        (PORT d[5] (5606:5606:5606) (5756:5756:5756))
        (PORT d[6] (6596:6596:6596) (6620:6620:6620))
        (PORT d[7] (4667:4667:4667) (4657:4657:4657))
        (PORT d[8] (4606:4606:4606) (4730:4730:4730))
        (PORT d[9] (4024:4024:4024) (4211:4211:4211))
        (PORT d[10] (5723:5723:5723) (5824:5824:5824))
        (PORT d[11] (3587:3587:3587) (3741:3741:3741))
        (PORT d[12] (5198:5198:5198) (5273:5273:5273))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (6570:6570:6570) (6355:6355:6355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4088:4088:4088))
        (PORT clk (2541:2541:2541) (2563:2563:2563))
        (PORT ena (6570:6570:6570) (6355:6355:6355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4784:4784:4784) (4931:4931:4931))
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT ena (6574:6574:6574) (6359:6359:6359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2567:2567:2567))
        (PORT d[0] (6574:6574:6574) (6359:6359:6359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3170:3170:3170) (3226:3226:3226))
        (PORT datab (3711:3711:3711) (3930:3930:3930))
        (PORT datac (3271:3271:3271) (3388:3388:3388))
        (PORT datad (2050:2050:2050) (2030:2030:2030))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (1856:1856:1856))
        (PORT datab (3711:3711:3711) (3930:3930:3930))
        (PORT datac (1887:1887:1887) (1884:1884:1884))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2287:2287:2287) (2462:2462:2462))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1086:1086:1086))
        (PORT datab (762:762:762) (787:787:787))
        (PORT datad (2626:2626:2626) (2594:2594:2594))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data_nxt\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1252:1252:1252))
        (PORT datab (1296:1296:1296) (1311:1311:1311))
        (PORT datac (842:842:842) (926:926:926))
        (PORT datad (713:713:713) (722:722:722))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte3_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT ena (1510:1510:1510) (1472:1472:1472))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (668:668:668) (747:747:747))
        (PORT clrn (2163:2163:2163) (2135:2135:2135))
        (PORT sload (1461:1461:1461) (1518:1518:1518))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[17\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (905:905:905))
        (PORT datab (1079:1079:1079) (1105:1105:1105))
        (PORT datac (642:642:642) (647:647:647))
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1649:1649:1649))
        (PORT datab (1464:1464:1464) (1487:1487:1487))
        (PORT datad (1419:1419:1419) (1458:1458:1458))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1559:1559:1559) (1523:1523:1523))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (2049:2049:2049) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1381:1381:1381))
        (PORT datab (716:716:716) (733:733:733))
        (PORT datad (1192:1192:1192) (1134:1134:1134))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (794:794:794) (796:796:796))
        (PORT clrn (2164:2164:2164) (2136:2136:2136))
        (PORT sclr (1575:1575:1575) (1643:1643:1643))
        (PORT sload (1701:1701:1701) (1759:1759:1759))
        (PORT ena (2079:2079:2079) (2089:2089:2089))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1462:1462:1462))
        (PORT datab (2012:2012:2012) (2034:2034:2034))
        (PORT datac (1099:1099:1099) (1144:1144:1144))
        (PORT datad (303:303:303) (388:388:388))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3137:3137:3137))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT ena (4066:4066:4066) (4040:4040:4040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4690:4690:4690) (4825:4825:4825))
        (PORT d[1] (3858:3858:3858) (3915:3915:3915))
        (PORT d[2] (9848:9848:9848) (9789:9789:9789))
        (PORT d[3] (4505:4505:4505) (4435:4435:4435))
        (PORT d[4] (2390:2390:2390) (2425:2425:2425))
        (PORT d[5] (6734:6734:6734) (6965:6965:6965))
        (PORT d[6] (6619:6619:6619) (6714:6714:6714))
        (PORT d[7] (4694:4694:4694) (4665:4665:4665))
        (PORT d[8] (3020:3020:3020) (2993:2993:2993))
        (PORT d[9] (2909:2909:2909) (2979:2979:2979))
        (PORT d[10] (5449:5449:5449) (5527:5527:5527))
        (PORT d[11] (3489:3489:3489) (3635:3635:3635))
        (PORT d[12] (5618:5618:5618) (5773:5773:5773))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (PORT ena (4062:4062:4062) (4036:4036:4036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4403:4403:4403))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (PORT ena (4062:4062:4062) (4036:4036:4036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3145:3145:3145))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT ena (4066:4066:4066) (4040:4040:4040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT d[0] (4066:4066:4066) (4040:4040:4040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (2783:2783:2783))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (6864:6864:6864) (6726:6726:6726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1937:1937:1937))
        (PORT d[1] (6357:6357:6357) (6311:6311:6311))
        (PORT d[2] (6541:6541:6541) (6450:6450:6450))
        (PORT d[3] (6384:6384:6384) (6322:6322:6322))
        (PORT d[4] (2030:2030:2030) (2026:2026:2026))
        (PORT d[5] (5215:5215:5215) (5309:5309:5309))
        (PORT d[6] (5179:5179:5179) (5209:5209:5209))
        (PORT d[7] (7116:7116:7116) (7095:7095:7095))
        (PORT d[8] (3719:3719:3719) (3692:3692:3692))
        (PORT d[9] (3124:3124:3124) (3187:3187:3187))
        (PORT d[10] (5001:5001:5001) (5036:5036:5036))
        (PORT d[11] (3428:3428:3428) (3528:3528:3528))
        (PORT d[12] (5916:5916:5916) (6013:6013:6013))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
        (PORT ena (6860:6860:6860) (6722:6722:6722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2888:2888:2888))
        (PORT clk (2532:2532:2532) (2564:2564:2564))
        (PORT ena (6860:6860:6860) (6722:6722:6722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2739:2739:2739))
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT ena (6864:6864:6864) (6726:6726:6726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2568:2568:2568))
        (PORT d[0] (6864:6864:6864) (6726:6726:6726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2778:2778:2778))
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT ena (3980:3980:3980) (3970:3970:3970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (1957:1957:1957))
        (PORT d[1] (4209:4209:4209) (4262:4262:4262))
        (PORT d[2] (6884:6884:6884) (6788:6788:6788))
        (PORT d[3] (4865:4865:4865) (4793:4793:4793))
        (PORT d[4] (1963:1963:1963) (1954:1954:1954))
        (PORT d[5] (5603:5603:5603) (5696:5696:5696))
        (PORT d[6] (5140:5140:5140) (5200:5200:5200))
        (PORT d[7] (4669:4669:4669) (4633:4633:4633))
        (PORT d[8] (3370:3370:3370) (3344:3344:3344))
        (PORT d[9] (2076:2076:2076) (2109:2109:2109))
        (PORT d[10] (5017:5017:5017) (5053:5053:5053))
        (PORT d[11] (3788:3788:3788) (3922:3922:3922))
        (PORT d[12] (5999:5999:5999) (6148:6148:6148))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (PORT ena (3976:3976:3976) (3966:3966:3966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5044:5044:5044) (5105:5105:5105))
        (PORT clk (2522:2522:2522) (2552:2552:2552))
        (PORT ena (3976:3976:3976) (3966:3966:3966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3491:3491:3491))
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT ena (3980:3980:3980) (3970:3970:3970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2556:2556:2556))
        (PORT d[0] (3980:3980:3980) (3970:3970:3970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1817:1817:1817) (1836:1836:1836))
        (PORT datab (2379:2379:2379) (2410:2410:2410))
        (PORT datac (1775:1775:1775) (1814:1814:1814))
        (PORT datad (1740:1740:1740) (1647:1647:1647))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1235:1235:1235))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT ena (3208:3208:3208) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5042:5042:5042) (5199:5199:5199))
        (PORT d[1] (4665:4665:4665) (4773:4773:4773))
        (PORT d[2] (7995:7995:7995) (7810:7810:7810))
        (PORT d[3] (2700:2700:2700) (2837:2837:2837))
        (PORT d[4] (2037:2037:2037) (1982:1982:1982))
        (PORT d[5] (2639:2639:2639) (2558:2558:2558))
        (PORT d[6] (5586:5586:5586) (5673:5673:5673))
        (PORT d[7] (5045:5045:5045) (5090:5090:5090))
        (PORT d[8] (3684:3684:3684) (3717:3717:3717))
        (PORT d[9] (5301:5301:5301) (5439:5439:5439))
        (PORT d[10] (7457:7457:7457) (7536:7536:7536))
        (PORT d[11] (2525:2525:2525) (2591:2591:2591))
        (PORT d[12] (2571:2571:2571) (2490:2490:2490))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (3204:3204:3204) (3157:3157:3157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5173:5173:5173) (4991:4991:4991))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (3204:3204:3204) (3157:3157:3157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4291:4291:4291) (4427:4427:4427))
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT ena (3208:3208:3208) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (PORT d[0] (3208:3208:3208) (3161:3161:3161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1825:1825:1825) (1858:1858:1858))
        (PORT datab (2252:2252:2252) (2218:2218:2218))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1539:1539:1539) (1483:1483:1483))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2745:2745:2745))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT ena (4052:4052:4052) (4030:4030:4030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1959:1959:1959))
        (PORT d[1] (6364:6364:6364) (6318:6318:6318))
        (PORT d[2] (6879:6879:6879) (6780:6780:6780))
        (PORT d[3] (4914:4914:4914) (4856:4856:4856))
        (PORT d[4] (2025:2025:2025) (2020:2020:2020))
        (PORT d[5] (5247:5247:5247) (5346:5346:5346))
        (PORT d[6] (5180:5180:5180) (5210:5210:5210))
        (PORT d[7] (7148:7148:7148) (7130:7130:7130))
        (PORT d[8] (3719:3719:3719) (3691:3691:3691))
        (PORT d[9] (3495:3495:3495) (3550:3550:3550))
        (PORT d[10] (5007:5007:5007) (5042:5042:5042))
        (PORT d[11] (3402:3402:3402) (3500:3500:3500))
        (PORT d[12] (6241:6241:6241) (6327:6327:6327))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (PORT ena (4048:4048:4048) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4217:4217:4217) (4244:4244:4244))
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (PORT ena (4048:4048:4048) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3028:3028:3028))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT ena (4052:4052:4052) (4030:4030:4030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT d[0] (4052:4052:4052) (4030:4030:4030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (3995:3995:3995))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (6922:6922:6922) (6852:6852:6852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3574:3574:3574))
        (PORT d[1] (6890:6890:6890) (6812:6812:6812))
        (PORT d[2] (8235:8235:8235) (8051:8051:8051))
        (PORT d[3] (6672:6672:6672) (6578:6578:6578))
        (PORT d[4] (7392:7392:7392) (7296:7296:7296))
        (PORT d[5] (5138:5138:5138) (5255:5255:5255))
        (PORT d[6] (5618:5618:5618) (5725:5725:5725))
        (PORT d[7] (5993:5993:5993) (5972:5972:5972))
        (PORT d[8] (6998:6998:6998) (6909:6909:6909))
        (PORT d[9] (2860:2860:2860) (2955:2955:2955))
        (PORT d[10] (5459:5459:5459) (5507:5507:5507))
        (PORT d[11] (3813:3813:3813) (3947:3947:3947))
        (PORT d[12] (6719:6719:6719) (6875:6875:6875))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (6918:6918:6918) (6848:6848:6848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (2936:2936:2936))
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (PORT ena (6918:6918:6918) (6848:6848:6848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3664:3664:3664))
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT ena (6922:6922:6922) (6852:6852:6852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2583:2583:2583))
        (PORT d[0] (6922:6922:6922) (6852:6852:6852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2424:2424:2424))
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (PORT ena (8435:8435:8435) (8213:8213:8213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3034:3034:3034))
        (PORT d[1] (2528:2528:2528) (2530:2530:2530))
        (PORT d[2] (5045:5045:5045) (4971:4971:4971))
        (PORT d[3] (2194:2194:2194) (2192:2192:2192))
        (PORT d[4] (2255:2255:2255) (2268:2268:2268))
        (PORT d[5] (1536:1536:1536) (1545:1545:1545))
        (PORT d[6] (1570:1570:1570) (1588:1588:1588))
        (PORT d[7] (4977:4977:4977) (4932:4932:4932))
        (PORT d[8] (1950:1950:1950) (1960:1960:1960))
        (PORT d[9] (4756:4756:4756) (4908:4908:4908))
        (PORT d[10] (4049:4049:4049) (4002:4002:4002))
        (PORT d[11] (1771:1771:1771) (1773:1773:1773))
        (PORT d[12] (2456:2456:2456) (2444:2444:2444))
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (PORT ena (8431:8431:8431) (8209:8209:8209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1709:1709:1709))
        (PORT clk (2553:2553:2553) (2577:2577:2577))
        (PORT ena (8431:8431:8431) (8209:8209:8209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1518:1518:1518))
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (PORT ena (8435:8435:8435) (8213:8213:8213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2581:2581:2581))
        (PORT d[0] (8435:8435:8435) (8213:8213:8213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3469:3469:3469) (3391:3391:3391))
        (PORT datab (3713:3713:3713) (3933:3933:3933))
        (PORT datac (3134:3134:3134) (3182:3182:3182))
        (PORT datad (1899:1899:1899) (1846:1846:1846))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (3911:3911:3911))
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT ena (4337:4337:4337) (4326:4326:4326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3651:3651:3651) (3753:3753:3753))
        (PORT d[1] (4671:4671:4671) (4770:4770:4770))
        (PORT d[2] (8290:8290:8290) (8144:8144:8144))
        (PORT d[3] (6532:6532:6532) (6403:6403:6403))
        (PORT d[4] (3199:3199:3199) (3312:3312:3312))
        (PORT d[5] (5453:5453:5453) (5601:5601:5601))
        (PORT d[6] (5969:5969:5969) (6105:6105:6105))
        (PORT d[7] (5627:5627:5627) (5551:5551:5551))
        (PORT d[8] (7977:7977:7977) (7874:7874:7874))
        (PORT d[9] (4624:4624:4624) (4703:4703:4703))
        (PORT d[10] (6185:6185:6185) (6291:6291:6291))
        (PORT d[11] (5374:5374:5374) (5537:5537:5537))
        (PORT d[12] (7438:7438:7438) (7590:7590:7590))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (4333:4333:4333) (4322:4322:4322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5854:5854:5854) (5840:5840:5840))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (4333:4333:4333) (4322:4322:4322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4390:4390:4390) (4406:4406:4406))
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT ena (4337:4337:4337) (4326:4326:4326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2572:2572:2572))
        (PORT d[0] (4337:4337:4337) (4326:4326:4326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2188:2188:2188) (2088:2088:2088))
        (PORT datab (2378:2378:2378) (2410:2410:2410))
        (PORT datac (2315:2315:2315) (2323:2323:2323))
        (PORT datad (2130:2130:2130) (2095:2095:2095))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2052:2052:2052) (2193:2193:2193))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (797:797:797) (809:809:809))
        (PORT datad (209:209:209) (236:236:236))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1481:1481:1481) (1490:1490:1490))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (PORT sload (1820:1820:1820) (1924:1924:1924))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1788:1788:1788) (1813:1813:1813))
        (PORT datad (1348:1348:1348) (1369:1369:1369))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (859:859:859) (927:927:927))
        (PORT datac (1067:1067:1067) (1107:1107:1107))
        (PORT datad (375:375:375) (379:379:379))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1181:1181:1181))
        (PORT datab (1191:1191:1191) (1203:1203:1203))
        (PORT datad (498:498:498) (523:523:523))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte2_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (669:669:669) (749:749:749))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1717:1717:1717) (1757:1757:1757))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1315:1315:1315))
        (PORT datab (1094:1094:1094) (1113:1113:1113))
        (PORT datac (1138:1138:1138) (1189:1189:1189))
        (PORT datad (856:856:856) (913:913:913))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT asdata (1805:1805:1805) (1828:1828:1828))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1791:1791:1791) (1812:1812:1812))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2203:2203:2203))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT ena (9189:9189:9189) (8976:8976:8976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2284:2284:2284))
        (PORT d[1] (4402:4402:4402) (4521:4521:4521))
        (PORT d[2] (2232:2232:2232) (2147:2147:2147))
        (PORT d[3] (1852:1852:1852) (1937:1937:1937))
        (PORT d[4] (2522:2522:2522) (2436:2436:2436))
        (PORT d[5] (4366:4366:4366) (4231:4231:4231))
        (PORT d[6] (5159:5159:5159) (5117:5117:5117))
        (PORT d[7] (2479:2479:2479) (2394:2394:2394))
        (PORT d[8] (3828:3828:3828) (3889:3889:3889))
        (PORT d[9] (2246:2246:2246) (2177:2177:2177))
        (PORT d[10] (5298:5298:5298) (5307:5307:5307))
        (PORT d[11] (3312:3312:3312) (3383:3383:3383))
        (PORT d[12] (2268:2268:2268) (2193:2193:2193))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (PORT ena (9185:9185:9185) (8972:8972:8972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7641:7641:7641) (7848:7848:7848))
        (PORT clk (2551:2551:2551) (2576:2576:2576))
        (PORT ena (9185:9185:9185) (8972:8972:8972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2755:2755:2755))
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT ena (9189:9189:9189) (8976:8976:8976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (PORT d[0] (9189:9189:9189) (8976:8976:8976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2555:2555:2555))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT ena (9143:9143:9143) (8933:8933:8933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2259:2259:2259))
        (PORT d[1] (3896:3896:3896) (4004:4004:4004))
        (PORT d[2] (2265:2265:2265) (2183:2183:2183))
        (PORT d[3] (2213:2213:2213) (2287:2287:2287))
        (PORT d[4] (2522:2522:2522) (2436:2436:2436))
        (PORT d[5] (4357:4357:4357) (4221:4221:4221))
        (PORT d[6] (5195:5195:5195) (5151:5151:5151))
        (PORT d[7] (2866:2866:2866) (2765:2765:2765))
        (PORT d[8] (2356:2356:2356) (2290:2290:2290))
        (PORT d[9] (2255:2255:2255) (2187:2187:2187))
        (PORT d[10] (5297:5297:5297) (5306:5306:5306))
        (PORT d[11] (4803:4803:4803) (4757:4757:4757))
        (PORT d[12] (2557:2557:2557) (2469:2469:2469))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT ena (9139:9139:9139) (8929:8929:8929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (3788:3788:3788))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT ena (9139:9139:9139) (8929:8929:8929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2226:2226:2226))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT ena (9143:9143:9143) (8933:8933:8933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT d[0] (9143:9143:9143) (8933:8933:8933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2558:2558:2558))
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (PORT ena (8821:8821:8821) (8608:8608:8608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2655:2655:2655))
        (PORT d[1] (9351:9351:9351) (9172:9172:9172))
        (PORT d[2] (2249:2249:2249) (2191:2191:2191))
        (PORT d[3] (1890:1890:1890) (1979:1979:1979))
        (PORT d[4] (8745:8745:8745) (8610:8610:8610))
        (PORT d[5] (3934:3934:3934) (3794:3794:3794))
        (PORT d[6] (4793:4793:4793) (4746:4746:4746))
        (PORT d[7] (5026:5026:5026) (5066:5066:5066))
        (PORT d[8] (3570:3570:3570) (3633:3633:3633))
        (PORT d[9] (2607:2607:2607) (2538:2538:2538))
        (PORT d[10] (4913:4913:4913) (4912:4912:4912))
        (PORT d[11] (4448:4448:4448) (4403:4403:4403))
        (PORT d[12] (2618:2618:2618) (2538:2538:2538))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (PORT ena (8817:8817:8817) (8604:8604:8604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4107:4107:4107))
        (PORT clk (2565:2565:2565) (2588:2588:2588))
        (PORT ena (8817:8817:8817) (8604:8604:8604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2232:2232:2232))
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (PORT ena (8821:8821:8821) (8608:8608:8608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2592:2592:2592))
        (PORT d[0] (8821:8821:8821) (8608:8608:8608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1592:1592:1592) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3532:3532:3532))
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (PORT ena (5817:5817:5817) (5584:5584:5584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4908:4908:4908))
        (PORT d[1] (4320:4320:4320) (4184:4184:4184))
        (PORT d[2] (3417:3417:3417) (3287:3287:3287))
        (PORT d[3] (2302:2302:2302) (2393:2393:2393))
        (PORT d[4] (3447:3447:3447) (3330:3330:3330))
        (PORT d[5] (5627:5627:5627) (5439:5439:5439))
        (PORT d[6] (5481:5481:5481) (5375:5375:5375))
        (PORT d[7] (5354:5354:5354) (5382:5382:5382))
        (PORT d[8] (6014:6014:6014) (6043:6043:6043))
        (PORT d[9] (6408:6408:6408) (6467:6467:6467))
        (PORT d[10] (4629:4629:4629) (4627:4627:4627))
        (PORT d[11] (5590:5590:5590) (5474:5474:5474))
        (PORT d[12] (4217:4217:4217) (4091:4091:4091))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT ena (5813:5813:5813) (5580:5580:5580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4991:4991:4991) (5003:5003:5003))
        (PORT clk (2548:2548:2548) (2571:2571:2571))
        (PORT ena (5813:5813:5813) (5580:5580:5580))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2254:2254:2254))
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (PORT ena (5817:5817:5817) (5584:5584:5584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (PORT d[0] (5817:5817:5817) (5584:5584:5584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1758:1758:1758))
        (PORT datab (2241:2241:2241) (2272:2272:2272))
        (PORT datac (2284:2284:2284) (2281:2281:2281))
        (PORT datad (2500:2500:2500) (2494:2494:2494))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1230:1230:1230))
        (PORT datab (1592:1592:1592) (1542:1542:1542))
        (PORT datac (4289:4289:4289) (4422:4422:4422))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4231:4231:4231) (4184:4184:4184))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (PORT ena (6525:6525:6525) (6298:6298:6298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5395:5395:5395) (5610:5610:5610))
        (PORT d[1] (3227:3227:3227) (3101:3101:3101))
        (PORT d[2] (3033:3033:3033) (2901:2901:2901))
        (PORT d[3] (1571:1571:1571) (1619:1619:1619))
        (PORT d[4] (2942:2942:2942) (2792:2792:2792))
        (PORT d[5] (3328:3328:3328) (3179:3179:3179))
        (PORT d[6] (6196:6196:6196) (6088:6088:6088))
        (PORT d[7] (7652:7652:7652) (7727:7727:7727))
        (PORT d[8] (2924:2924:2924) (2882:2882:2882))
        (PORT d[9] (3154:3154:3154) (3091:3091:3091))
        (PORT d[10] (4670:4670:4670) (4671:4671:4671))
        (PORT d[11] (4225:4225:4225) (4256:4256:4256))
        (PORT d[12] (3455:3455:3455) (3324:3324:3324))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT ena (6521:6521:6521) (6294:6294:6294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3900:3900:3900))
        (PORT clk (2529:2529:2529) (2553:2553:2553))
        (PORT ena (6521:6521:6521) (6294:6294:6294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2282:2282:2282))
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (PORT ena (6525:6525:6525) (6298:6298:6298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2557:2557:2557))
        (PORT d[0] (6525:6525:6525) (6298:6298:6298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (3944:3944:3944))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT ena (2934:2934:2934) (2886:2886:2886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (4794:4794:4794))
        (PORT d[1] (5549:5549:5549) (5622:5622:5622))
        (PORT d[2] (3736:3736:3736) (3605:3605:3605))
        (PORT d[3] (1904:1904:1904) (1996:1996:1996))
        (PORT d[4] (3417:3417:3417) (3288:3288:3288))
        (PORT d[5] (4057:4057:4057) (3910:3910:3910))
        (PORT d[6] (7935:7935:7935) (8176:8176:8176))
        (PORT d[7] (6164:6164:6164) (6268:6268:6268))
        (PORT d[8] (3021:3021:3021) (3032:3032:3032))
        (PORT d[9] (4486:4486:4486) (4629:4629:4629))
        (PORT d[10] (6109:6109:6109) (6160:6160:6160))
        (PORT d[11] (3534:3534:3534) (3572:3572:3572))
        (PORT d[12] (6873:6873:6873) (7127:7127:7127))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (2930:2930:2930) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (4765:4765:4765))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (2930:2930:2930) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1876:1876:1876))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT ena (2934:2934:2934) (2886:2886:2886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT d[0] (2934:2934:2934) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2859:2859:2859))
        (PORT clk (2567:2567:2567) (2591:2591:2591))
        (PORT ena (8771:8771:8771) (8562:8562:8562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2632:2632:2632))
        (PORT d[1] (9378:9378:9378) (9201:9201:9201))
        (PORT d[2] (4259:4259:4259) (4169:4169:4169))
        (PORT d[3] (1895:1895:1895) (1982:1982:1982))
        (PORT d[4] (8803:8803:8803) (8673:8673:8673))
        (PORT d[5] (3884:3884:3884) (3733:3733:3733))
        (PORT d[6] (4792:4792:4792) (4745:4745:4745))
        (PORT d[7] (4859:4859:4859) (4745:4745:4745))
        (PORT d[8] (2704:2704:2704) (2633:2633:2633))
        (PORT d[9] (2607:2607:2607) (2538:2538:2538))
        (PORT d[10] (4913:4913:4913) (4911:4911:4911))
        (PORT d[11] (4459:4459:4459) (4413:4413:4413))
        (PORT d[12] (6802:6802:6802) (6805:6805:6805))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
        (PORT ena (8767:8767:8767) (8558:8558:8558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3153:3153:3153))
        (PORT clk (2563:2563:2563) (2587:2587:2587))
        (PORT ena (8767:8767:8767) (8558:8558:8558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2527:2527:2527))
        (PORT clk (2567:2567:2567) (2591:2591:2591))
        (PORT ena (8771:8771:8771) (8562:8562:8562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2591:2591:2591))
        (PORT d[0] (8771:8771:8771) (8562:8562:8562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1589:1589:1589))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4577:4577:4577) (4544:4544:4544))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT ena (2949:2949:2949) (2900:2900:2900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4630:4630:4630) (4830:4830:4830))
        (PORT d[1] (5549:5549:5549) (5623:5623:5623))
        (PORT d[2] (3746:3746:3746) (3614:3614:3614))
        (PORT d[3] (2294:2294:2294) (2382:2382:2382))
        (PORT d[4] (3417:3417:3417) (3289:3289:3289))
        (PORT d[5] (4043:4043:4043) (3893:3893:3893))
        (PORT d[6] (7949:7949:7949) (8192:8192:8192))
        (PORT d[7] (6198:6198:6198) (6304:6304:6304))
        (PORT d[8] (3060:3060:3060) (3078:3078:3078))
        (PORT d[9] (4845:4845:4845) (4982:4982:4982))
        (PORT d[10] (5023:5023:5023) (5046:5046:5046))
        (PORT d[11] (3541:3541:3541) (3580:3580:3580))
        (PORT d[12] (6881:6881:6881) (7137:7137:7137))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (2945:2945:2945) (2896:2896:2896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5722:5722:5722) (5818:5818:5818))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (2945:2945:2945) (2896:2896:2896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1829:1829:1829))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT ena (2949:2949:2949) (2900:2900:2900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT d[0] (2949:2949:2949) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2321:2321:2321) (2325:2325:2325))
        (PORT datab (2241:2241:2241) (2273:2273:2273))
        (PORT datac (1576:1576:1576) (1576:1576:1576))
        (PORT datad (2461:2461:2461) (2551:2551:2551))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2320:2320:2320) (2324:2324:2324))
        (PORT datab (2117:2117:2117) (2116:2116:2116))
        (PORT datac (2368:2368:2368) (2293:2293:2293))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (1657:1657:1657) (1627:1627:1627))
        (PORT datac (214:214:214) (250:250:250))
        (PORT datad (2557:2557:2557) (2656:2656:2656))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[7\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (382:382:382))
        (PORT datab (1260:1260:1260) (1239:1239:1239))
        (PORT datac (1049:1049:1049) (1046:1046:1046))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (PORT ena (2380:2380:2380) (2345:2345:2345))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_control_rd_data\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (798:798:798))
        (PORT datac (817:817:817) (888:888:888))
        (PORT datad (1081:1081:1081) (1129:1129:1129))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_ienable_reg\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1348:1348:1348) (1358:1358:1358))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal101\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1433:1433:1433))
        (PORT datac (1692:1692:1692) (1752:1752:1752))
        (PORT datad (2089:2089:2089) (2134:2134:2134))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal101\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1317:1317:1317))
        (PORT datab (1446:1446:1446) (1525:1525:1525))
        (PORT datac (736:736:736) (741:741:741))
        (PORT datad (387:387:387) (387:387:387))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_wrctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_ienable_reg_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1389:1389:1389) (1419:1419:1419))
        (PORT datac (811:811:811) (881:881:881))
        (PORT datad (1086:1086:1086) (1135:1135:1135))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_ienable_reg_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (795:795:795))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (1113:1113:1113) (1174:1174:1174))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_ienable_reg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (PORT ena (1470:1470:1470) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|oci_ienable\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|oci_ienable\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (PORT ena (1480:1480:1480) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|ien_AF\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1204:1204:1204) (1253:1253:1253))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|ien_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2177:2177:2177))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2149:2149:2149) (2117:2117:2117))
        (PORT ena (1350:1350:1350) (1298:1298:1298))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (830:830:830))
        (PORT datab (348:348:348) (439:439:439))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (406:406:406))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (422:422:422))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (314:314:314) (403:403:403))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (803:803:803))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|LessThan1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_AF\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2144:2144:2144))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2116:2116:2116) (2085:2085:2085))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (765:765:765) (832:832:832))
        (PORT datad (241:241:241) (278:278:278))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1472:1472:1472) (1494:1494:1494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (815:815:815) (867:867:867))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2103:2103:2103) (2075:2075:2075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|jupdate2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2103:2103:2103) (2075:2075:2075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|always2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (395:395:395))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (567:567:567))
        (PORT datab (832:832:832) (888:888:888))
        (PORT datad (691:691:691) (677:677:677))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (536:536:536))
        (PORT datab (300:300:300) (386:386:386))
        (PORT datac (929:929:929) (912:912:912))
        (PORT datad (291:291:291) (368:368:368))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|t_pause\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2103:2103:2103) (2075:2075:2075))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|pause_irq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1859:1859:1859))
        (PORT datab (1722:1722:1722) (1723:1723:1723))
        (PORT datad (1444:1444:1444) (1478:1478:1478))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|pause_irq\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[8\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1046:1046:1046))
        (PORT datab (1384:1384:1384) (1389:1389:1389))
        (PORT datac (255:255:255) (336:336:336))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_ipending_reg_nxt\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1729:1729:1729) (1731:1731:1731))
        (PORT datab (610:610:610) (602:602:602))
        (PORT datac (1599:1599:1599) (1529:1529:1529))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_ipending_reg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_control_rd_data\[16\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (933:933:933))
        (PORT datab (244:244:244) (282:282:282))
        (PORT datac (832:832:832) (882:882:882))
        (PORT datad (769:769:769) (818:818:818))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_control_rd_data\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[16\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1100:1100:1100))
        (PORT datab (1721:1721:1721) (1738:1738:1738))
        (PORT datac (795:795:795) (845:845:845))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[16\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1095:1095:1095))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1895:1895:1895) (1881:1881:1881))
        (PORT datad (474:474:474) (538:538:538))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (783:783:783))
        (PORT datab (791:791:791) (776:776:776))
        (PORT datad (1379:1379:1379) (1407:1407:1407))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1154:1154:1154) (1157:1157:1157))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sload (1397:1397:1397) (1449:1449:1449))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[15\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (950:950:950))
        (PORT datab (1118:1118:1118) (1156:1156:1156))
        (PORT datac (1061:1061:1061) (1105:1105:1105))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[15\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (696:696:696))
        (PORT datab (961:961:961) (922:922:922))
        (PORT datac (1063:1063:1063) (1107:1107:1107))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1212:1212:1212) (1224:1224:1224))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1381:1381:1381) (1404:1404:1404))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT sload (2914:2914:2914) (2927:2927:2927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[15\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (964:964:964))
        (PORT datab (815:815:815) (863:863:863))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (1363:1363:1363) (1362:1362:1362))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_st_data\[18\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1469:1469:1469))
        (PORT datac (1462:1462:1462) (1445:1445:1445))
        (PORT datad (1348:1348:1348) (1385:1385:1385))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2134:2134:2134) (2105:2105:2105))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2052:2052:2052) (2057:2057:2057))
        (PORT datac (262:262:262) (347:347:347))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (467:467:467))
        (PORT datab (1135:1135:1135) (1191:1191:1191))
        (PORT datac (518:518:518) (588:588:588))
        (PORT datad (318:318:318) (406:406:406))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (751:751:751))
        (PORT datad (968:968:968) (941:941:941))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[18\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (759:759:759))
        (PORT datad (676:676:676) (711:711:711))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2030:2030:2030) (2016:2016:2016))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1458:1458:1458) (1488:1488:1488))
        (PORT sload (1940:1940:1940) (1974:1974:1974))
        (PORT ena (1907:1907:1907) (1919:1919:1919))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (293:293:293) (379:379:379))
        (PORT datad (321:321:321) (417:417:417))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1205:1205:1205))
        (PORT datab (1206:1206:1206) (1164:1164:1164))
        (PORT datac (1182:1182:1182) (1251:1251:1251))
        (PORT datad (1311:1311:1311) (1275:1275:1275))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT asdata (1950:1950:1950) (1945:1945:1945))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[19\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2624:2624:2624) (2725:2725:2725))
        (PORT datab (246:246:246) (287:287:287))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (1611:1611:1611) (1583:1583:1583))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[19\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2185:2185:2185) (2129:2129:2129))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (1047:1047:1047) (1044:1044:1044))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2174:2174:2174) (2145:2145:2145))
        (PORT ena (2380:2380:2380) (2345:2345:2345))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[13\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (868:868:868))
        (PORT datab (1416:1416:1416) (1460:1460:1460))
        (PORT datac (1241:1241:1241) (1205:1205:1205))
        (PORT datad (775:775:775) (761:761:761))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[13\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (775:775:775))
        (PORT datac (1273:1273:1273) (1241:1241:1241))
        (PORT datad (517:517:517) (580:580:580))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[13\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (966:966:966))
        (PORT datab (560:560:560) (618:618:618))
        (PORT datac (958:958:958) (946:946:946))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1199:1199:1199) (1244:1244:1244))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT sload (2914:2914:2914) (2927:2927:2927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT asdata (1501:1501:1501) (1535:1535:1535))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (PORT ena (1690:1690:1690) (1698:1698:1698))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1762:1762:1762))
        (PORT datab (1833:1833:1833) (1872:1872:1872))
        (PORT datad (1986:1986:1986) (2003:2003:2003))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2124:2124:2124) (2085:2085:2085))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2141:2141:2141) (2112:2112:2112))
        (PORT ena (1382:1382:1382) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT asdata (3162:3162:3162) (3088:3088:3088))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (PORT ena (1734:1734:1734) (1684:1684:1684))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[13\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (760:760:760))
        (PORT datab (833:833:833) (875:875:875))
        (PORT datad (293:293:293) (339:339:339))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[26\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT asdata (2395:2395:2395) (2438:2438:2438))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (PORT ena (1734:1734:1734) (1684:1684:1684))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1088:1088:1088) (1116:1116:1116))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[27\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT asdata (2385:2385:2385) (2369:2369:2369))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (PORT ena (1734:1734:1734) (1684:1684:1684))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (870:870:870) (919:919:919))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[28\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT asdata (2389:2389:2389) (2388:2388:2388))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (PORT ena (1734:1734:1734) (1684:1684:1684))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (871:871:871) (923:923:923))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[29\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (871:871:871) (920:920:920))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT asdata (1533:1533:1533) (1576:1576:1576))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (PORT ena (1690:1690:1690) (1698:1698:1698))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[13\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (1413:1413:1413) (1405:1405:1405))
        (PORT datac (1110:1110:1110) (1090:1090:1090))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT asdata (1337:1337:1337) (1349:1349:1349))
        (PORT clrn (2139:2139:2139) (2110:2110:2110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1453:1453:1453) (1495:1495:1495))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2139:2139:2139) (2110:2110:2110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1507:1507:1507))
        (PORT datab (1382:1382:1382) (1413:1413:1413))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1463:1463:1463))
        (PORT datab (1054:1054:1054) (1094:1094:1094))
        (PORT datac (1078:1078:1078) (1071:1071:1071))
        (PORT datad (439:439:439) (442:442:442))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT asdata (661:661:661) (736:736:736))
        (PORT clrn (2139:2139:2139) (2110:2110:2110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1694:1694:1694) (1720:1720:1720))
        (PORT datac (2279:2279:2279) (2276:2276:2276))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2011:2011:2011))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT ena (4485:4485:4485) (4368:4368:4368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3517:3517:3517))
        (PORT d[1] (2495:2495:2495) (2494:2494:2494))
        (PORT d[2] (9541:9541:9541) (9522:9522:9522))
        (PORT d[3] (3076:3076:3076) (3045:3045:3045))
        (PORT d[4] (3548:3548:3548) (3654:3654:3654))
        (PORT d[5] (4824:4824:4824) (4928:4928:4928))
        (PORT d[6] (5732:5732:5732) (5889:5889:5889))
        (PORT d[7] (2230:2230:2230) (2234:2234:2234))
        (PORT d[8] (4568:4568:4568) (4685:4685:4685))
        (PORT d[9] (3535:3535:3535) (3639:3639:3639))
        (PORT d[10] (6506:6506:6506) (6611:6611:6611))
        (PORT d[11] (3705:3705:3705) (3837:3837:3837))
        (PORT d[12] (6416:6416:6416) (6649:6649:6649))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT ena (4481:4481:4481) (4364:4364:4364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2572:2572:2572))
        (PORT clk (2519:2519:2519) (2541:2541:2541))
        (PORT ena (4481:4481:4481) (4364:4364:4364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2886:2886:2886))
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT ena (4485:4485:4485) (4368:4368:4368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2545:2545:2545))
        (PORT d[0] (4485:4485:4485) (4368:4368:4368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1543:1543:1543))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3550:3550:3550))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT ena (4803:4803:4803) (4756:4756:4756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4167:4167:4167))
        (PORT d[1] (3566:3566:3566) (3636:3636:3636))
        (PORT d[2] (9164:9164:9164) (9114:9114:9114))
        (PORT d[3] (3795:3795:3795) (3725:3725:3725))
        (PORT d[4] (2438:2438:2438) (2474:2474:2474))
        (PORT d[5] (5988:5988:5988) (6227:6227:6227))
        (PORT d[6] (5895:5895:5895) (5994:5994:5994))
        (PORT d[7] (3639:3639:3639) (3608:3608:3608))
        (PORT d[8] (3023:3023:3023) (3000:3000:3000))
        (PORT d[9] (2864:2864:2864) (2926:2926:2926))
        (PORT d[10] (5404:5404:5404) (5477:5477:5477))
        (PORT d[11] (4514:4514:4514) (4676:4676:4676))
        (PORT d[12] (6061:6061:6061) (6220:6220:6220))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (4799:4799:4799) (4752:4752:4752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4453:4453:4453))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (4799:4799:4799) (4752:4752:4752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4330:4330:4330) (4232:4232:4232))
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT ena (4803:4803:4803) (4756:4756:4756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2508:2508:2508))
        (PORT d[0] (4803:4803:4803) (4756:4756:4756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2686:2686:2686))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (4461:4461:4461) (4347:4347:4347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (3048:3048:3048))
        (PORT d[1] (2504:2504:2504) (2504:2504:2504))
        (PORT d[2] (10587:10587:10587) (10555:10555:10555))
        (PORT d[3] (3046:3046:3046) (3020:3020:3020))
        (PORT d[4] (3553:3553:3553) (3658:3658:3658))
        (PORT d[5] (4840:4840:4840) (4945:4945:4945))
        (PORT d[6] (5692:5692:5692) (5842:5842:5842))
        (PORT d[7] (2279:2279:2279) (2287:2287:2287))
        (PORT d[8] (4126:4126:4126) (4239:4239:4239))
        (PORT d[9] (3624:3624:3624) (3728:3728:3728))
        (PORT d[10] (6201:6201:6201) (6318:6318:6318))
        (PORT d[11] (3724:3724:3724) (3856:3856:3856))
        (PORT d[12] (6409:6409:6409) (6641:6641:6641))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (4457:4457:4457) (4343:4343:4343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6205:6205:6205) (6375:6375:6375))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (4457:4457:4457) (4343:4343:4343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3175:3175:3175))
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT ena (4461:4461:4461) (4347:4347:4347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2555:2555:2555))
        (PORT d[0] (4461:4461:4461) (4347:4347:4347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2074:2074:2074))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (4477:4477:4477) (4360:4360:4360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3177:3177:3177))
        (PORT d[1] (2476:2476:2476) (2474:2474:2474))
        (PORT d[2] (10560:10560:10560) (10526:10526:10526))
        (PORT d[3] (2777:2777:2777) (2759:2759:2759))
        (PORT d[4] (3844:3844:3844) (3924:3924:3924))
        (PORT d[5] (4848:4848:4848) (4954:4954:4954))
        (PORT d[6] (5700:5700:5700) (5852:5852:5852))
        (PORT d[7] (2245:2245:2245) (2251:2251:2251))
        (PORT d[8] (4582:4582:4582) (4705:4705:4705))
        (PORT d[9] (3625:3625:3625) (3729:3729:3729))
        (PORT d[10] (6171:6171:6171) (6281:6281:6281))
        (PORT d[11] (3704:3704:3704) (3836:3836:3836))
        (PORT d[12] (6416:6416:6416) (6648:6648:6648))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (PORT ena (4473:4473:4473) (4356:4356:4356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4115:4115:4115))
        (PORT clk (2524:2524:2524) (2546:2546:2546))
        (PORT ena (4473:4473:4473) (4356:4356:4356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3061:3061:3061))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (4477:4477:4477) (4360:4360:4360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT d[0] (4477:4477:4477) (4360:4360:4360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1541:1541:1541))
        (PORT datab (3262:3262:3262) (3338:3338:3338))
        (PORT datac (2037:2037:2037) (1999:1999:1999))
        (PORT datad (2026:2026:2026) (1987:1987:1987))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1541:1541:1541))
        (PORT datab (2112:2112:2112) (2071:2071:2071))
        (PORT datac (2120:2120:2120) (2147:2147:2147))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2832:2832:2832))
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (PORT ena (4757:4757:4757) (4709:4709:4709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3811:3811:3811))
        (PORT d[1] (4935:4935:4935) (5083:5083:5083))
        (PORT d[2] (9154:9154:9154) (9098:9098:9098))
        (PORT d[3] (3890:3890:3890) (3833:3833:3833))
        (PORT d[4] (2414:2414:2414) (2452:2452:2452))
        (PORT d[5] (5972:5972:5972) (6206:6206:6206))
        (PORT d[6] (5252:5252:5252) (5362:5362:5362))
        (PORT d[7] (3313:3313:3313) (3289:3289:3289))
        (PORT d[8] (3426:3426:3426) (3395:3395:3395))
        (PORT d[9] (3181:3181:3181) (3234:3234:3234))
        (PORT d[10] (5458:5458:5458) (5534:5534:5534))
        (PORT d[11] (4135:4135:4135) (4292:4292:4292))
        (PORT d[12] (6025:6025:6025) (6177:6177:6177))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT ena (4753:4753:4753) (4705:4705:4705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5789:5789:5789) (5771:5771:5771))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT ena (4753:4753:4753) (4705:4705:4705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (3866:3866:3866))
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (PORT ena (4757:4757:4757) (4709:4709:4709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2533:2533:2533))
        (PORT d[0] (4757:4757:4757) (4709:4709:4709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3190:3190:3190))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT ena (4473:4473:4473) (4418:4418:4418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3792:3792:3792))
        (PORT d[1] (4636:4636:4636) (4795:4795:4795))
        (PORT d[2] (9102:9102:9102) (9048:9048:9048))
        (PORT d[3] (3556:3556:3556) (3511:3511:3511))
        (PORT d[4] (2427:2427:2427) (2464:2464:2464))
        (PORT d[5] (5944:5944:5944) (6156:6156:6156))
        (PORT d[6] (5544:5544:5544) (5644:5644:5644))
        (PORT d[7] (3311:3311:3311) (3289:3289:3289))
        (PORT d[8] (3420:3420:3420) (3388:3388:3388))
        (PORT d[9] (3163:3163:3163) (3214:3214:3214))
        (PORT d[10] (5419:5419:5419) (5493:5493:5493))
        (PORT d[11] (4427:4427:4427) (4584:4584:4584))
        (PORT d[12] (6019:6019:6019) (6170:6170:6170))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (PORT ena (4469:4469:4469) (4414:4414:4414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4177:4177:4177) (4193:4193:4193))
        (PORT clk (2503:2503:2503) (2525:2525:2525))
        (PORT ena (4469:4469:4469) (4414:4414:4414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (3888:3888:3888))
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT ena (4473:4473:4473) (4418:4418:4418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (PORT d[0] (4473:4473:4473) (4418:4418:4418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1527:1527:1527))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3234:3234:3234))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (4801:4801:4801) (4756:4756:4756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3802:3802:3802))
        (PORT d[1] (5326:5326:5326) (5482:5482:5482))
        (PORT d[2] (9167:9167:9167) (9115:9115:9115))
        (PORT d[3] (3517:3517:3517) (3469:3469:3469))
        (PORT d[4] (2423:2423:2423) (2459:2459:2459))
        (PORT d[5] (5953:5953:5953) (6186:6186:6186))
        (PORT d[6] (5560:5560:5560) (5662:5662:5662))
        (PORT d[7] (3298:3298:3298) (3274:3274:3274))
        (PORT d[8] (3438:3438:3438) (3408:3408:3408))
        (PORT d[9] (3201:3201:3201) (3256:3256:3256))
        (PORT d[10] (5452:5452:5452) (5527:5527:5527))
        (PORT d[11] (4157:4157:4157) (4317:4317:4317))
        (PORT d[12] (6063:6063:6063) (6218:6218:6218))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (4797:4797:4797) (4752:4752:4752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5424:5424:5424) (5509:5509:5509))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (4797:4797:4797) (4752:4752:4752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (3923:3923:3923))
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT ena (4801:4801:4801) (4756:4756:4756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2525:2525:2525))
        (PORT d[0] (4801:4801:4801) (4756:4756:4756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3535:3535:3535))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (4475:4475:4475) (4418:4418:4418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4142:4142:4142))
        (PORT d[1] (3566:3566:3566) (3635:3635:3635))
        (PORT d[2] (9580:9580:9580) (9530:9530:9530))
        (PORT d[3] (3788:3788:3788) (3732:3732:3732))
        (PORT d[4] (2400:2400:2400) (2436:2436:2436))
        (PORT d[5] (6027:6027:6027) (6272:6272:6272))
        (PORT d[6] (5895:5895:5895) (5994:5994:5994))
        (PORT d[7] (3316:3316:3316) (3294:3294:3294))
        (PORT d[8] (3061:3061:3061) (3038:3038:3038))
        (PORT d[9] (3229:3229:3229) (3283:3283:3283))
        (PORT d[10] (5393:5393:5393) (5465:5465:5465))
        (PORT d[11] (4546:4546:4546) (4712:4712:4712))
        (PORT d[12] (6037:6037:6037) (6193:6193:6193))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (4471:4471:4471) (4414:4414:4414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3750:3750:3750))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (4471:4471:4471) (4414:4414:4414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4331:4331:4331) (4233:4233:4233))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (4475:4475:4475) (4418:4418:4418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (4475:4475:4475) (4418:4418:4418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1542:1542:1542))
        (PORT datab (2095:2095:2095) (2148:2148:2148))
        (PORT datac (3267:3267:3267) (3245:3245:3245))
        (PORT datad (2059:2059:2059) (2060:2060:2060))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2810:2810:2810) (2839:2839:2839))
        (PORT datab (3263:3263:3263) (3340:3340:3340))
        (PORT datac (2729:2729:2729) (2762:2762:2762))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (295:295:295))
        (PORT datab (1437:1437:1437) (1428:1428:1428))
        (PORT datac (2431:2431:2431) (2552:2552:2552))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1142:1142:1142) (1151:1151:1151))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (895:895:895))
        (PORT datab (940:940:940) (932:932:932))
        (PORT datad (854:854:854) (925:925:925))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1360:1360:1360))
        (PORT datab (709:709:709) (748:748:748))
        (PORT datac (1019:1019:1019) (1077:1077:1077))
        (PORT datad (748:748:748) (761:761:761))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1408:1408:1408) (1440:1440:1440))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT sload (964:964:964) (1059:1059:1059))
        (PORT ena (2001:2001:2001) (1919:1919:1919))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[13\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (591:591:591))
        (PORT datab (736:736:736) (726:726:726))
        (PORT datac (268:268:268) (355:355:355))
        (PORT datad (803:803:803) (850:850:850))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_st_data\[16\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1432:1432:1432))
        (PORT datac (1554:1554:1554) (1495:1495:1495))
        (PORT datad (1292:1292:1292) (1259:1259:1259))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2240:2240:2240) (2233:2233:2233))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (738:738:738) (787:787:787))
        (PORT datac (1044:1044:1044) (1062:1062:1062))
        (PORT datad (262:262:262) (336:336:336))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1314:1314:1314))
        (PORT datab (1167:1167:1167) (1206:1206:1206))
        (PORT datac (1050:1050:1050) (1053:1053:1053))
        (PORT datad (787:787:787) (832:832:832))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1471:1471:1471) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1543:1543:1543) (1571:1571:1571))
        (PORT datad (288:288:288) (364:364:364))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (464:464:464))
        (PORT datac (1070:1070:1070) (1112:1112:1112))
        (PORT datad (677:677:677) (713:713:713))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1115:1115:1115))
        (PORT datab (342:342:342) (444:444:444))
        (PORT datac (1048:1048:1048) (1038:1038:1038))
        (PORT datad (1017:1017:1017) (1052:1052:1052))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2118:2118:2118) (2077:2077:2077))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1414:1414:1414) (1432:1432:1432))
        (PORT datad (288:288:288) (363:363:363))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1363:1363:1363) (1397:1397:1397))
        (PORT datac (743:743:743) (806:806:806))
        (PORT datad (1030:1030:1030) (1056:1056:1056))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1205:1205:1205))
        (PORT datab (1599:1599:1599) (1554:1554:1554))
        (PORT datac (1182:1182:1182) (1251:1251:1251))
        (PORT datad (1311:1311:1311) (1275:1275:1275))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT asdata (663:663:663) (738:738:738))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[18\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1447:1447:1447))
        (PORT datab (1053:1053:1053) (1048:1048:1048))
        (PORT datac (794:794:794) (846:846:846))
        (PORT datad (703:703:703) (696:696:696))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[18\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (343:343:343))
        (PORT datab (1093:1093:1093) (1110:1110:1110))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (1040:1040:1040) (1043:1043:1043))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (831:831:831) (836:836:836))
        (PORT datac (403:403:403) (411:411:411))
        (PORT datad (303:303:303) (387:387:387))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (2240:2240:2240) (2199:2199:2199))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[12\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (853:853:853))
        (PORT datab (1418:1418:1418) (1462:1462:1462))
        (PORT datac (1242:1242:1242) (1206:1206:1206))
        (PORT datad (712:712:712) (702:702:702))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[12\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1120:1120:1120) (1158:1158:1158))
        (PORT datac (1067:1067:1067) (1113:1113:1113))
        (PORT datad (1573:1573:1573) (1532:1532:1532))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[12\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1161:1161:1161))
        (PORT datab (966:966:966) (923:923:923))
        (PORT datac (626:626:626) (618:618:618))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (854:854:854) (896:896:896))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT sclr (1597:1597:1597) (1634:1634:1634))
        (PORT sload (2737:2737:2737) (2838:2838:2838))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT asdata (1876:1876:1876) (1903:1903:1903))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT asdata (2655:2655:2655) (2634:2634:2634))
        (PORT clrn (2141:2141:2141) (2112:2112:2112))
        (PORT ena (1382:1382:1382) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[12\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (758:758:758))
        (PORT datab (770:770:770) (819:819:819))
        (PORT datad (283:283:283) (329:329:329))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1064:1064:1064) (1149:1149:1149))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (PORT ena (1494:1494:1494) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT asdata (1474:1474:1474) (1504:1504:1504))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (PORT ena (1494:1494:1494) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1486:1486:1486))
        (PORT datab (1206:1206:1206) (1270:1270:1270))
        (PORT datad (2614:2614:2614) (2647:2647:2647))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[12\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1326:1326:1326))
        (PORT datab (811:811:811) (830:830:830))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1019:1019:1019) (1053:1053:1053))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1271:1271:1271))
        (PORT datab (1481:1481:1481) (1520:1520:1520))
        (PORT datad (707:707:707) (747:747:747))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1030:1030:1030))
        (PORT datab (1174:1174:1174) (1237:1237:1237))
        (PORT datac (838:838:838) (873:873:873))
        (PORT datad (650:650:650) (629:629:629))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT asdata (1214:1214:1214) (1261:1261:1261))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1165:1165:1165))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datad (1783:1783:1783) (1807:1807:1807))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (2336:2336:2336) (2285:2285:2285))
        (PORT datac (1043:1043:1043) (1042:1042:1042))
        (PORT datad (943:943:943) (907:907:907))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1138:1138:1138))
        (PORT datab (517:517:517) (529:529:529))
        (PORT datad (1236:1236:1236) (1183:1183:1183))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (844:844:844) (906:906:906))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sload (1453:1453:1453) (1516:1516:1516))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[12\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1064:1064:1064))
        (PORT datab (911:911:911) (986:986:986))
        (PORT datac (1295:1295:1295) (1286:1286:1286))
        (PORT datad (264:264:264) (338:338:338))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_st_data\[17\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (844:844:844))
        (PORT datab (447:447:447) (462:462:462))
        (PORT datad (1372:1372:1372) (1423:1423:1423))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1481:1481:1481) (1513:1513:1513))
        (PORT datad (1993:1993:1993) (1996:1996:1996))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5397:5397:5397) (5303:5303:5303))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT ena (5856:5856:5856) (5682:5682:5682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3137:3137:3137))
        (PORT d[1] (5071:5071:5071) (5043:5043:5043))
        (PORT d[2] (6085:6085:6085) (5966:5966:5966))
        (PORT d[3] (4637:4637:4637) (4592:4592:4592))
        (PORT d[4] (4552:4552:4552) (4538:4538:4538))
        (PORT d[5] (5045:5045:5045) (5136:5136:5136))
        (PORT d[6] (6254:6254:6254) (6252:6252:6252))
        (PORT d[7] (5364:5364:5364) (5348:5348:5348))
        (PORT d[8] (5143:5143:5143) (5101:5101:5101))
        (PORT d[9] (3737:3737:3737) (3926:3926:3926))
        (PORT d[10] (5884:5884:5884) (6005:6005:6005))
        (PORT d[11] (3441:3441:3441) (3549:3549:3549))
        (PORT d[12] (5945:5945:5945) (6057:6057:6057))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT ena (5852:5852:5852) (5678:5678:5678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5369:5369:5369))
        (PORT clk (2489:2489:2489) (2511:2511:2511))
        (PORT ena (5852:5852:5852) (5678:5678:5678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2708:2708:2708))
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT ena (5856:5856:5856) (5682:5682:5682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2515:2515:2515))
        (PORT d[0] (5856:5856:5856) (5682:5682:5682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (3945:3945:3945))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (6657:6657:6657) (6455:6455:6455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4404:4404:4404))
        (PORT d[1] (3982:3982:3982) (3985:3985:3985))
        (PORT d[2] (5539:5539:5539) (5504:5504:5504))
        (PORT d[3] (3877:3877:3877) (4072:4072:4072))
        (PORT d[4] (4448:4448:4448) (4455:4455:4455))
        (PORT d[5] (5249:5249:5249) (5415:5415:5415))
        (PORT d[6] (6230:6230:6230) (6230:6230:6230))
        (PORT d[7] (4933:4933:4933) (4915:4915:4915))
        (PORT d[8] (5648:5648:5648) (5751:5751:5751))
        (PORT d[9] (4712:4712:4712) (4893:4893:4893))
        (PORT d[10] (6457:6457:6457) (6558:6558:6558))
        (PORT d[11] (3551:3551:3551) (3707:3707:3707))
        (PORT d[12] (5900:5900:5900) (5964:5964:5964))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (6653:6653:6653) (6451:6451:6451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3419:3419:3419))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (6653:6653:6653) (6451:6451:6451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2234:2234:2234))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (6657:6657:6657) (6455:6455:6455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (6657:6657:6657) (6455:6455:6455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (1992:1992:1992))
        (PORT datab (3050:3050:3050) (3093:3093:3093))
        (PORT datac (1598:1598:1598) (1606:1606:1606))
        (PORT datad (4208:4208:4208) (4455:4455:4455))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4769:4769:4769) (4695:4695:4695))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (5820:5820:5820) (5647:5647:5647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2780:2780:2780))
        (PORT d[1] (5383:5383:5383) (5341:5341:5341))
        (PORT d[2] (6126:6126:6126) (6009:6009:6009))
        (PORT d[3] (4982:4982:4982) (4928:4928:4928))
        (PORT d[4] (4967:4967:4967) (4954:4954:4954))
        (PORT d[5] (4779:4779:4779) (4883:4883:4883))
        (PORT d[6] (6268:6268:6268) (6268:6268:6268))
        (PORT d[7] (5349:5349:5349) (5326:5326:5326))
        (PORT d[8] (3996:3996:3996) (4138:4138:4138))
        (PORT d[9] (3731:3731:3731) (3918:3918:3918))
        (PORT d[10] (5866:5866:5866) (5986:5986:5986))
        (PORT d[11] (3426:3426:3426) (3530:3530:3530))
        (PORT d[12] (5942:5942:5942) (6056:6056:6056))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (5816:5816:5816) (5643:5643:5643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4420:4420:4420) (4277:4277:4277))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (5816:5816:5816) (5643:5643:5643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2388:2388:2388))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (5820:5820:5820) (5647:5647:5647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT d[0] (5820:5820:5820) (5647:5647:5647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3024:3024:3024))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (PORT ena (7680:7680:7680) (7467:7467:7467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3643:3643:3643))
        (PORT d[1] (2865:2865:2865) (2869:2869:2869))
        (PORT d[2] (4304:4304:4304) (4235:4235:4235))
        (PORT d[3] (3942:3942:3942) (3920:3920:3920))
        (PORT d[4] (3321:3321:3321) (3324:3324:3324))
        (PORT d[5] (2586:2586:2586) (2587:2587:2587))
        (PORT d[6] (2620:2620:2620) (2639:2639:2639))
        (PORT d[7] (4262:4262:4262) (4221:4221:4221))
        (PORT d[8] (2703:2703:2703) (2711:2711:2711))
        (PORT d[9] (4053:4053:4053) (4212:4212:4212))
        (PORT d[10] (3261:3261:3261) (3211:3211:3211))
        (PORT d[11] (2539:2539:2539) (2548:2548:2548))
        (PORT d[12] (2783:2783:2783) (2766:2766:2766))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (PORT ena (7676:7676:7676) (7463:7463:7463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6374:6374:6374) (6460:6460:6460))
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (PORT ena (7676:7676:7676) (7463:7463:7463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (1897:1897:1897))
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (PORT ena (7680:7680:7680) (7467:7467:7467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2574:2574:2574))
        (PORT d[0] (7680:7680:7680) (7467:7467:7467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (4259:4259:4259) (4503:4503:4503))
        (PORT datac (1957:1957:1957) (1912:1912:1912))
        (PORT datad (900:900:900) (868:868:868))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (3651:3651:3651))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (6973:6973:6973) (6763:6763:6763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4217:4217:4217) (4409:4409:4409))
        (PORT d[1] (3666:3666:3666) (3672:3672:3672))
        (PORT d[2] (5534:5534:5534) (5500:5500:5500))
        (PORT d[3] (3904:3904:3904) (3882:3882:3882))
        (PORT d[4] (4071:4071:4071) (4083:4083:4083))
        (PORT d[5] (5251:5251:5251) (5416:5416:5416))
        (PORT d[6] (3337:3337:3337) (3350:3350:3350))
        (PORT d[7] (4985:4985:4985) (4969:4969:4969))
        (PORT d[8] (4610:4610:4610) (4739:4739:4739))
        (PORT d[9] (4732:4732:4732) (4914:4914:4914))
        (PORT d[10] (3421:3421:3421) (3394:3394:3394))
        (PORT d[11] (3954:3954:3954) (4107:4107:4107))
        (PORT d[12] (5940:5940:5940) (6008:6008:6008))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6969:6969:6969) (6759:6759:6759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4235:4235:4235))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (6969:6969:6969) (6759:6759:6759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (2006:2006:2006))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (6973:6973:6973) (6763:6763:6763))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT d[0] (6973:6973:6973) (6763:6763:6763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3382:3382:3382))
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (PORT ena (5801:5801:5801) (5656:5656:5656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2653:2653:2653))
        (PORT d[1] (5313:5313:5313) (5268:5268:5268))
        (PORT d[2] (5457:5457:5457) (5360:5360:5360))
        (PORT d[3] (5388:5388:5388) (5338:5338:5338))
        (PORT d[4] (4549:4549:4549) (4536:4536:4536))
        (PORT d[5] (4074:4074:4074) (4160:4160:4160))
        (PORT d[6] (4737:4737:4737) (4721:4721:4721))
        (PORT d[7] (6062:6062:6062) (6047:6047:6047))
        (PORT d[8] (4584:4584:4584) (4573:4573:4573))
        (PORT d[9] (2771:2771:2771) (2829:2829:2829))
        (PORT d[10] (4919:4919:4919) (4913:4913:4913))
        (PORT d[11] (3071:3071:3071) (3148:3148:3148))
        (PORT d[12] (4809:4809:4809) (4906:4906:4906))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (PORT ena (5797:5797:5797) (5652:5652:5652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4638:4638:4638) (4664:4664:4664))
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (PORT ena (5797:5797:5797) (5652:5652:5652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1959:1959:1959))
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (PORT ena (5801:5801:5801) (5656:5656:5656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (PORT d[0] (5801:5801:5801) (5656:5656:5656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1560:1560:1560))
        (PORT datab (4256:4256:4256) (4499:4499:4499))
        (PORT datac (1950:1950:1950) (1895:1895:1895))
        (PORT datad (3016:3016:3016) (3049:3049:3049))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5419:5419:5419) (5328:5328:5328))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (5773:5773:5773) (5609:5609:5609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3144:3144:3144))
        (PORT d[1] (4681:4681:4681) (4654:4654:4654))
        (PORT d[2] (5761:5761:5761) (5649:5649:5649))
        (PORT d[3] (4686:4686:4686) (4640:4640:4640))
        (PORT d[4] (4600:4600:4600) (4587:4587:4587))
        (PORT d[5] (4790:4790:4790) (4897:4897:4897))
        (PORT d[6] (6268:6268:6268) (6269:6269:6269))
        (PORT d[7] (5339:5339:5339) (5323:5323:5323))
        (PORT d[8] (3977:3977:3977) (4118:4118:4118))
        (PORT d[9] (3357:3357:3357) (3517:3517:3517))
        (PORT d[10] (6121:6121:6121) (6241:6241:6241))
        (PORT d[11] (3482:3482:3482) (3595:3595:3595))
        (PORT d[12] (6307:6307:6307) (6414:6414:6414))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (5769:5769:5769) (5605:5605:5605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3221:3221:3221))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (5769:5769:5769) (5605:5605:5605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2726:2726:2726))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (5773:5773:5773) (5609:5609:5609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (5773:5773:5773) (5609:5609:5609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (3943:3943:3943))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (6630:6630:6630) (6417:6417:6417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (4053:4053:4053))
        (PORT d[1] (4023:4023:4023) (4029:4029:4029))
        (PORT d[2] (5141:5141:5141) (5109:5109:5109))
        (PORT d[3] (3872:3872:3872) (4067:4067:4067))
        (PORT d[4] (4466:4466:4466) (4469:4469:4469))
        (PORT d[5] (5235:5235:5235) (5400:5400:5400))
        (PORT d[6] (6245:6245:6245) (6248:6248:6248))
        (PORT d[7] (4607:4607:4607) (4596:4596:4596))
        (PORT d[8] (5277:5277:5277) (5389:5389:5389))
        (PORT d[9] (4387:4387:4387) (4574:4574:4574))
        (PORT d[10] (6456:6456:6456) (6558:6558:6558))
        (PORT d[11] (3581:3581:3581) (3742:3742:3742))
        (PORT d[12] (5568:5568:5568) (5639:5639:5639))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (6626:6626:6626) (6413:6413:6413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2243:2243:2243))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (6626:6626:6626) (6413:6413:6413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2267:2267:2267))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (6630:6630:6630) (6417:6417:6417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (6630:6630:6630) (6417:6417:6417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (3054:3054:3054) (3098:3098:3098))
        (PORT datac (1592:1592:1592) (1556:1556:1556))
        (PORT datad (1537:1537:1537) (1529:1529:1529))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (2477:2477:2477) (2679:2679:2679))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[17\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1446:1446:1446))
        (PORT datab (3646:3646:3646) (3521:3521:3521))
        (PORT datac (740:740:740) (782:782:782))
        (PORT datad (1034:1034:1034) (1035:1035:1035))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[17\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (494:494:494))
        (PORT datab (830:830:830) (834:834:834))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (302:302:302) (385:385:385))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (2240:2240:2240) (2199:2199:2199))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1130:1130:1130))
        (PORT datab (1113:1113:1113) (1163:1163:1163))
        (PORT datac (756:756:756) (754:754:754))
        (PORT datad (429:429:429) (435:435:435))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_arith_result\[11\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (963:963:963))
        (PORT datab (979:979:979) (952:952:952))
        (PORT datad (1279:1279:1279) (1301:1301:1301))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[11\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (1287:1287:1287) (1297:1297:1297))
        (PORT datad (1301:1301:1301) (1265:1265:1265))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1167:1167:1167) (1188:1188:1188))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (1236:1236:1236) (1277:1277:1277))
        (PORT sload (2629:2629:2629) (2665:2665:2665))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1890:1890:1890) (1914:1914:1914))
        (PORT datad (300:300:300) (385:385:385))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (980:980:980) (1059:1059:1059))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (PORT ena (1690:1690:1690) (1698:1698:1698))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT asdata (2359:2359:2359) (2345:2345:2345))
        (PORT clrn (2141:2141:2141) (2112:2112:2112))
        (PORT ena (1382:1382:1382) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[11\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (760:760:760))
        (PORT datab (806:806:806) (849:849:849))
        (PORT datad (291:291:291) (337:337:337))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT asdata (1430:1430:1430) (1455:1455:1455))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (PORT ena (1690:1690:1690) (1698:1698:1698))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1761:1761:1761))
        (PORT datab (1832:1832:1832) (1871:1871:1871))
        (PORT datad (1987:1987:1987) (2004:2004:2004))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[11\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1041:1041:1041) (1029:1029:1029))
        (PORT datac (1512:1512:1512) (1492:1492:1492))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT asdata (1510:1510:1510) (1540:1540:1540))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (454:454:454) (504:504:504))
        (PORT datad (1912:1912:1912) (1892:1892:1892))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2482:2482:2482))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT ena (8029:8029:8029) (7815:7815:7815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (3983:3983:3983))
        (PORT d[1] (2491:2491:2491) (2497:2497:2497))
        (PORT d[2] (4685:4685:4685) (4611:4611:4611))
        (PORT d[3] (2521:2521:2521) (2517:2517:2517))
        (PORT d[4] (2611:2611:2611) (2609:2609:2609))
        (PORT d[5] (2238:2238:2238) (2242:2242:2242))
        (PORT d[6] (2260:2260:2260) (2270:2270:2270))
        (PORT d[7] (4286:4286:4286) (4249:4249:4249))
        (PORT d[8] (2347:2347:2347) (2360:2360:2360))
        (PORT d[9] (4388:4388:4388) (4539:4539:4539))
        (PORT d[10] (3315:3315:3315) (3270:3270:3270))
        (PORT d[11] (2513:2513:2513) (2509:2509:2509))
        (PORT d[12] (2479:2479:2479) (2466:2466:2466))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT ena (8025:8025:8025) (7811:7811:7811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1807:1807:1807))
        (PORT clk (2552:2552:2552) (2579:2579:2579))
        (PORT ena (8025:8025:8025) (7811:7811:7811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3278:3278:3278))
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT ena (8029:8029:8029) (7815:7815:7815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2583:2583:2583))
        (PORT d[0] (8029:8029:8029) (7815:7815:7815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3250:3250:3250))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
        (PORT ena (5394:5394:5394) (5251:5251:5251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3465:3465:3465))
        (PORT d[1] (4589:4589:4589) (4549:4549:4549))
        (PORT d[2] (5102:5102:5102) (5003:5003:5003))
        (PORT d[3] (4662:4662:4662) (4620:4620:4620))
        (PORT d[4] (3764:3764:3764) (3745:3745:3745))
        (PORT d[5] (4069:4069:4069) (4157:4157:4157))
        (PORT d[6] (4082:4082:4082) (4074:4074:4074))
        (PORT d[7] (5353:5353:5353) (5347:5347:5347))
        (PORT d[8] (4233:4233:4233) (4222:4222:4222))
        (PORT d[9] (3710:3710:3710) (3866:3866:3866))
        (PORT d[10] (4650:4650:4650) (4647:4647:4647))
        (PORT d[11] (4081:4081:4081) (4175:4175:4175))
        (PORT d[12] (5579:5579:5579) (5689:5689:5689))
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (PORT ena (5390:5390:5390) (5247:5247:5247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3530:3530:3530) (3615:3615:3615))
        (PORT clk (2526:2526:2526) (2557:2557:2557))
        (PORT ena (5390:5390:5390) (5247:5247:5247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3253:3253:3253))
        (PORT clk (2530:2530:2530) (2561:2561:2561))
        (PORT ena (5394:5394:5394) (5251:5251:5251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2561:2561:2561))
        (PORT d[0] (5394:5394:5394) (5251:5251:5251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2491:2491:2491))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (7709:7709:7709) (7496:7496:7496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3662:3662:3662))
        (PORT d[1] (2853:2853:2853) (2854:2854:2854))
        (PORT d[2] (4313:4313:4313) (4245:4245:4245))
        (PORT d[3] (2886:2886:2886) (2882:2882:2882))
        (PORT d[4] (3019:3019:3019) (3033:3033:3033))
        (PORT d[5] (2246:2246:2246) (2251:2251:2251))
        (PORT d[6] (2590:2590:2590) (2597:2597:2597))
        (PORT d[7] (4308:4308:4308) (4275:4275:4275))
        (PORT d[8] (2698:2698:2698) (2705:2705:2705))
        (PORT d[9] (4031:4031:4031) (4185:4185:4185))
        (PORT d[10] (3334:3334:3334) (3297:3297:3297))
        (PORT d[11] (2558:2558:2558) (2568:2568:2568))
        (PORT d[12] (2731:2731:2731) (2715:2715:2715))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (PORT ena (7705:7705:7705) (7492:7492:7492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2461:2461:2461))
        (PORT clk (2542:2542:2542) (2574:2574:2574))
        (PORT ena (7705:7705:7705) (7492:7492:7492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3315:3315:3315))
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT ena (7709:7709:7709) (7496:7496:7496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2578:2578:2578))
        (PORT d[0] (7709:7709:7709) (7496:7496:7496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2424:2424:2424))
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (PORT ena (8036:8036:8036) (7822:7822:7822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2296:2296:2296))
        (PORT d[1] (2561:2561:2561) (2553:2553:2553))
        (PORT d[2] (4692:4692:4692) (4618:4618:4618))
        (PORT d[3] (3197:3197:3197) (3188:3188:3188))
        (PORT d[4] (2654:2654:2654) (2663:2663:2663))
        (PORT d[5] (2224:2224:2224) (2226:2226:2226))
        (PORT d[6] (2254:2254:2254) (2271:2271:2271))
        (PORT d[7] (4641:4641:4641) (4604:4604:4604))
        (PORT d[8] (2338:2338:2338) (2351:2351:2351))
        (PORT d[9] (4394:4394:4394) (4544:4544:4544))
        (PORT d[10] (3679:3679:3679) (3631:3631:3631))
        (PORT d[11] (2501:2501:2501) (2497:2497:2497))
        (PORT d[12] (2432:2432:2432) (2422:2422:2422))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (8032:8032:8032) (7818:7818:7818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4346:4346:4346))
        (PORT clk (2555:2555:2555) (2583:2583:2583))
        (PORT ena (8032:8032:8032) (7818:7818:7818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3314:3314:3314))
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (PORT ena (8036:8036:8036) (7822:7822:7822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (PORT d[0] (8036:8036:8036) (7822:7822:7822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2807:2807:2807) (2844:2844:2844))
        (PORT datab (1330:1330:1330) (1294:1294:1294))
        (PORT datac (3823:3823:3823) (4025:4025:4025))
        (PORT datad (929:929:929) (891:891:891))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1267:1267:1267))
        (PORT datab (2071:2071:2071) (2058:2058:2058))
        (PORT datac (2757:2757:2757) (2798:2798:2798))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1785:1785:1785))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (PORT ena (8405:8405:8405) (8184:8184:8184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3019:3019:3019))
        (PORT d[1] (2206:2206:2206) (2201:2201:2201))
        (PORT d[2] (5046:5046:5046) (4972:4972:4972))
        (PORT d[3] (3577:3577:3577) (3561:3561:3561))
        (PORT d[4] (2299:2299:2299) (2312:2312:2312))
        (PORT d[5] (1869:1869:1869) (1873:1873:1873))
        (PORT d[6] (1911:1911:1911) (1929:1929:1929))
        (PORT d[7] (4971:4971:4971) (4931:4931:4931))
        (PORT d[8] (1965:1965:1965) (1977:1977:1977))
        (PORT d[9] (4723:4723:4723) (4874:4874:4874))
        (PORT d[10] (4036:4036:4036) (3986:3986:3986))
        (PORT d[11] (1798:1798:1798) (1798:1798:1798))
        (PORT d[12] (2472:2472:2472) (2463:2463:2463))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT ena (8401:8401:8401) (8180:8180:8180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (5030:5030:5030))
        (PORT clk (2554:2554:2554) (2575:2575:2575))
        (PORT ena (8401:8401:8401) (8180:8180:8180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3628:3628:3628))
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (PORT ena (8405:8405:8405) (8184:8184:8184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2579:2579:2579))
        (PORT d[0] (8405:8405:8405) (8184:8184:8184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3576:3576:3576))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT ena (5418:5418:5418) (5272:5272:5272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3508:3508:3508))
        (PORT d[1] (4945:4945:4945) (4905:4905:4905))
        (PORT d[2] (5444:5444:5444) (5338:5338:5338))
        (PORT d[3] (5019:5019:5019) (4972:4972:4972))
        (PORT d[4] (4204:4204:4204) (4196:4196:4196))
        (PORT d[5] (4048:4048:4048) (4132:4132:4132))
        (PORT d[6] (4424:4424:4424) (4413:4413:4413))
        (PORT d[7] (5722:5722:5722) (5709:5709:5709))
        (PORT d[8] (4602:4602:4602) (4586:4586:4586))
        (PORT d[9] (4066:4066:4066) (4217:4217:4217))
        (PORT d[10] (4612:4612:4612) (4605:4605:4605))
        (PORT d[11] (3048:3048:3048) (3122:3122:3122))
        (PORT d[12] (5627:5627:5627) (5740:5740:5740))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT ena (5414:5414:5414) (5268:5268:5268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3799:3799:3799))
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (PORT ena (5414:5414:5414) (5268:5268:5268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3607:3607:3607))
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT ena (5418:5418:5418) (5272:5272:5272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2567:2567:2567))
        (PORT d[0] (5418:5418:5418) (5272:5272:5272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3583:3583:3583))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (PORT ena (5448:5448:5448) (5301:5301:5301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2306:2306:2306))
        (PORT d[1] (4953:4953:4953) (4915:4915:4915))
        (PORT d[2] (5477:5477:5477) (5373:5373:5373))
        (PORT d[3] (5061:5061:5061) (5017:5017:5017))
        (PORT d[4] (4205:4205:4205) (4197:4197:4197))
        (PORT d[5] (3960:3960:3960) (4044:4044:4044))
        (PORT d[6] (4459:4459:4459) (4449:4449:4449))
        (PORT d[7] (5695:5695:5695) (5683:5683:5683))
        (PORT d[8] (4609:4609:4609) (4594:4594:4594))
        (PORT d[9] (4067:4067:4067) (4218:4218:4218))
        (PORT d[10] (4656:4656:4656) (4652:4652:4652))
        (PORT d[11] (3031:3031:3031) (3103:3103:3103))
        (PORT d[12] (5633:5633:5633) (5749:5749:5749))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT ena (5444:5444:5444) (5297:5297:5297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4629:4629:4629) (4642:4642:4642))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT ena (5444:5444:5444) (5297:5297:5297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3614:3614:3614))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (PORT ena (5448:5448:5448) (5301:5301:5301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (PORT d[0] (5448:5448:5448) (5301:5301:5301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1569:1569:1569))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2805:2805:2805) (2841:2841:2841))
        (PORT datab (2011:2011:2011) (1997:1997:1997))
        (PORT datac (3824:3824:3824) (4027:4027:4027))
        (PORT datad (1697:1697:1697) (1609:1609:1609))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3286:3286:3286) (3199:3199:3199))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (7693:7693:7693) (7483:7483:7483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3644:3644:3644))
        (PORT d[1] (8243:8243:8243) (8070:8070:8070))
        (PORT d[2] (2923:2923:2923) (2860:2860:2860))
        (PORT d[3] (2357:2357:2357) (2493:2493:2493))
        (PORT d[4] (8102:8102:8102) (7975:7975:7975))
        (PORT d[5] (6466:6466:6466) (6684:6684:6684))
        (PORT d[6] (4044:4044:4044) (3993:3993:3993))
        (PORT d[7] (4162:4162:4162) (4046:4046:4046))
        (PORT d[8] (4277:4277:4277) (4374:4374:4374))
        (PORT d[9] (5565:5565:5565) (5692:5692:5692))
        (PORT d[10] (4410:4410:4410) (4283:4283:4283))
        (PORT d[11] (3732:3732:3732) (3685:3685:3685))
        (PORT d[12] (6147:6147:6147) (6158:6158:6158))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (7689:7689:7689) (7479:7479:7479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6456:6456:6456) (6252:6252:6252))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (7689:7689:7689) (7479:7479:7479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2412:2412:2412))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (7693:7693:7693) (7483:7483:7483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (7693:7693:7693) (7483:7483:7483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1302:1302:1302))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3826:3826:3826) (4030:4030:4030))
        (PORT datad (1216:1216:1216) (1189:1189:1189))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1764:1764:1764))
        (PORT datab (2072:2072:2072) (2202:2202:2202))
        (PORT datac (1597:1597:1597) (1574:1574:1574))
        (PORT datad (1989:1989:1989) (1973:1973:1973))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (934:934:934))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (902:902:902))
        (PORT datab (628:628:628) (618:618:618))
        (PORT datad (853:853:853) (924:924:924))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1680:1680:1680) (1691:1691:1691))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT sload (964:964:964) (1059:1059:1059))
        (PORT ena (2001:2001:2001) (1919:1919:1919))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[11\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1584:1584:1584))
        (PORT datab (1405:1405:1405) (1398:1398:1398))
        (PORT datac (850:850:850) (930:930:930))
        (PORT datad (260:260:260) (336:336:336))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1520:1520:1520))
        (PORT datab (1461:1461:1461) (1483:1483:1483))
        (PORT datad (1443:1443:1443) (1487:1487:1487))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1169:1169:1169) (1173:1173:1173))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (2049:2049:2049) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[10\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1119:1119:1119) (1157:1157:1157))
        (PORT datac (1063:1063:1063) (1107:1107:1107))
        (PORT datad (1016:1016:1016) (986:986:986))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[10\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (860:860:860))
        (PORT datab (644:644:644) (635:635:635))
        (PORT datac (1067:1067:1067) (1112:1112:1112))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (891:891:891) (938:938:938))
        (PORT clrn (2170:2170:2170) (2142:2142:2142))
        (PORT sclr (1597:1597:1597) (1634:1634:1634))
        (PORT sload (2737:2737:2737) (2838:2838:2838))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1456:1456:1456) (1510:1510:1510))
        (PORT datad (2613:2613:2613) (2622:2622:2622))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3359:3359:3359))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (2971:2971:2971) (2917:2917:2917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4455:4455:4455))
        (PORT d[1] (5220:5220:5220) (5294:5294:5294))
        (PORT d[2] (4432:4432:4432) (4279:4279:4279))
        (PORT d[3] (2285:2285:2285) (2379:2379:2379))
        (PORT d[4] (4371:4371:4371) (4518:4518:4518))
        (PORT d[5] (4430:4430:4430) (4286:4286:4286))
        (PORT d[6] (7242:7242:7242) (7489:7489:7489))
        (PORT d[7] (6220:6220:6220) (6323:6323:6323))
        (PORT d[8] (3682:3682:3682) (3677:3677:3677))
        (PORT d[9] (4105:4105:4105) (4252:4252:4252))
        (PORT d[10] (5762:5762:5762) (5818:5818:5818))
        (PORT d[11] (3757:3757:3757) (3767:3767:3767))
        (PORT d[12] (6563:6563:6563) (6824:6824:6824))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (2967:2967:2967) (2913:2913:2913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3467:3467:3467))
        (PORT clk (2476:2476:2476) (2500:2500:2500))
        (PORT ena (2967:2967:2967) (2913:2913:2913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4578:4578:4578) (4509:4509:4509))
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT ena (2971:2971:2971) (2917:2917:2917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2504:2504:2504))
        (PORT d[0] (2971:2971:2971) (2917:2917:2917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1502:1502:1502))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2980:2980:2980))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT ena (3326:3326:3326) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3488:3488:3488) (3683:3683:3683))
        (PORT d[1] (4872:4872:4872) (4945:4945:4945))
        (PORT d[2] (4804:4804:4804) (4653:4653:4653))
        (PORT d[3] (2602:2602:2602) (2681:2681:2681))
        (PORT d[4] (4541:4541:4541) (4669:4669:4669))
        (PORT d[5] (4779:4779:4779) (4635:4635:4635))
        (PORT d[6] (6884:6884:6884) (7137:7137:7137))
        (PORT d[7] (6211:6211:6211) (6314:6314:6314))
        (PORT d[8] (3672:3672:3672) (3663:3663:3663))
        (PORT d[9] (3368:3368:3368) (3527:3527:3527))
        (PORT d[10] (6107:6107:6107) (6145:6145:6145))
        (PORT d[11] (3416:3416:3416) (3430:3430:3430))
        (PORT d[12] (6553:6553:6553) (6805:6805:6805))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (3322:3322:3322) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5465:5465:5465) (5552:5552:5552))
        (PORT clk (2502:2502:2502) (2524:2524:2524))
        (PORT ena (3322:3322:3322) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4177:4177:4177) (4109:4109:4109))
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT ena (3326:3326:3326) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2528:2528:2528))
        (PORT d[0] (3326:3326:3326) (3274:3274:3274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2709:2709:2709) (2617:2617:2617))
        (PORT datab (3676:3676:3676) (3830:3830:3830))
        (PORT datac (3007:3007:3007) (3069:3069:3069))
        (PORT datad (1379:1379:1379) (1408:1408:1408))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (2973:2973:2973))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT ena (4832:4832:4832) (4783:4783:4783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (3143:3143:3143))
        (PORT d[1] (4976:4976:4976) (5136:5136:5136))
        (PORT d[2] (9139:9139:9139) (9081:9081:9081))
        (PORT d[3] (3876:3876:3876) (3820:3820:3820))
        (PORT d[4] (2446:2446:2446) (2486:2486:2486))
        (PORT d[5] (6005:6005:6005) (6241:6241:6241))
        (PORT d[6] (5484:5484:5484) (5567:5567:5567))
        (PORT d[7] (3313:3313:3313) (3289:3289:3289))
        (PORT d[8] (3427:3427:3427) (3395:3395:3395))
        (PORT d[9] (2796:2796:2796) (2856:2856:2856))
        (PORT d[10] (5464:5464:5464) (5541:5541:5541))
        (PORT d[11] (3823:3823:3823) (3990:3990:3990))
        (PORT d[12] (5976:5976:5976) (6159:6159:6159))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (PORT ena (4828:4828:4828) (4779:4779:4779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5474:5474:5474) (5467:5467:5467))
        (PORT clk (2510:2510:2510) (2535:2535:2535))
        (PORT ena (4828:4828:4828) (4779:4779:4779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3635:3635:3635) (3554:3554:3554))
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT ena (4832:4832:4832) (4783:4783:4783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2539:2539:2539))
        (PORT d[0] (4832:4832:4832) (4783:4783:4783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3334:3334:3334))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT ena (3353:3353:3353) (3300:3300:3300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3845:3845:3845) (4037:4037:4037))
        (PORT d[1] (4853:4853:4853) (4925:4925:4925))
        (PORT d[2] (4461:4461:4461) (4331:4331:4331))
        (PORT d[3] (1953:1953:1953) (2049:2049:2049))
        (PORT d[4] (4004:4004:4004) (4157:4157:4157))
        (PORT d[5] (4749:4749:4749) (4603:4603:4603))
        (PORT d[6] (7218:7218:7218) (7462:7462:7462))
        (PORT d[7] (6538:6538:6538) (6633:6633:6633))
        (PORT d[8] (3346:3346:3346) (3346:3346:3346))
        (PORT d[9] (3726:3726:3726) (3878:3878:3878))
        (PORT d[10] (6076:6076:6076) (6113:6113:6113))
        (PORT d[11] (2841:2841:2841) (2883:2883:2883))
        (PORT d[12] (6538:6538:6538) (6789:6789:6789))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (3349:3349:3349) (3296:3296:3296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (4517:4517:4517))
        (PORT clk (2495:2495:2495) (2519:2519:2519))
        (PORT ena (3349:3349:3349) (3296:3296:3296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4145:4145:4145))
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT ena (3353:3353:3353) (3300:3300:3300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2523:2523:2523))
        (PORT d[0] (3353:3353:3353) (3300:3300:3300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1521:1521:1521))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2381:2381:2381) (2413:2413:2413))
        (PORT datac (3642:3642:3642) (3794:3794:3794))
        (PORT datad (2615:2615:2615) (2640:2640:2640))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3040:3040:3040))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT ena (3841:3841:3841) (3711:3711:3711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4076:4076:4076) (4255:4255:4255))
        (PORT d[1] (4309:4309:4309) (4414:4414:4414))
        (PORT d[2] (6539:6539:6539) (6346:6346:6346))
        (PORT d[3] (3122:3122:3122) (3292:3292:3292))
        (PORT d[4] (3838:3838:3838) (3913:3913:3913))
        (PORT d[5] (3364:3364:3364) (3280:3280:3280))
        (PORT d[6] (6612:6612:6612) (6725:6725:6725))
        (PORT d[7] (3878:3878:3878) (3899:3899:3899))
        (PORT d[8] (3365:3365:3365) (3446:3446:3446))
        (PORT d[9] (3915:3915:3915) (4060:4060:4060))
        (PORT d[10] (6113:6113:6113) (6206:6206:6206))
        (PORT d[11] (2939:2939:2939) (3026:3026:3026))
        (PORT d[12] (7472:7472:7472) (7734:7734:7734))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (3837:3837:3837) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6444:6444:6444) (6135:6135:6135))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (3837:3837:3837) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3516:3516:3516) (3412:3412:3412))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT ena (3841:3841:3841) (3711:3711:3711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT d[0] (3841:3841:3841) (3711:3711:3711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2342:2342:2342))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT ena (4156:4156:4156) (4038:4038:4038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3482:3482:3482))
        (PORT d[1] (2839:2839:2839) (2830:2830:2830))
        (PORT d[2] (10578:10578:10578) (10545:10545:10545))
        (PORT d[3] (2785:2785:2785) (2768:2768:2768))
        (PORT d[4] (3155:3155:3155) (3264:3264:3264))
        (PORT d[5] (4799:4799:4799) (4900:4900:4900))
        (PORT d[6] (5707:5707:5707) (5861:5861:5861))
        (PORT d[7] (2279:2279:2279) (2288:2288:2288))
        (PORT d[8] (4134:4134:4134) (4248:4248:4248))
        (PORT d[9] (3245:3245:3245) (3351:3351:3351))
        (PORT d[10] (6192:6192:6192) (6308:6308:6308))
        (PORT d[11] (3358:3358:3358) (3496:3496:3496))
        (PORT d[12] (6397:6397:6397) (6628:6628:6628))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT ena (4152:4152:4152) (4034:4034:4034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6530:6530:6530) (6689:6689:6689))
        (PORT clk (2530:2530:2530) (2555:2555:2555))
        (PORT ena (4152:4152:4152) (4034:4034:4034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2864:2864:2864))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT ena (4156:4156:4156) (4038:4038:4038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT d[0] (4156:4156:4156) (4038:4038:4038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2483:2483:2483) (2431:2431:2431))
        (PORT datab (2103:2103:2103) (2120:2120:2120))
        (PORT datac (3644:3644:3644) (3796:3796:3796))
        (PORT datad (2568:2568:2568) (2505:2505:2505))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3010:3010:3010))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (3840:3840:3840) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (3884:3884:3884))
        (PORT d[1] (3961:3961:3961) (4061:4061:4061))
        (PORT d[2] (6493:6493:6493) (6311:6311:6311))
        (PORT d[3] (3088:3088:3088) (3257:3257:3257))
        (PORT d[4] (3183:3183:3183) (3290:3290:3290))
        (PORT d[5] (6555:6555:6555) (6355:6355:6355))
        (PORT d[6] (6576:6576:6576) (6689:6689:6689))
        (PORT d[7] (4155:4155:4155) (4174:4174:4174))
        (PORT d[8] (4059:4059:4059) (4119:4119:4119))
        (PORT d[9] (3907:3907:3907) (4050:4050:4050))
        (PORT d[10] (6098:6098:6098) (6191:6191:6191))
        (PORT d[11] (2905:2905:2905) (2991:2991:2991))
        (PORT d[12] (7433:7433:7433) (7691:7691:7691))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (3836:3836:3836) (3706:3706:3706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3857:3857:3857) (3687:3687:3687))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (3836:3836:3836) (3706:3706:3706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3390:3390:3390))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (3840:3840:3840) (3710:3710:3710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT d[0] (3840:3840:3840) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3692:3692:3692))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (2928:2928:2928) (2879:2879:2879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4633:4633:4633) (4832:4832:4832))
        (PORT d[1] (5568:5568:5568) (5643:5643:5643))
        (PORT d[2] (4074:4074:4074) (3922:3922:3922))
        (PORT d[3] (3006:3006:3006) (3081:3081:3081))
        (PORT d[4] (5003:5003:5003) (5128:5128:5128))
        (PORT d[5] (4064:4064:4064) (3918:3918:3918))
        (PORT d[6] (7601:7601:7601) (7850:7850:7850))
        (PORT d[7] (6149:6149:6149) (6251:6251:6251))
        (PORT d[8] (3036:3036:3036) (3050:3050:3050))
        (PORT d[9] (4485:4485:4485) (4628:4628:4628))
        (PORT d[10] (6130:6130:6130) (6181:6181:6181))
        (PORT d[11] (4094:4094:4094) (4101:4101:4101))
        (PORT d[12] (6873:6873:6873) (7127:7127:7127))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT ena (2924:2924:2924) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4225:4225:4225) (4404:4404:4404))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT ena (2924:2924:2924) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (4823:4823:4823))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (2928:2928:2928) (2879:2879:2879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT d[0] (2928:2928:2928) (2879:2879:2879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2590:2590:2590) (2544:2544:2544))
        (PORT datac (2063:2063:2063) (2087:2087:2087))
        (PORT datad (2267:2267:2267) (2176:2176:2176))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1633:1633:1633) (1615:1615:1615))
        (PORT datab (1974:1974:1974) (2132:2132:2132))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|ac\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (455:455:455))
        (PORT datac (709:709:709) (749:749:749))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|ac\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1388:1388:1388))
        (PORT datab (1517:1517:1517) (1626:1626:1626))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|ac\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2080:2080:2080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT asdata (1976:1976:1976) (1966:1966:1966))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1999:1999:1999) (2044:2044:2044))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2141:2141:2141) (2112:2112:2112))
        (PORT ena (1382:1382:1382) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (758:758:758))
        (PORT datab (792:792:792) (850:850:850))
        (PORT datad (285:285:285) (330:330:330))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT asdata (1120:1120:1120) (1134:1134:1134))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (PORT ena (1729:1729:1729) (1689:1689:1689))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT asdata (1372:1372:1372) (1436:1436:1436))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (PORT ena (1690:1690:1690) (1698:1698:1698))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1764:1764:1764))
        (PORT datab (1835:1835:1835) (1874:1874:1874))
        (PORT datad (1985:1985:1985) (2001:2001:2001))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[10\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (800:800:800))
        (PORT datab (1097:1097:1097) (1126:1126:1126))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1382:1382:1382) (1364:1364:1364))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1149:1149:1149))
        (PORT datab (1877:1877:1877) (1920:1920:1920))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1118:1118:1118) (1133:1133:1133))
        (PORT datad (929:929:929) (923:923:923))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (894:894:894))
        (PORT datab (760:760:760) (775:775:775))
        (PORT datad (854:854:854) (925:925:925))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1205:1205:1205) (1251:1251:1251))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT sload (964:964:964) (1059:1059:1059))
        (PORT ena (2001:2001:2001) (1919:1919:1919))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[10\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1414:1414:1414))
        (PORT datab (1407:1407:1407) (1399:1399:1399))
        (PORT datac (849:849:849) (928:928:928))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1507:1507:1507) (1480:1480:1480))
        (PORT clrn (2149:2149:2149) (2118:2118:2118))
        (PORT sload (2072:2072:2072) (2159:2159:2159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2674:2674:2674) (2651:2651:2651))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (814:814:814) (860:860:860))
        (PORT datac (978:978:978) (1014:1014:1014))
        (PORT datad (320:320:320) (416:416:416))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1065:1065:1065))
        (PORT datab (1164:1164:1164) (1203:1203:1203))
        (PORT datac (1048:1048:1048) (1052:1052:1052))
        (PORT datad (698:698:698) (672:672:672))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1471:1471:1471) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1091:1091:1091))
        (PORT datad (2316:2316:2316) (2332:2332:2332))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (1870:1870:1870))
        (PORT datab (1360:1360:1360) (1394:1394:1394))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (687:687:687) (723:723:723))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1792:1792:1792) (1784:1784:1784))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (492:492:492))
        (PORT datab (1059:1059:1059) (1048:1048:1048))
        (PORT datac (1931:1931:1931) (1931:1931:1931))
        (PORT datad (1091:1091:1091) (1133:1133:1133))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2169:2169:2169))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2120:2120:2120) (2104:2104:2104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1135:1135:1135))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[12\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (916:916:916))
        (PORT datab (696:696:696) (672:672:672))
        (PORT datad (392:392:392) (398:398:398))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (363:363:363))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1792:1792:1792) (1784:1784:1784))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1233:1233:1233) (1284:1284:1284))
        (PORT sload (1952:1952:1952) (1970:1970:1970))
        (PORT ena (1444:1444:1444) (1413:1413:1413))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1133:1133:1133))
        (PORT datab (955:955:955) (1053:1053:1053))
        (PORT datac (886:886:886) (978:978:978))
        (PORT datad (1797:1797:1797) (1871:1871:1871))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (788:788:788) (843:843:843))
        (PORT datac (843:843:843) (900:900:900))
        (PORT datad (452:452:452) (501:501:501))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (314:314:314) (400:400:400))
        (PORT datac (1097:1097:1097) (1155:1155:1155))
        (PORT datad (992:992:992) (993:993:993))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1450:1450:1450) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (1096:1096:1096) (1154:1154:1154))
        (PORT datad (993:993:993) (994:994:994))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1450:1450:1450) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1995:1995:1995) (1970:1970:1970))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (917:917:917))
        (PORT datab (708:708:708) (682:682:682))
        (PORT datac (1241:1241:1241) (1211:1211:1211))
        (PORT datad (809:809:809) (871:871:871))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1413:1413:1413))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (838:838:838))
        (PORT datac (844:844:844) (901:901:901))
        (PORT datad (1006:1006:1006) (1037:1037:1037))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1047:1047:1047))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (1092:1092:1092) (1150:1150:1150))
        (PORT datad (267:267:267) (342:342:342))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1450:1450:1450) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (541:541:541))
        (PORT datab (1053:1053:1053) (1063:1063:1063))
        (PORT datac (336:336:336) (445:445:445))
        (PORT datad (497:497:497) (567:567:567))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1751:1751:1751))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (468:468:468))
        (PORT datac (518:518:518) (588:588:588))
        (PORT datad (318:318:318) (406:406:406))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (459:459:459))
        (PORT datab (701:701:701) (684:684:684))
        (PORT datad (1382:1382:1382) (1403:1403:1403))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1172:1172:1172) (1226:1226:1226))
        (PORT sload (1952:1952:1952) (1970:1970:1970))
        (PORT ena (1444:1444:1444) (1413:1413:1413))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (2199:2199:2199) (2221:2221:2221))
        (PORT datad (775:775:775) (829:829:829))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (394:394:394))
        (PORT datab (1011:1011:1011) (980:980:980))
        (PORT datac (1096:1096:1096) (1154:1154:1154))
        (PORT datad (993:993:993) (993:993:993))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1450:1450:1450) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|DRsize\.000\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1330:1330:1330) (1288:1288:1288))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (819:819:819))
        (PORT datab (4922:4922:4922) (4995:4995:4995))
        (PORT datad (779:779:779) (828:828:828))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (977:977:977))
        (PORT datab (1099:1099:1099) (1118:1118:1118))
        (PORT datad (712:712:712) (714:714:714))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|take_action_ocireg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (396:396:396))
        (PORT datac (848:848:848) (921:921:921))
        (PORT datad (415:415:415) (425:425:425))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|monitor_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (782:782:782))
        (PORT datab (775:775:775) (780:780:780))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|monitor_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer2\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT asdata (1157:1157:1157) (1201:1201:1201))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (335:335:335))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer2\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (582:582:582))
        (PORT datab (261:261:261) (295:295:295))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (1991:1991:1991) (1953:1953:1953))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (815:815:815) (820:820:820))
        (PORT sload (2080:2080:2080) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (378:378:378))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1792:1792:1792) (1784:1784:1784))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1035:1035:1035))
        (PORT datab (944:944:944) (1040:1040:1040))
        (PORT datac (456:456:456) (509:509:509))
        (PORT datad (907:907:907) (897:897:897))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (811:811:811))
        (PORT datac (2243:2243:2243) (2285:2285:2285))
        (PORT datad (459:459:459) (514:514:514))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (395:395:395))
        (PORT datab (1430:1430:1430) (1452:1452:1452))
        (PORT datac (767:767:767) (792:792:792))
        (PORT datad (594:594:594) (581:581:581))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1391:1391:1391) (1353:1353:1353))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (782:782:782) (831:831:831))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2146:2146:2146))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1792:1792:1792) (1784:1784:1784))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1132:1132:1132))
        (PORT datab (958:958:958) (1057:1057:1057))
        (PORT datac (886:886:886) (978:978:978))
        (PORT datad (1188:1188:1188) (1199:1199:1199))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1161:1161:1161))
        (PORT datac (725:725:725) (764:764:764))
        (PORT datad (432:432:432) (481:481:481))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1434:1434:1434) (1456:1456:1456))
        (PORT datac (766:766:766) (790:790:790))
        (PORT datad (265:265:265) (341:341:341))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1391:1391:1391) (1353:1353:1353))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT asdata (672:672:672) (753:753:753))
        (PORT ena (1240:1240:1240) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (746:746:746))
        (PORT datab (925:925:925) (989:989:989))
        (PORT datac (815:815:815) (886:886:886))
        (PORT datad (432:432:432) (484:484:484))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1426:1426:1426) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1161:1161:1161))
        (PORT datac (1002:1002:1002) (1036:1036:1036))
        (PORT datad (446:446:446) (491:491:491))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (835:835:835))
        (PORT datab (297:297:297) (383:383:383))
        (PORT datac (1069:1069:1069) (1121:1121:1121))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1391:1391:1391) (1353:1353:1353))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1240:1240:1240) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (751:751:751))
        (PORT datab (927:927:927) (990:990:990))
        (PORT datac (814:814:814) (884:884:884))
        (PORT datad (466:466:466) (523:523:523))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1426:1426:1426) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (844:844:844) (898:898:898))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1164:1164:1164))
        (PORT datab (298:298:298) (385:385:385))
        (PORT datac (767:767:767) (791:791:791))
        (PORT datad (394:394:394) (395:395:395))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1391:1391:1391) (1353:1353:1353))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1240:1240:1240) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (742:742:742))
        (PORT datab (924:924:924) (987:987:987))
        (PORT datac (817:817:817) (887:887:887))
        (PORT datad (441:441:441) (495:495:495))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1426:1426:1426) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1159:1159:1159))
        (PORT datab (772:772:772) (829:829:829))
        (PORT datad (446:446:446) (491:491:491))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1167:1167:1167))
        (PORT datab (298:298:298) (385:385:385))
        (PORT datac (768:768:768) (792:792:792))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1391:1391:1391) (1353:1353:1353))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1240:1240:1240) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1035:1035:1035))
        (PORT datab (945:945:945) (1041:1041:1041))
        (PORT datac (1046:1046:1046) (1085:1085:1085))
        (PORT datad (983:983:983) (1002:1002:1002))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (879:879:879))
        (PORT datab (760:760:760) (820:820:820))
        (PORT datac (2243:2243:2243) (2286:2286:2286))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1163:1163:1163))
        (PORT datab (621:621:621) (617:617:617))
        (PORT datac (767:767:767) (791:791:791))
        (PORT datad (1251:1251:1251) (1244:1244:1244))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1391:1391:1391) (1353:1353:1353))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1240:1240:1240) (1269:1269:1269))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (757:757:757))
        (PORT datab (929:929:929) (993:993:993))
        (PORT datac (811:811:811) (880:880:880))
        (PORT datad (462:462:462) (516:516:516))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1426:1426:1426) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|Mux30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2282:2282:2282) (2331:2331:2331))
        (PORT datab (883:883:883) (949:949:949))
        (PORT datac (742:742:742) (805:805:805))
        (PORT datad (433:433:433) (486:486:486))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1015:1015:1015))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1394:1394:1394) (1421:1421:1421))
        (PORT sload (1745:1745:1745) (1809:1809:1809))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT asdata (1455:1455:1455) (1477:1477:1477))
        (PORT ena (1744:1744:1744) (1746:1746:1746))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (546:546:546))
        (PORT datab (1052:1052:1052) (1063:1063:1063))
        (PORT datac (336:336:336) (446:446:446))
        (PORT datad (497:497:497) (567:567:567))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1751:1751:1751))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (944:944:944))
        (PORT datab (714:714:714) (739:739:739))
        (PORT datac (761:761:761) (807:807:807))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1197:1197:1197))
        (PORT datab (299:299:299) (387:387:387))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (997:997:997) (999:999:999))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1450:1450:1450) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT asdata (1396:1396:1396) (1423:1423:1423))
        (PORT ena (1744:1744:1744) (1746:1746:1746))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1155:1155:1155) (1210:1210:1210))
        (PORT sload (1707:1707:1707) (1750:1750:1750))
        (PORT ena (2651:2651:2651) (2573:2573:2573))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1542:1542:1542) (1570:1570:1570))
        (PORT datac (286:286:286) (372:372:372))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (881:881:881))
        (PORT datab (1369:1369:1369) (1404:1404:1404))
        (PORT datac (1049:1049:1049) (1075:1075:1075))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (785:785:785))
        (PORT datab (1444:1444:1444) (1468:1468:1468))
        (PORT datad (393:393:393) (399:399:399))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1187:1187:1187) (1230:1230:1230))
        (PORT sload (1952:1952:1952) (1970:1970:1970))
        (PORT ena (1444:1444:1444) (1413:1413:1413))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (829:829:829))
        (PORT datac (1249:1249:1249) (1252:1252:1252))
        (PORT datad (739:739:739) (787:787:787))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (741:741:741))
        (PORT datab (1660:1660:1660) (1671:1671:1671))
        (PORT datac (1099:1099:1099) (1088:1088:1088))
        (PORT datad (465:465:465) (518:518:518))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1685:1685:1685) (1679:1679:1679))
        (PORT datad (1453:1453:1453) (1477:1477:1477))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (835:835:835) (881:881:881))
        (PORT datac (1342:1342:1342) (1374:1374:1374))
        (PORT datad (1114:1114:1114) (1144:1144:1144))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (435:435:435))
        (PORT datab (1706:1706:1706) (1662:1662:1662))
        (PORT datad (1103:1103:1103) (1151:1151:1151))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1423:1423:1423) (1448:1448:1448))
        (PORT sload (1707:1707:1707) (1750:1750:1750))
        (PORT ena (2651:2651:2651) (2573:2573:2573))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1124:1124:1124))
        (PORT datac (1319:1319:1319) (1329:1329:1329))
        (PORT datad (763:763:763) (812:812:812))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (741:741:741))
        (PORT datab (1660:1660:1660) (1671:1671:1671))
        (PORT datac (1658:1658:1658) (1619:1619:1619))
        (PORT datad (439:439:439) (493:493:493))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1292:1292:1292))
        (PORT datac (720:720:720) (741:741:741))
        (PORT datad (431:431:431) (481:481:481))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (873:873:873))
        (PORT datab (346:346:346) (448:448:448))
        (PORT datac (1355:1355:1355) (1331:1331:1331))
        (PORT datad (1056:1056:1056) (1063:1063:1063))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2118:2118:2118) (2077:2077:2077))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1202:1202:1202) (1254:1254:1254))
        (PORT datac (757:757:757) (798:798:798))
        (PORT datad (782:782:782) (837:837:837))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (390:390:390))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (1029:1029:1029) (1047:1047:1047))
        (PORT datad (1431:1431:1431) (1436:1436:1436))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[34\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (736:736:736))
        (PORT datab (1171:1171:1171) (1224:1224:1224))
        (PORT datac (816:816:816) (881:881:881))
        (PORT datad (424:424:424) (440:440:440))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2096:2096:2096) (2055:2055:2055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2030:2030:2030) (2016:2016:2016))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1071:1071:1071))
        (PORT datab (1164:1164:1164) (1202:1202:1202))
        (PORT datac (1048:1048:1048) (1051:1051:1051))
        (PORT datad (680:680:680) (645:645:645))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1471:1471:1471) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1134:1134:1134))
        (PORT datab (953:953:953) (1051:1051:1051))
        (PORT datac (887:887:887) (979:979:979))
        (PORT datad (801:801:801) (850:850:850))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1205:1205:1205) (1258:1258:1258))
        (PORT datac (998:998:998) (1041:1041:1041))
        (PORT datad (696:696:696) (738:738:738))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1093:1093:1093))
        (PORT datab (298:298:298) (384:384:384))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1432:1432:1432) (1436:1436:1436))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2096:2096:2096) (2055:2055:2055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[34\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2242:2242:2242) (2285:2285:2285))
        (PORT datad (837:837:837) (906:906:906))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|DRsize\.010\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1330:1330:1330) (1288:1288:1288))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[15\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (766:766:766))
        (PORT datab (4927:4927:4927) (4999:4999:4999))
        (PORT datad (1321:1321:1321) (1334:1334:1334))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (542:542:542))
        (PORT datab (1062:1062:1062) (1074:1074:1074))
        (PORT datac (332:332:332) (440:440:440))
        (PORT datad (498:498:498) (568:568:568))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1751:1751:1751))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1170:1170:1170) (1222:1222:1222))
        (PORT datac (999:999:999) (1032:1032:1032))
        (PORT datad (443:443:443) (490:490:490))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (733:733:733))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (819:819:819) (884:884:884))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (610:610:610) (637:637:637))
        (PORT sload (2080:2080:2080) (2139:2139:2139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (670:670:670) (703:703:703))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1744:1744:1744) (1746:1746:1746))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datab (1055:1055:1055) (1066:1066:1066))
        (PORT datac (335:335:335) (444:444:444))
        (PORT datad (497:497:497) (567:567:567))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1751:1751:1751))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (387:387:387))
        (PORT datab (1873:1873:1873) (1905:1905:1905))
        (PORT datad (1054:1054:1054) (1099:1099:1099))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1196:1196:1196))
        (PORT datab (808:808:808) (859:859:859))
        (PORT datac (959:959:959) (946:946:946))
        (PORT datad (998:998:998) (999:999:999))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2127:2127:2127))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1450:1450:1450) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT asdata (1406:1406:1406) (1428:1428:1428))
        (PORT ena (1744:1744:1744) (1746:1746:1746))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (654:654:654))
        (PORT datab (1168:1168:1168) (1207:1207:1207))
        (PORT datac (1050:1050:1050) (1054:1054:1054))
        (PORT datad (1026:1026:1026) (1042:1042:1042))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1471:1471:1471) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (458:458:458) (508:508:508))
        (PORT datad (841:841:841) (895:895:895))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1472:1472:1472) (1501:1501:1501))
        (PORT datac (1433:1433:1433) (1502:1502:1502))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[10\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (917:917:917))
        (PORT datab (710:710:710) (687:687:687))
        (PORT datad (391:391:391) (396:396:396))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1175:1175:1175) (1213:1213:1213))
        (PORT sload (1952:1952:1952) (1970:1970:1970))
        (PORT ena (1444:1444:1444) (1413:1413:1413))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datac (978:978:978) (1014:1014:1014))
        (PORT datad (2367:2367:2367) (2414:2414:2414))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (1037:1037:1037))
        (PORT datab (882:882:882) (908:908:908))
        (PORT datac (675:675:675) (646:646:646))
        (PORT datad (1141:1141:1141) (1191:1191:1191))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT asdata (1137:1137:1137) (1190:1190:1190))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1164:1164:1164))
        (PORT datab (754:754:754) (770:770:770))
        (PORT datad (1783:1783:1783) (1808:1808:1808))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1082:1082:1082))
        (PORT datab (402:402:402) (418:418:418))
        (PORT datac (3110:3110:3110) (3013:3013:3013))
        (PORT datad (944:944:944) (908:908:908))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (901:901:901))
        (PORT datab (887:887:887) (969:969:969))
        (PORT datad (397:397:397) (401:401:401))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1186:1186:1186) (1239:1239:1239))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT sload (964:964:964) (1059:1059:1059))
        (PORT ena (2001:2001:2001) (1919:1919:1919))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[9\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1331:1331:1331))
        (PORT datab (912:912:912) (987:987:987))
        (PORT datac (799:799:799) (850:850:850))
        (PORT datad (1499:1499:1499) (1532:1532:1532))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1455:1455:1455))
        (PORT datab (1457:1457:1457) (1478:1478:1478))
        (PORT datad (1718:1718:1718) (1753:1753:1753))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1433:1433:1433) (1433:1433:1433))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (2049:2049:2049) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[8\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1139:1139:1139))
        (PORT datab (1075:1075:1075) (1130:1130:1130))
        (PORT datac (1064:1064:1064) (1117:1117:1117))
        (PORT datad (867:867:867) (946:946:946))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1362:1362:1362))
        (PORT datab (1367:1367:1367) (1322:1322:1322))
        (PORT datad (592:592:592) (573:573:573))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1195:1195:1195) (1241:1241:1241))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (1236:1236:1236) (1277:1277:1277))
        (PORT sload (2629:2629:2629) (2665:2665:2665))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1193:1193:1193))
        (PORT datab (1018:1018:1018) (1069:1069:1069))
        (PORT datac (1990:1990:1990) (2002:2002:2002))
        (PORT datad (828:828:828) (888:888:888))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3138:3138:3138))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (3886:3886:3886) (3837:3837:3837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3673:3673:3673))
        (PORT d[1] (4505:4505:4505) (4581:4581:4581))
        (PORT d[2] (4826:4826:4826) (4693:4693:4693))
        (PORT d[3] (2248:2248:2248) (2331:2331:2331))
        (PORT d[4] (3635:3635:3635) (3789:3789:3789))
        (PORT d[5] (5116:5116:5116) (4965:4965:4965))
        (PORT d[6] (7236:7236:7236) (7484:7484:7484))
        (PORT d[7] (6521:6521:6521) (6614:6614:6614))
        (PORT d[8] (3006:3006:3006) (3009:3009:3009))
        (PORT d[9] (3360:3360:3360) (3517:3517:3517))
        (PORT d[10] (6062:6062:6062) (6096:6096:6096))
        (PORT d[11] (2840:2840:2840) (2876:2876:2876))
        (PORT d[12] (6561:6561:6561) (6814:6814:6814))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (3882:3882:3882) (3833:3833:3833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (4212:4212:4212))
        (PORT clk (2512:2512:2512) (2533:2533:2533))
        (PORT ena (3882:3882:3882) (3833:3833:3833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4186:4186:4186) (4119:4119:4119))
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT ena (3886:3886:3886) (3837:3837:3837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2537:2537:2537))
        (PORT d[0] (3886:3886:3886) (3837:3837:3837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1535:1535:1535))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2012:2012:2012))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT ena (4047:4047:4047) (4077:4077:4077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3568:3568:3568))
        (PORT d[1] (2458:2458:2458) (2458:2458:2458))
        (PORT d[2] (10261:10261:10261) (10234:10234:10234))
        (PORT d[3] (2102:2102:2102) (2092:2092:2092))
        (PORT d[4] (3915:3915:3915) (4023:4023:4023))
        (PORT d[5] (5499:5499:5499) (5593:5593:5593))
        (PORT d[6] (6445:6445:6445) (6591:6591:6591))
        (PORT d[7] (1559:1559:1559) (1567:1567:1567))
        (PORT d[8] (4975:4975:4975) (5092:5092:5092))
        (PORT d[9] (4252:4252:4252) (4357:4357:4357))
        (PORT d[10] (6904:6904:6904) (7011:7011:7011))
        (PORT d[11] (4033:4033:4033) (4169:4169:4169))
        (PORT d[12] (6060:6060:6060) (6264:6264:6264))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (4043:4043:4043) (4073:4073:4073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2013:2013:2013))
        (PORT clk (2490:2490:2490) (2512:2512:2512))
        (PORT ena (4043:4043:4043) (4073:4073:4073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3205:3205:3205))
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT ena (4047:4047:4047) (4077:4077:4077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2516:2516:2516))
        (PORT d[0] (4047:4047:4047) (4077:4077:4077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3245:3245:3245) (3274:3274:3274))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (PORT ena (3323:3323:3323) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4974:4974:4974) (5174:5174:5174))
        (PORT d[1] (5888:5888:5888) (5958:5958:5958))
        (PORT d[2] (3375:3375:3375) (3244:3244:3244))
        (PORT d[3] (2313:2313:2313) (2403:2403:2403))
        (PORT d[4] (3065:3065:3065) (2939:2939:2939))
        (PORT d[5] (3700:3700:3700) (3553:3553:3553))
        (PORT d[6] (6538:6538:6538) (6426:6426:6426))
        (PORT d[7] (6558:6558:6558) (6662:6662:6662))
        (PORT d[8] (3351:3351:3351) (3358:3358:3358))
        (PORT d[9] (3214:3214:3214) (3155:3155:3155))
        (PORT d[10] (5347:5347:5347) (5361:5361:5361))
        (PORT d[11] (3880:3880:3880) (3916:3916:3916))
        (PORT d[12] (3820:3820:3820) (3689:3689:3689))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT ena (3319:3319:3319) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3191:3191:3191))
        (PORT clk (2516:2516:2516) (2538:2538:2538))
        (PORT ena (3319:3319:3319) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3812:3812:3812))
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (PORT ena (3323:3323:3323) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2542:2542:2542))
        (PORT d[0] (3323:3323:3323) (3280:3280:3280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2045:2045:2045) (2063:2063:2063))
        (PORT datab (2378:2378:2378) (2410:2410:2410))
        (PORT datac (1775:1775:1775) (1814:1814:1814))
        (PORT datad (2166:2166:2166) (2138:2138:2138))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (4127:4127:4127))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT ena (4473:4473:4473) (4417:4417:4417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3950:3950:3950) (4091:4091:4091))
        (PORT d[1] (3897:3897:3897) (3959:3959:3959))
        (PORT d[2] (9712:9712:9712) (9630:9630:9630))
        (PORT d[3] (3534:3534:3534) (3487:3487:3487))
        (PORT d[4] (2395:2395:2395) (2432:2432:2432))
        (PORT d[5] (6004:6004:6004) (6245:6245:6245))
        (PORT d[6] (5569:5569:5569) (5672:5672:5672))
        (PORT d[7] (3319:3319:3319) (3295:3295:3295))
        (PORT d[8] (3373:3373:3373) (3341:3341:3341))
        (PORT d[9] (2506:2506:2506) (2577:2577:2577))
        (PORT d[10] (5407:5407:5407) (5481:5481:5481))
        (PORT d[11] (4537:4537:4537) (4702:4702:4702))
        (PORT d[12] (6041:6041:6041) (6195:6195:6195))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (4469:4469:4469) (4413:4413:4413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5462:5462:5462) (5459:5459:5459))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (4469:4469:4469) (4413:4413:4413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4259:4259:4259))
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT ena (4473:4473:4473) (4417:4417:4417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2531:2531:2531))
        (PORT d[0] (4473:4473:4473) (4417:4417:4417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1529:1529:1529))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2402:2402:2402) (2502:2502:2502))
        (PORT datab (2379:2379:2379) (2411:2411:2411))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (3111:3111:3111) (3167:3167:3167))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2056:2056:2056) (2198:2198:2198))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (801:801:801) (814:814:814))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (683:683:683) (712:712:712))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (PORT ena (1729:1729:1729) (1689:1689:1689))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (792:792:792) (840:840:840))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2118:2118:2118))
        (PORT ena (1690:1690:1690) (1698:1698:1698))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (1854:1854:1854))
        (PORT datab (800:800:800) (841:841:841))
        (PORT datac (1935:1935:1935) (1962:1962:1962))
        (PORT datad (1758:1758:1758) (1791:1791:1791))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[8\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2224:2224:2224) (2200:2200:2200))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2141:2141:2141) (2112:2112:2112))
        (PORT ena (1382:1382:1382) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[8\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (762:762:762))
        (PORT datab (802:802:802) (848:848:848))
        (PORT datad (296:296:296) (343:343:343))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[8\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (564:564:564))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (679:679:679) (677:677:677))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT asdata (1767:1767:1767) (1791:1791:1791))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1157:1157:1157))
        (PORT datab (284:284:284) (367:367:367))
        (PORT datad (1139:1139:1139) (1213:1213:1213))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1108:1108:1108) (1107:1107:1107))
        (PORT datad (737:737:737) (739:739:739))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (899:899:899))
        (PORT datab (701:701:701) (709:709:709))
        (PORT datad (854:854:854) (925:925:925))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1420:1420:1420) (1441:1441:1441))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT sload (964:964:964) (1059:1059:1059))
        (PORT ena (2001:2001:2001) (1919:1919:1919))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[8\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (768:768:768))
        (PORT datab (1092:1092:1092) (1151:1151:1151))
        (PORT datac (986:986:986) (1035:1035:1035))
        (PORT datad (1034:1034:1034) (1037:1037:1037))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (913:913:913))
        (PORT datab (413:413:413) (550:550:550))
        (PORT datac (717:717:717) (715:715:715))
        (PORT datad (2076:2076:2076) (2176:2176:2176))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_arith_result\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (736:736:736))
        (PORT datab (1116:1116:1116) (1173:1173:1173))
        (PORT datad (670:670:670) (671:671:671))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1274:1274:1274))
        (PORT datab (1330:1330:1330) (1302:1302:1302))
        (PORT datad (757:757:757) (801:801:801))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1736:1736:1736) (1741:1741:1741))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT sclr (995:995:995) (1044:1044:1044))
        (PORT sload (2578:2578:2578) (2585:2585:2585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_align_cycle_nxt\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (710:710:710) (723:723:723))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_align_cycle\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_align_cycle_nxt\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (395:395:395))
        (PORT datad (710:710:710) (723:723:723))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_align_cycle\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (958:958:958))
        (PORT datab (807:807:807) (849:849:849))
        (PORT datad (630:630:630) (637:637:637))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1768:1768:1768) (1783:1783:1783))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT sclr (995:995:995) (1044:1044:1044))
        (PORT sload (2578:2578:2578) (2585:2585:2585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_rshift8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (393:393:393))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (274:274:274) (354:354:354))
        (PORT datad (271:271:271) (352:352:352))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_rshift8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (886:886:886) (968:968:968))
        (PORT datad (737:737:737) (747:747:747))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT asdata (1467:1467:1467) (1545:1545:1545))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (PORT ena (1494:1494:1494) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1482:1482:1482))
        (PORT datab (1203:1203:1203) (1267:1267:1267))
        (PORT datad (2615:2615:2615) (2649:2649:2649))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1022:1022:1022) (1056:1056:1056))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2141:2141:2141) (2112:2112:2112))
        (PORT ena (1382:1382:1382) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (823:823:823))
        (PORT datab (701:701:701) (716:716:716))
        (PORT datad (292:292:292) (338:338:338))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1061:1061:1061) (1095:1095:1095))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (PORT ena (1494:1494:1494) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (811:811:811) (830:830:830))
        (PORT datac (945:945:945) (935:935:935))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT asdata (1131:1131:1131) (1186:1186:1186))
        (PORT clrn (2137:2137:2137) (2108:2108:2108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1570:1570:1570))
        (PORT datac (1382:1382:1382) (1419:1419:1419))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2137:2137:2137) (2108:2108:2108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1289:1289:1289))
        (PORT datab (1420:1420:1420) (1451:1451:1451))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5475:5475:5475) (5560:5560:5560))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2106:2106:2106))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2011:2011:2011) (2013:2013:2013))
        (PORT ena (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2117:2117:2117) (2088:2088:2088))
        (PORT ena (1453:1453:1453) (1422:1422:1422))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2117:2117:2117) (2088:2088:2088))
        (PORT ena (1453:1453:1453) (1422:1422:1422))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2117:2117:2117) (2088:2088:2088))
        (PORT ena (1453:1453:1453) (1422:1422:1422))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2117:2117:2117) (2088:2088:2088))
        (PORT ena (1453:1453:1453) (1422:1422:1422))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2117:2117:2117) (2088:2088:2088))
        (PORT ena (1453:1453:1453) (1422:1422:1422))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2147:2147:2147))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2117:2117:2117) (2088:2088:2088))
        (PORT ena (1453:1453:1453) (1422:1422:1422))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2146:2146:2146) (2115:2115:2115))
        (PORT ena (1146:1146:1146) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2146:2146:2146) (2115:2115:2115))
        (PORT ena (1146:1146:1146) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2146:2146:2146) (2115:2115:2115))
        (PORT ena (1146:1146:1146) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2146:2146:2146) (2115:2115:2115))
        (PORT ena (1146:1146:1146) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2146:2146:2146) (2115:2115:2115))
        (PORT ena (1146:1146:1146) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2146:2146:2146) (2115:2115:2115))
        (PORT ena (1146:1146:1146) (1132:1132:1132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (452:452:452) (501:501:501))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1513:1513:1513) (1498:1498:1498))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT asdata (1168:1168:1168) (1205:1205:1205))
        (PORT clrn (1847:1847:1847) (1877:1877:1877))
        (PORT ena (1423:1423:1423) (1389:1389:1389))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1513:1513:1513) (1498:1498:1498))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (262:262:262) (348:348:348))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1513:1513:1513) (1498:1498:1498))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (767:767:767) (825:825:825))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2098:2098:2098))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1881:1881:1881) (1912:1912:1912))
        (PORT ena (1513:1513:1513) (1498:1498:1498))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT asdata (1215:1215:1215) (1272:1272:1272))
        (PORT clrn (1847:1847:1847) (1877:1877:1877))
        (PORT ena (1423:1423:1423) (1389:1389:1389))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (5551:5551:5551) (5643:5643:5643))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2107:2107:2107))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1847:1847:1847) (1877:1877:1877))
        (PORT ena (1423:1423:1423) (1389:1389:1389))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1188:1188:1188))
        (PORT d[1] (882:882:882) (921:921:921))
        (PORT d[2] (877:877:877) (921:921:921))
        (PORT d[3] (861:861:861) (902:902:902))
        (PORT d[4] (860:860:860) (904:904:904))
        (PORT d[5] (872:872:872) (913:913:913))
        (PORT d[6] (869:869:869) (913:913:913))
        (PORT d[7] (840:840:840) (881:881:881))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (892:892:892))
        (PORT d[1] (836:836:836) (871:871:871))
        (PORT d[2] (871:871:871) (908:908:908))
        (PORT d[3] (833:833:833) (871:871:871))
        (PORT d[4] (851:851:851) (884:884:884))
        (PORT d[5] (830:830:830) (865:865:865))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1076:1076:1076))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (1770:1770:1770) (1707:1707:1707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1171:1171:1171))
        (PORT d[1] (1210:1210:1210) (1259:1259:1259))
        (PORT d[2] (1170:1170:1170) (1201:1201:1201))
        (PORT d[3] (1181:1181:1181) (1225:1225:1225))
        (PORT d[4] (1509:1509:1509) (1534:1534:1534))
        (PORT d[5] (1200:1200:1200) (1235:1235:1235))
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT ena (2015:2015:2015) (1944:1944:1944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2459:2459:2459))
        (PORT d[0] (2015:2015:2015) (1944:1944:1944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|jtag_uart_0\|the_SoC_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1313:1313:1313))
        (PORT datad (1785:1785:1785) (1800:1800:1800))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1223:1223:1223))
        (PORT datab (1208:1208:1208) (1288:1288:1288))
        (PORT datac (253:253:253) (332:332:332))
        (PORT datad (344:344:344) (448:448:448))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[7\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (2587:2587:2587) (2696:2696:2696))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (1070:1070:1070) (1057:1057:1057))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[7\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1033:1033:1033))
        (PORT datab (978:978:978) (972:972:972))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[7\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (341:341:341))
        (PORT datab (319:319:319) (407:407:407))
        (PORT datac (1236:1236:1236) (1212:1212:1212))
        (PORT datad (1255:1255:1255) (1276:1276:1276))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1027:1027:1027) (1086:1086:1086))
        (PORT datad (745:745:745) (759:759:759))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT ena (1488:1488:1488) (1466:1466:1466))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (797:797:797))
        (PORT datab (1080:1080:1080) (1079:1079:1079))
        (PORT datac (1059:1059:1059) (1116:1116:1116))
        (PORT datad (1642:1642:1642) (1644:1644:1644))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[14\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1727:1727:1727) (1742:1742:1742))
        (PORT datab (1129:1129:1129) (1115:1115:1115))
        (PORT datac (737:737:737) (758:758:758))
        (PORT datad (1339:1339:1339) (1361:1361:1361))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[14\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (776:776:776))
        (PORT datab (1290:1290:1290) (1267:1267:1267))
        (PORT datad (515:515:515) (578:578:578))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[14\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (989:989:989))
        (PORT datab (564:564:564) (623:623:623))
        (PORT datac (910:910:910) (889:889:889))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1405:1405:1405) (1433:1433:1433))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT sload (2914:2914:2914) (2927:2927:2927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router_001\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (388:388:388))
        (PORT datac (267:267:267) (355:355:355))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent\|m0_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1118:1118:1118))
        (PORT datab (1313:1313:1313) (1375:1375:1375))
        (PORT datac (991:991:991) (969:969:969))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router_001\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (313:313:313) (399:399:399))
        (PORT datac (442:442:442) (498:498:498))
        (PORT datad (262:262:262) (337:337:337))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router_001\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (922:922:922))
        (PORT datab (1247:1247:1247) (1272:1272:1272))
        (PORT datac (787:787:787) (833:833:833))
        (PORT datad (1251:1251:1251) (1293:1293:1293))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent\|m0_write\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1372:1372:1372))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (982:982:982) (967:967:967))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (314:314:314))
        (PORT datab (1275:1275:1275) (1295:1295:1295))
        (PORT datad (219:219:219) (251:251:251))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (791:791:791))
        (PORT datab (310:310:310) (405:405:405))
        (PORT datac (1241:1241:1241) (1261:1261:1261))
        (PORT datad (277:277:277) (360:360:360))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (407:407:407))
        (PORT datad (280:280:280) (363:363:363))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (314:314:314))
        (PORT datab (251:251:251) (291:291:291))
        (PORT datac (1240:1240:1240) (1260:1260:1260))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_wr_strobe\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (788:788:788))
        (PORT datab (310:310:310) (404:404:404))
        (PORT datac (1238:1238:1238) (1258:1258:1258))
        (PORT datad (278:278:278) (360:360:360))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|snap_strobe\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2079:2079:2079) (2115:2115:2115))
        (PORT datac (1526:1526:1526) (1587:1587:1587))
        (PORT datad (2236:2236:2236) (2259:2259:2259))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2142:2142:2142) (2112:2112:2112))
        (PORT ena (1149:1149:1149) (1127:1127:1127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1853:1853:1853))
        (PORT datab (1806:1806:1806) (1835:1835:1835))
        (PORT datac (1935:1935:1935) (1962:1962:1962))
        (PORT datad (1051:1051:1051) (1087:1087:1087))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[15\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2579:2579:2579) (2545:2545:2545))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2141:2141:2141) (2112:2112:2112))
        (PORT ena (1382:1382:1382) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT asdata (2646:2646:2646) (2620:2620:2620))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (PORT ena (1734:1734:1734) (1684:1684:1684))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[15\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (822:822:822))
        (PORT datab (701:701:701) (716:716:716))
        (PORT datad (287:287:287) (333:333:333))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[30\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT asdata (2653:2653:2653) (2646:2646:2646))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (PORT ena (1734:1734:1734) (1684:1684:1684))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1137:1137:1137) (1166:1166:1166))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[31\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (832:832:832) (888:888:888))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT asdata (1076:1076:1076) (1099:1099:1099))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (PORT ena (1729:1729:1729) (1689:1689:1689))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[15\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (678:678:678) (676:676:676))
        (PORT datad (431:431:431) (483:483:483))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1075:1075:1075) (1108:1108:1108))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2117:2117:2117))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1444:1444:1444))
        (PORT datab (1169:1169:1169) (1232:1232:1232))
        (PORT datad (424:424:424) (475:475:475))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1106:1106:1106) (1143:1143:1143))
        (PORT datad (1427:1427:1427) (1456:1456:1456))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1946:1946:1946))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT ena (6174:6174:6174) (5939:5939:5939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5083:5083:5083) (5304:5304:5304))
        (PORT d[1] (3964:3964:3964) (3816:3816:3816))
        (PORT d[2] (3045:3045:3045) (2913:2913:2913))
        (PORT d[3] (1916:1916:1916) (2005:2005:2005))
        (PORT d[4] (3008:3008:3008) (2875:2875:2875))
        (PORT d[5] (3320:3320:3320) (3167:3167:3167))
        (PORT d[6] (5829:5829:5829) (5720:5720:5720))
        (PORT d[7] (7321:7321:7321) (7397:7397:7397))
        (PORT d[8] (6354:6354:6354) (6383:6383:6383))
        (PORT d[9] (3462:3462:3462) (3404:3404:3404))
        (PORT d[10] (4611:4611:4611) (4602:4602:4602))
        (PORT d[11] (5934:5934:5934) (5815:5815:5815))
        (PORT d[12] (3084:3084:3084) (2956:2956:2956))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT ena (6170:6170:6170) (5935:5935:5935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4206:4206:4206) (4232:4232:4232))
        (PORT clk (2534:2534:2534) (2559:2559:2559))
        (PORT ena (6170:6170:6170) (5935:5935:5935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3146:3146:3146))
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT ena (6174:6174:6174) (5939:5939:5939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2563:2563:2563))
        (PORT d[0] (6174:6174:6174) (5939:5939:5939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2922:2922:2922))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT ena (8805:8805:8805) (8592:8592:8592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2599:2599:2599))
        (PORT d[1] (4331:4331:4331) (4444:4444:4444))
        (PORT d[2] (2239:2239:2239) (2155:2155:2155))
        (PORT d[3] (1879:1879:1879) (1968:1968:1968))
        (PORT d[4] (9182:9182:9182) (9049:9049:9049))
        (PORT d[5] (3946:3946:3946) (3808:3808:3808))
        (PORT d[6] (5189:5189:5189) (5141:5141:5141))
        (PORT d[7] (5186:5186:5186) (5065:5065:5065))
        (PORT d[8] (3524:3524:3524) (3591:3591:3591))
        (PORT d[9] (2286:2286:2286) (2224:2224:2224))
        (PORT d[10] (5283:5283:5283) (5283:5283:5283))
        (PORT d[11] (4771:4771:4771) (4721:4721:4721))
        (PORT d[12] (2576:2576:2576) (2492:2492:2492))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT ena (8801:8801:8801) (8588:8588:8588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7719:7719:7719) (7937:7937:7937))
        (PORT clk (2551:2551:2551) (2577:2577:2577))
        (PORT ena (8801:8801:8801) (8588:8588:8588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2468:2468:2468))
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT ena (8805:8805:8805) (8592:8592:8592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2581:2581:2581))
        (PORT d[0] (8805:8805:8805) (8592:8592:8592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1864:1864:1864))
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (PORT ena (9168:9168:9168) (8956:8956:8956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2227:2227:2227))
        (PORT d[1] (4375:4375:4375) (4492:4492:4492))
        (PORT d[2] (2218:2218:2218) (2132:2132:2132))
        (PORT d[3] (1882:1882:1882) (1971:1971:1971))
        (PORT d[4] (2523:2523:2523) (2423:2423:2423))
        (PORT d[5] (4336:4336:4336) (4193:4193:4193))
        (PORT d[6] (5503:5503:5503) (5455:5455:5455))
        (PORT d[7] (2817:2817:2817) (2722:2722:2722))
        (PORT d[8] (3892:3892:3892) (3956:3956:3956))
        (PORT d[9] (2230:2230:2230) (2159:2159:2159))
        (PORT d[10] (5595:5595:5595) (5593:5593:5593))
        (PORT d[11] (3343:3343:3343) (3418:3418:3418))
        (PORT d[12] (2236:2236:2236) (2157:2157:2157))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
        (PORT ena (9164:9164:9164) (8952:8952:8952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2386:2386:2386))
        (PORT clk (2550:2550:2550) (2575:2575:2575))
        (PORT ena (9164:9164:9164) (8952:8952:8952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2415:2415:2415))
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (PORT ena (9168:9168:9168) (8956:8956:8956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2579:2579:2579))
        (PORT d[0] (9168:9168:9168) (8956:8956:8956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1577:1577:1577))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2325:2325:2325))
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (PORT ena (8423:8423:8423) (8213:8213:8213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (2951:2951:2951))
        (PORT d[1] (8978:8978:8978) (8804:8804:8804))
        (PORT d[2] (2575:2575:2575) (2508:2508:2508))
        (PORT d[3] (2274:2274:2274) (2353:2353:2353))
        (PORT d[4] (8768:8768:8768) (8636:8636:8636))
        (PORT d[5] (6743:6743:6743) (6956:6956:6956))
        (PORT d[6] (4772:4772:4772) (4725:4725:4725))
        (PORT d[7] (4884:4884:4884) (4770:4770:4770))
        (PORT d[8] (3209:3209:3209) (3279:3279:3279))
        (PORT d[9] (6249:6249:6249) (6370:6370:6370))
        (PORT d[10] (4859:4859:4859) (4850:4850:4850))
        (PORT d[11] (4451:4451:4451) (4405:4405:4405))
        (PORT d[12] (6826:6826:6826) (6832:6832:6832))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
        (PORT ena (8419:8419:8419) (8209:8209:8209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (4887:4887:4887))
        (PORT clk (2562:2562:2562) (2585:2585:2585))
        (PORT ena (8419:8419:8419) (8209:8209:8209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1973:1973:1973))
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (PORT ena (8423:8423:8423) (8213:8213:8213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2566:2566:2566) (2589:2589:2589))
        (PORT d[0] (8423:8423:8423) (8213:8213:8213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1589:1589:1589) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a143\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1300:1300:1300))
        (PORT datab (2799:2799:2799) (2817:2817:2817))
        (PORT datac (2450:2450:2450) (2470:2470:2470))
        (PORT datad (1906:1906:1906) (1886:1886:1886))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2446:2446:2446) (2354:2354:2354))
        (PORT datab (2798:2798:2798) (2817:2817:2817))
        (PORT datac (1573:1573:1573) (1536:1536:1536))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2277:2277:2277))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT ena (5455:5455:5455) (5221:5221:5221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4313:4313:4313) (4532:4532:4532))
        (PORT d[1] (3975:3975:3975) (3845:3845:3845))
        (PORT d[2] (6895:6895:6895) (6890:6890:6890))
        (PORT d[3] (1932:1932:1932) (2022:2022:2022))
        (PORT d[4] (3717:3717:3717) (3607:3607:3607))
        (PORT d[5] (5617:5617:5617) (5423:5423:5423))
        (PORT d[6] (5540:5540:5540) (5429:5429:5429))
        (PORT d[7] (6583:6583:6583) (6664:6664:6664))
        (PORT d[8] (5664:5664:5664) (5692:5692:5692))
        (PORT d[9] (6036:6036:6036) (6098:6098:6098))
        (PORT d[10] (4608:4608:4608) (4606:4606:4606))
        (PORT d[11] (5206:5206:5206) (5090:5090:5090))
        (PORT d[12] (4193:4193:4193) (4064:4064:4064))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (5451:5451:5451) (5217:5217:5217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3526:3526:3526))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (5451:5451:5451) (5217:5217:5217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2247:2247:2247))
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT ena (5455:5455:5455) (5221:5221:5221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2572:2572:2572))
        (PORT d[0] (5455:5455:5455) (5221:5221:5221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1939:1939:1939))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (PORT ena (6472:6472:6472) (6246:6246:6246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5396:5396:5396) (5593:5593:5593))
        (PORT d[1] (3629:3629:3629) (3498:3498:3498))
        (PORT d[2] (3362:3362:3362) (3210:3210:3210))
        (PORT d[3] (2983:2983:2983) (3050:3050:3050))
        (PORT d[4] (3041:3041:3041) (2912:2912:2912))
        (PORT d[5] (3350:3350:3350) (3204:3204:3204))
        (PORT d[6] (6518:6518:6518) (6406:6406:6406))
        (PORT d[7] (7616:7616:7616) (7694:7694:7694))
        (PORT d[8] (2976:2976:2976) (2940:2940:2940))
        (PORT d[9] (3191:3191:3191) (3129:3129:3129))
        (PORT d[10] (5015:5015:5015) (5007:5007:5007))
        (PORT d[11] (4759:4759:4759) (4756:4756:4756))
        (PORT d[12] (3797:3797:3797) (3662:3662:3662))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (PORT ena (6468:6468:6468) (6242:6242:6242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4231:4231:4231))
        (PORT clk (2537:2537:2537) (2565:2565:2565))
        (PORT ena (6468:6468:6468) (6242:6242:6242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3456:3456:3456))
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (PORT ena (6472:6472:6472) (6246:6246:6246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2569:2569:2569))
        (PORT d[0] (6472:6472:6472) (6246:6246:6246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (1966:1966:1966))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT ena (6185:6185:6185) (5957:5957:5957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5055:5055:5055) (5274:5274:5274))
        (PORT d[1] (3572:3572:3572) (3444:3444:3444))
        (PORT d[2] (3028:3028:3028) (2895:2895:2895))
        (PORT d[3] (2700:2700:2700) (2790:2790:2790))
        (PORT d[4] (3046:3046:3046) (2921:2921:2921))
        (PORT d[5] (6015:6015:6015) (5826:5826:5826))
        (PORT d[6] (5857:5857:5857) (5744:5744:5744))
        (PORT d[7] (7263:7263:7263) (7333:7333:7333))
        (PORT d[8] (6077:6077:6077) (6119:6119:6119))
        (PORT d[9] (3180:3180:3180) (3122:3122:3122))
        (PORT d[10] (4651:4651:4651) (4647:4647:4647))
        (PORT d[11] (5921:5921:5921) (5802:5802:5802))
        (PORT d[12] (3459:3459:3459) (3330:3330:3330))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT ena (6181:6181:6181) (5953:5953:5953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3729:3729:3729) (3496:3496:3496))
        (PORT clk (2535:2535:2535) (2560:2560:2560))
        (PORT ena (6181:6181:6181) (5953:5953:5953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2837:2837:2837))
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT ena (6185:6185:6185) (5957:5957:5957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2564:2564:2564))
        (PORT d[0] (6185:6185:6185) (5957:5957:5957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2603:2603:2603))
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT ena (8800:8800:8800) (8588:8588:8588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2599:2599:2599))
        (PORT d[1] (3975:3975:3975) (4087:4087:4087))
        (PORT d[2] (2547:2547:2547) (2460:2460:2460))
        (PORT d[3] (1916:1916:1916) (2007:2007:2007))
        (PORT d[4] (9180:9180:9180) (9047:9047:9047))
        (PORT d[5] (3967:3967:3967) (3829:3829:3829))
        (PORT d[6] (5152:5152:5152) (5101:5101:5101))
        (PORT d[7] (5183:5183:5183) (5059:5059:5059))
        (PORT d[8] (3539:3539:3539) (3600:3600:3600))
        (PORT d[9] (2601:2601:2601) (2531:2531:2531))
        (PORT d[10] (5233:5233:5233) (5228:5228:5228))
        (PORT d[11] (4792:4792:4792) (4745:4745:4745))
        (PORT d[12] (2585:2585:2585) (2503:2503:2503))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (PORT ena (8796:8796:8796) (8584:8584:8584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4924:4924:4924) (4938:4938:4938))
        (PORT clk (2566:2566:2566) (2588:2588:2588))
        (PORT ena (8796:8796:8796) (8584:8584:8584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2086:2086:2086))
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT ena (8800:8800:8800) (8588:8588:8588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2592:2592:2592))
        (PORT d[0] (8800:8800:8800) (8588:8588:8588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1593:1593:1593) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2502:2502:2502) (2518:2518:2518))
        (PORT datab (2798:2798:2798) (2817:2817:2817))
        (PORT datac (2355:2355:2355) (2276:2276:2276))
        (PORT datad (1588:1588:1588) (1571:1571:1571))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2491:2491:2491) (2542:2542:2542))
        (PORT datab (1704:1704:1704) (1649:1649:1649))
        (PORT datac (2450:2450:2450) (2469:2469:2469))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1616:1616:1616))
        (PORT datab (1975:1975:1975) (2132:2132:2132))
        (PORT datac (989:989:989) (985:985:985))
        (PORT datad (1008:1008:1008) (1001:1001:1001))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1118:1118:1118) (1133:1133:1133))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (894:894:894))
        (PORT datab (752:752:752) (753:753:753))
        (PORT datad (854:854:854) (925:925:925))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1153:1153:1153) (1210:1210:1210))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT sload (964:964:964) (1059:1059:1059))
        (PORT ena (2001:2001:2001) (1919:1919:1919))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (885:885:885))
        (PORT datab (875:875:875) (947:947:947))
        (PORT datac (785:785:785) (833:833:833))
        (PORT datad (1093:1093:1093) (1128:1128:1128))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_fill_bit\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1255:1255:1255) (1268:1268:1268))
        (PORT datad (712:712:712) (720:720:720))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1090:1090:1090))
        (PORT datad (1061:1061:1061) (1091:1091:1091))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2649:2649:2649))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (5404:5404:5404) (5261:5261:5261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (3093:3093:3093))
        (PORT d[1] (4324:4324:4324) (4293:4293:4293))
        (PORT d[2] (5702:5702:5702) (5583:5583:5583))
        (PORT d[3] (4285:4285:4285) (4237:4237:4237))
        (PORT d[4] (4210:4210:4210) (4200:4200:4200))
        (PORT d[5] (4422:4422:4422) (4505:4505:4505))
        (PORT d[6] (6678:6678:6678) (6677:6677:6677))
        (PORT d[7] (5009:5009:5009) (5006:5006:5006))
        (PORT d[8] (4447:4447:4447) (4420:4420:4420))
        (PORT d[9] (3337:3337:3337) (3498:3498:3498))
        (PORT d[10] (6172:6172:6172) (6287:6287:6287))
        (PORT d[11] (3725:3725:3725) (3824:3824:3824))
        (PORT d[12] (6657:6657:6657) (6764:6764:6764))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (5400:5400:5400) (5257:5257:5257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4753:4753:4753) (4756:4756:4756))
        (PORT clk (2495:2495:2495) (2518:2518:2518))
        (PORT ena (5400:5400:5400) (5257:5257:5257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (4025:4025:4025))
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT ena (5404:5404:5404) (5261:5261:5261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2522:2522:2522))
        (PORT d[0] (5404:5404:5404) (5261:5261:5261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1520:1520:1520))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1891:1891:1891))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (PORT ena (5802:5802:5802) (5657:5657:5657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2617:2617:2617) (2692:2692:2692))
        (PORT d[1] (5319:5319:5319) (5275:5275:5275))
        (PORT d[2] (5797:5797:5797) (5692:5692:5692))
        (PORT d[3] (5417:5417:5417) (5371:5371:5371))
        (PORT d[4] (4550:4550:4550) (4537:4537:4537))
        (PORT d[5] (4109:4109:4109) (4196:4196:4196))
        (PORT d[6] (4830:4830:4830) (4817:4817:4817))
        (PORT d[7] (6069:6069:6069) (6056:6056:6056))
        (PORT d[8] (4954:4954:4954) (4939:4939:4939))
        (PORT d[9] (2727:2727:2727) (2782:2782:2782))
        (PORT d[10] (4932:4932:4932) (4928:4928:4928))
        (PORT d[11] (3415:3415:3415) (3492:3492:3492))
        (PORT d[12] (5153:5153:5153) (5243:5243:5243))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (PORT ena (5798:5798:5798) (5653:5653:5653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3151:3151:3151))
        (PORT clk (2535:2535:2535) (2557:2557:2557))
        (PORT ena (5798:5798:5798) (5653:5653:5653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3964:3964:3964))
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (PORT ena (5802:5802:5802) (5657:5657:5657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2561:2561:2561))
        (PORT d[0] (5802:5802:5802) (5657:5657:5657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (1853:1853:1853))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (7327:7327:7327) (7115:7115:7115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (3175:3175:3175))
        (PORT d[1] (3473:3473:3473) (3469:3469:3469))
        (PORT d[2] (6216:6216:6216) (6149:6149:6149))
        (PORT d[3] (3550:3550:3550) (3533:3533:3533))
        (PORT d[4] (3365:3365:3365) (3375:3375:3375))
        (PORT d[5] (3220:3220:3220) (3217:3217:3217))
        (PORT d[6] (3019:3019:3019) (3040:3040:3040))
        (PORT d[7] (4663:4663:4663) (4653:4653:4653))
        (PORT d[8] (4933:4933:4933) (5055:5055:5055))
        (PORT d[9] (3688:3688:3688) (3844:3844:3844))
        (PORT d[10] (3069:3069:3069) (3047:3047:3047))
        (PORT d[11] (4301:4301:4301) (4456:4456:4456))
        (PORT d[12] (3108:3108:3108) (3090:3090:3090))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (7323:7323:7323) (7111:7111:7111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (2985:2985:2985))
        (PORT clk (2505:2505:2505) (2528:2528:2528))
        (PORT ena (7323:7323:7323) (7111:7111:7111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2268:2268:2268))
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT ena (7327:7327:7327) (7115:7115:7115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2532:2532:2532))
        (PORT d[0] (7327:7327:7327) (7115:7115:7115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2590:2590:2590))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
        (PORT ena (6564:6564:6564) (6495:6495:6495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3195:3195:3195))
        (PORT d[1] (6533:6533:6533) (6452:6452:6452))
        (PORT d[2] (7899:7899:7899) (7720:7720:7720))
        (PORT d[3] (6286:6286:6286) (6189:6189:6189))
        (PORT d[4] (7039:7039:7039) (6943:6943:6943))
        (PORT d[5] (4817:4817:4817) (4939:4939:4939))
        (PORT d[6] (5272:5272:5272) (5382:5382:5382))
        (PORT d[7] (5652:5652:5652) (5633:5633:5633))
        (PORT d[8] (6629:6629:6629) (6542:6542:6542))
        (PORT d[9] (4288:4288:4288) (4422:4422:4422))
        (PORT d[10] (5433:5433:5433) (5477:5477:5477))
        (PORT d[11] (3810:3810:3810) (3943:3943:3943))
        (PORT d[12] (6348:6348:6348) (6504:6504:6504))
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (PORT ena (6560:6560:6560) (6491:6491:6491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3371:3371:3371) (3306:3306:3306))
        (PORT clk (2567:2567:2567) (2594:2594:2594))
        (PORT ena (6560:6560:6560) (6491:6491:6491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2686:2686:2686))
        (PORT clk (2571:2571:2571) (2598:2598:2598))
        (PORT ena (6564:6564:6564) (6495:6495:6495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2598:2598:2598))
        (PORT d[0] (6564:6564:6564) (6495:6495:6495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1594:1594:1594) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1186:1186:1186))
        (PORT datab (4257:4257:4257) (4501:4501:4501))
        (PORT datac (2781:2781:2781) (2818:2818:2818))
        (PORT datad (3017:3017:3017) (3050:3050:3050))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1323:1323:1323))
        (PORT datab (4259:4259:4259) (4503:4503:4503))
        (PORT datac (1621:1621:1621) (1569:1569:1569))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (1881:1881:1881))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (7012:7012:7012) (6807:6807:6807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4529:4529:4529) (4713:4713:4713))
        (PORT d[1] (3618:3618:3618) (3619:3619:3619))
        (PORT d[2] (5928:5928:5928) (5890:5890:5890))
        (PORT d[3] (3923:3923:3923) (3901:3901:3901))
        (PORT d[4] (4072:4072:4072) (4074:4074:4074))
        (PORT d[5] (2956:2956:2956) (2956:2956:2956))
        (PORT d[6] (3001:3001:3001) (3022:3022:3022))
        (PORT d[7] (4647:4647:4647) (4637:4637:4637))
        (PORT d[8] (3668:3668:3668) (3670:3670:3670))
        (PORT d[9] (3310:3310:3310) (3465:3465:3465))
        (PORT d[10] (3382:3382:3382) (3351:3351:3351))
        (PORT d[11] (3897:3897:3897) (4054:4054:4054))
        (PORT d[12] (3071:3071:3071) (3049:3049:3049))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (7008:7008:7008) (6803:6803:6803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3489:3489:3489))
        (PORT clk (2491:2491:2491) (2513:2513:2513))
        (PORT ena (7008:7008:7008) (6803:6803:6803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2638:2638:2638))
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT ena (7012:7012:7012) (6807:6807:6807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2517:2517:2517))
        (PORT d[0] (7012:7012:7012) (6807:6807:6807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2977:2977:2977))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT ena (5289:5289:5289) (5158:5158:5158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3122:3122:3122))
        (PORT d[1] (4613:4613:4613) (4570:4570:4570))
        (PORT d[2] (5067:5067:5067) (4966:4966:4966))
        (PORT d[3] (4687:4687:4687) (4646:4646:4646))
        (PORT d[4] (3877:3877:3877) (3866:3866:3866))
        (PORT d[5] (4427:4427:4427) (4509:4509:4509))
        (PORT d[6] (4074:4074:4074) (4065:4065:4065))
        (PORT d[7] (5382:5382:5382) (5377:5377:5377))
        (PORT d[8] (4228:4228:4228) (4223:4223:4223))
        (PORT d[9] (3710:3710:3710) (3865:3865:3865))
        (PORT d[10] (6549:6549:6549) (6654:6654:6654))
        (PORT d[11] (4049:4049:4049) (4139:4139:4139))
        (PORT d[12] (5246:5246:5246) (5366:5366:5366))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (PORT ena (5285:5285:5285) (5154:5154:5154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2297:2297:2297))
        (PORT clk (2523:2523:2523) (2553:2553:2553))
        (PORT ena (5285:5285:5285) (5154:5154:5154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3245:3245:3245))
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT ena (5289:5289:5289) (5158:5158:5158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2557:2557:2557))
        (PORT d[0] (5289:5289:5289) (5158:5158:5158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2348:2348:2348))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (5805:5805:5805) (5633:5633:5633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3522:3522:3522))
        (PORT d[1] (4322:4322:4322) (4293:4293:4293))
        (PORT d[2] (5386:5386:5386) (5262:5262:5262))
        (PORT d[3] (4329:4329:4329) (4284:4284:4284))
        (PORT d[4] (4207:4207:4207) (4199:4199:4199))
        (PORT d[5] (5104:5104:5104) (5186:5186:5186))
        (PORT d[6] (6318:6318:6318) (6323:6323:6323))
        (PORT d[7] (4953:4953:4953) (4940:4940:4940))
        (PORT d[8] (4310:4310:4310) (4445:4445:4445))
        (PORT d[9] (3296:3296:3296) (3448:3448:3448))
        (PORT d[10] (6212:6212:6212) (6326:6326:6326))
        (PORT d[11] (3672:3672:3672) (3764:3764:3764))
        (PORT d[12] (6321:6321:6321) (6430:6430:6430))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (5801:5801:5801) (5629:5629:5629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3465:3465:3465))
        (PORT clk (2474:2474:2474) (2496:2496:2496))
        (PORT ena (5801:5801:5801) (5629:5629:5629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3473:3473:3473) (3685:3685:3685))
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT ena (5805:5805:5805) (5633:5633:5633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2500:2500:2500))
        (PORT d[0] (5805:5805:5805) (5633:5633:5633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2319:2319:2319))
        (PORT clk (2470:2470:2470) (2491:2491:2491))
        (PORT ena (5818:5818:5818) (5647:5647:5647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3409:3409:3409) (3517:3517:3517))
        (PORT d[1] (5023:5023:5023) (4984:4984:4984))
        (PORT d[2] (5752:5752:5752) (5637:5637:5637))
        (PORT d[3] (4639:4639:4639) (4589:4589:4589))
        (PORT d[4] (4560:4560:4560) (4544:4544:4544))
        (PORT d[5] (4451:4451:4451) (4568:4568:4568))
        (PORT d[6] (6284:6284:6284) (6286:6286:6286))
        (PORT d[7] (4609:4609:4609) (4604:4604:4604))
        (PORT d[8] (3977:3977:3977) (4119:4119:4119))
        (PORT d[9] (3313:3313:3313) (3469:3469:3469))
        (PORT d[10] (6204:6204:6204) (6318:6318:6318))
        (PORT d[11] (3394:3394:3394) (3492:3492:3492))
        (PORT d[12] (6314:6314:6314) (6422:6422:6422))
        (PORT clk (2466:2466:2466) (2487:2487:2487))
        (PORT ena (5814:5814:5814) (5643:5643:5643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4279:4279:4279) (4268:4268:4268))
        (PORT clk (2466:2466:2466) (2487:2487:2487))
        (PORT ena (5814:5814:5814) (5643:5643:5643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3649:3649:3649))
        (PORT clk (2470:2470:2470) (2491:2491:2491))
        (PORT ena (5818:5818:5818) (5647:5647:5647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2491:2491:2491))
        (PORT d[0] (5818:5818:5818) (5647:5647:5647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1723:1723:1723) (1671:1671:1671))
        (PORT datab (3049:3049:3049) (3093:3093:3093))
        (PORT datac (1583:1583:1583) (1533:1533:1533))
        (PORT datad (4207:4207:4207) (4455:4455:4455))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1560:1560:1560))
        (PORT datab (3049:3049:3049) (3093:3093:3093))
        (PORT datac (982:982:982) (948:948:948))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2795:2795:2795) (2721:2721:2721))
        (PORT datab (269:269:269) (307:307:307))
        (PORT datac (790:790:790) (842:842:842))
        (PORT datad (1789:1789:1789) (1852:1852:1852))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1238:1238:1238))
        (PORT datab (742:742:742) (713:713:713))
        (PORT datac (1059:1059:1059) (1076:1076:1076))
        (PORT datad (850:850:850) (906:906:906))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT asdata (1175:1175:1175) (1222:1222:1222))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[14\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2588:2588:2588) (2563:2563:2563))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2141:2141:2141) (2112:2112:2112))
        (PORT ena (1382:1382:1382) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[14\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (761:761:761))
        (PORT datab (794:794:794) (838:838:838))
        (PORT datad (295:295:295) (342:342:342))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[14\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1031:1031:1031) (1111:1111:1111))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2142:2142:2142) (2112:2112:2112))
        (PORT ena (1149:1149:1149) (1127:1127:1127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1853:1853:1853))
        (PORT datab (1806:1806:1806) (1836:1836:1836))
        (PORT datac (1936:1936:1936) (1963:1963:1963))
        (PORT datad (1104:1104:1104) (1139:1139:1139))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2147:2147:2147))
        (PORT asdata (1072:1072:1072) (1095:1095:1095))
        (PORT clrn (2135:2135:2135) (2105:2105:2105))
        (PORT ena (1729:1729:1729) (1689:1689:1689))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[14\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (719:719:719))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (454:454:454) (506:506:506))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2135:2135:2135) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1315:1315:1315) (1351:1351:1351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|woverflow\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1508:1508:1508))
        (PORT datab (252:252:252) (296:296:296))
        (PORT datac (988:988:988) (998:998:998))
        (PORT datad (1049:1049:1049) (1054:1054:1054))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|woverflow\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (633:633:633))
        (PORT datad (1138:1138:1138) (1184:1184:1184))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|woverflow\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1158:1158:1158))
        (PORT datab (286:286:286) (370:370:370))
        (PORT datad (1138:1138:1138) (1210:1210:1210))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1143:1143:1143))
        (PORT datab (718:718:718) (718:718:718))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[6\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1130:1130:1130))
        (PORT datab (517:517:517) (529:529:529))
        (PORT datad (1775:1775:1775) (1757:1757:1757))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte1_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1136:1136:1136) (1189:1189:1189))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sload (1453:1453:1453) (1516:1516:1516))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2213:2213:2213) (2319:2319:2319))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (1893:1893:1893) (1852:1852:1852))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1094:1094:1094) (1124:1124:1124))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2141:2141:2141) (2112:2112:2112))
        (PORT ena (1382:1382:1382) (1349:1349:1349))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[6\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (840:840:840))
        (PORT datab (700:700:700) (716:716:716))
        (PORT datad (288:288:288) (334:334:334))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1530:1530:1530) (1620:1620:1620))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (PORT ena (1494:1494:1494) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2836:2836:2836) (2851:2851:2851))
        (PORT datab (1152:1152:1152) (1222:1222:1222))
        (PORT datac (466:466:466) (521:521:521))
        (PORT datad (2272:2272:2272) (2276:2276:2276))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT asdata (1417:1417:1417) (1497:1497:1497))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (PORT ena (1494:1494:1494) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1012:1012:1012))
        (PORT datab (1164:1164:1164) (1163:1163:1163))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (434:434:434) (487:487:487))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2142:2142:2142) (2113:2113:2113))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2142:2142:2142) (2113:2113:2113))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1254:1254:1254) (1207:1207:1207))
        (PORT datac (996:996:996) (1025:1025:1025))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2142:2142:2142) (2113:2113:2113))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[6\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1259:1259:1259))
        (PORT datab (850:850:850) (916:916:916))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[6\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1054:1054:1054) (1080:1080:1080))
        (PORT datad (824:824:824) (874:874:874))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|data_out\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator_avalon_universal_slave_0_agent\|m0_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1453:1453:1453))
        (PORT datab (1004:1004:1004) (1033:1033:1033))
        (PORT datac (1274:1274:1274) (1324:1324:1324))
        (PORT datad (499:499:499) (565:565:565))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (401:401:401))
        (PORT datad (279:279:279) (365:365:365))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|wait_latency_counter\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (319:319:319))
        (PORT datab (248:248:248) (288:288:288))
        (PORT datac (734:734:734) (741:741:741))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|wait_latency_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|wait_latency_counter\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (411:411:411))
        (PORT datab (767:767:767) (790:790:790))
        (PORT datac (229:229:229) (277:277:277))
        (PORT datad (276:276:276) (358:358:358))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|wait_latency_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (317:317:317))
        (PORT datab (774:774:774) (776:776:776))
        (PORT datad (219:219:219) (250:250:250))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|wait_latency_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1448:1448:1448))
        (PORT datab (1468:1468:1468) (1503:1503:1503))
        (PORT datac (1418:1418:1418) (1457:1457:1457))
        (PORT datad (1794:1794:1794) (1858:1858:1858))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (412:412:412))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (226:226:226) (274:274:274))
        (PORT datad (278:278:278) (360:360:360))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2142:2142:2142) (2113:2113:2113))
        (PORT ena (1706:1706:1706) (1665:1665:1665))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (1117:1117:1117) (1185:1185:1185))
        (PORT datad (2269:2269:2269) (2272:2272:2272))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2142:2142:2142) (2113:2113:2113))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[6\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (253:253:253) (333:333:333))
        (PORT datad (2391:2391:2391) (2405:2405:2405))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[6\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1134:1134:1134))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (1281:1281:1281) (1253:1253:1253))
        (PORT datad (746:746:746) (760:760:760))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[6\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datab (977:977:977) (1017:1017:1017))
        (PORT datac (1295:1295:1295) (1287:1287:1287))
        (PORT datad (862:862:862) (942:942:942))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT asdata (1967:1967:1967) (1918:1918:1918))
        (PORT clrn (2137:2137:2137) (2108:2108:2108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT asdata (694:694:694) (775:775:775))
        (PORT clrn (2137:2137:2137) (2108:2108:2108))
        (PORT ena (1687:1687:1687) (1638:1638:1638))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1573:1573:1573))
        (PORT datac (1383:1383:1383) (1420:1420:1420))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2137:2137:2137) (2108:2108:2108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1420:1420:1420) (1451:1451:1451))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT asdata (1495:1495:1495) (1521:1521:1521))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (PORT ena (1494:1494:1494) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1486:1486:1486))
        (PORT datab (1206:1206:1206) (1270:1270:1270))
        (PORT datad (2612:2612:2612) (2646:2646:2646))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT asdata (1658:1658:1658) (1709:1709:1709))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (PORT ena (1494:1494:1494) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT asdata (1474:1474:1474) (1492:1492:1492))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1430:1430:1430) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[5\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1063:1063:1063))
        (PORT datab (807:807:807) (825:825:825))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1137:1137:1137))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1031:1031:1031) (1023:1023:1023))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT asdata (1413:1413:1413) (1487:1487:1487))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (1933:1933:1933))
        (PORT datad (2181:2181:2181) (2180:2180:2180))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1239:1239:1239))
        (PORT datab (1411:1411:1411) (1467:1467:1467))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1790:1790:1790) (1811:1811:1811))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1327:1327:1327))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT ena (3221:3221:3221) (3173:3173:3173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (5173:5173:5173))
        (PORT d[1] (5010:5010:5010) (5112:5112:5112))
        (PORT d[2] (8013:8013:8013) (7816:7816:7816))
        (PORT d[3] (2714:2714:2714) (2853:2853:2853))
        (PORT d[4] (1645:1645:1645) (1592:1592:1592))
        (PORT d[5] (1944:1944:1944) (1866:1866:1866))
        (PORT d[6] (5599:5599:5599) (5689:5689:5689))
        (PORT d[7] (5077:5077:5077) (5126:5126:5126))
        (PORT d[8] (3110:3110:3110) (3169:3169:3169))
        (PORT d[9] (1928:1928:1928) (1850:1850:1850))
        (PORT d[10] (7543:7543:7543) (7630:7630:7630))
        (PORT d[11] (2573:2573:2573) (2649:2649:2649))
        (PORT d[12] (2596:2596:2596) (2518:2518:2518))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (PORT ena (3217:3217:3217) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3122:3122:3122))
        (PORT clk (2523:2523:2523) (2546:2546:2546))
        (PORT ena (3217:3217:3217) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1813:1813:1813))
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT ena (3221:3221:3221) (3173:3173:3173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2550:2550:2550))
        (PORT d[0] (3221:3221:3221) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1548:1548:1548))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2600:2600:2600))
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT ena (8779:8779:8779) (8560:8560:8560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2592:2592:2592))
        (PORT d[1] (1476:1476:1476) (1485:1485:1485))
        (PORT d[2] (5416:5416:5416) (5344:5344:5344))
        (PORT d[3] (2538:2538:2538) (2533:2533:2533))
        (PORT d[4] (1521:1521:1521) (1528:1528:1528))
        (PORT d[5] (1192:1192:1192) (1201:1201:1201))
        (PORT d[6] (1198:1198:1198) (1213:1213:1213))
        (PORT d[7] (4710:4710:4710) (4704:4704:4704))
        (PORT d[8] (1577:1577:1577) (1585:1585:1585))
        (PORT d[9] (5079:5079:5079) (5234:5234:5234))
        (PORT d[10] (4425:4425:4425) (4383:4383:4383))
        (PORT d[11] (1411:1411:1411) (1414:1414:1414))
        (PORT d[12] (2873:2873:2873) (2860:2860:2860))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT ena (8775:8775:8775) (8556:8556:8556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2151:2151:2151))
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (PORT ena (8775:8775:8775) (8556:8556:8556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2974:2974:2974))
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT ena (8779:8779:8779) (8560:8560:8560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (PORT d[0] (8779:8779:8779) (8560:8560:8560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3696:3696:3696))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (4031:4031:4031) (4012:4012:4012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2289:2289:2289))
        (PORT d[1] (4553:4553:4553) (4578:4578:4578))
        (PORT d[2] (6883:6883:6883) (6787:6787:6787))
        (PORT d[3] (4866:4866:4866) (4794:4794:4794))
        (PORT d[4] (1664:1664:1664) (1661:1661:1661))
        (PORT d[5] (5569:5569:5569) (5661:5661:5661))
        (PORT d[6] (5158:5158:5158) (5219:5219:5219))
        (PORT d[7] (7095:7095:7095) (7078:7078:7078))
        (PORT d[8] (3356:3356:3356) (3328:3328:3328))
        (PORT d[9] (3502:3502:3502) (3559:3559:3559))
        (PORT d[10] (5004:5004:5004) (5037:5037:5037))
        (PORT d[11] (4145:4145:4145) (4273:4273:4273))
        (PORT d[12] (6227:6227:6227) (6313:6313:6313))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (4027:4027:4027) (4008:4008:4008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3216:3216:3216))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (4027:4027:4027) (4008:4008:4008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2472:2472:2472))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (4031:4031:4031) (4012:4012:4012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (4031:4031:4031) (4012:4012:4012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1333:1333:1333))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (3292:3292:3292) (3243:3243:3243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (2927:2927:2927))
        (PORT d[1] (5021:5021:5021) (5126:5126:5126))
        (PORT d[2] (2591:2591:2591) (2506:2506:2506))
        (PORT d[3] (3011:3011:3011) (3135:3135:3135))
        (PORT d[4] (1968:1968:1968) (1911:1911:1911))
        (PORT d[5] (1943:1943:1943) (1865:1865:1865))
        (PORT d[6] (5888:5888:5888) (5977:5977:5977))
        (PORT d[7] (3533:3533:3533) (3433:3433:3433))
        (PORT d[8] (3418:3418:3418) (3466:3466:3466))
        (PORT d[9] (1896:1896:1896) (1814:1814:1814))
        (PORT d[10] (7552:7552:7552) (7639:7639:7639))
        (PORT d[11] (2607:2607:2607) (2686:2686:2686))
        (PORT d[12] (2551:2551:2551) (2468:2468:2468))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (3288:3288:3288) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5269:5269:5269) (5329:5329:5329))
        (PORT clk (2528:2528:2528) (2550:2550:2550))
        (PORT ena (3288:3288:3288) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2162:2162:2162))
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT ena (3292:3292:3292) (3243:3243:3243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (PORT d[0] (3292:3292:3292) (3243:3243:3243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1818:1818:1818) (1837:1837:1837))
        (PORT datab (1876:1876:1876) (1933:1933:1933))
        (PORT datac (3254:3254:3254) (3341:3341:3341))
        (PORT datad (1127:1127:1127) (1083:1083:1083))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1471:1471:1471))
        (PORT datab (1870:1870:1870) (1926:1926:1926))
        (PORT datac (1685:1685:1685) (1661:1661:1661))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2906:2906:2906))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT ena (8066:8066:8066) (7850:7850:7850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2619:2619:2619))
        (PORT d[1] (2506:2506:2506) (2512:2512:2512))
        (PORT d[2] (4691:4691:4691) (4617:4617:4617))
        (PORT d[3] (3251:3251:3251) (3245:3245:3245))
        (PORT d[4] (2612:2612:2612) (2621:2621:2621))
        (PORT d[5] (1891:1891:1891) (1898:1898:1898))
        (PORT d[6] (1935:1935:1935) (1956:1956:1956))
        (PORT d[7] (4648:4648:4648) (4640:4640:4640))
        (PORT d[8] (2353:2353:2353) (2369:2369:2369))
        (PORT d[9] (4427:4427:4427) (4579:4579:4579))
        (PORT d[10] (3692:3692:3692) (3646:3646:3646))
        (PORT d[11] (2156:2156:2156) (2168:2168:2168))
        (PORT d[12] (2420:2420:2420) (2405:2405:2405))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT ena (8062:8062:8062) (7846:7846:7846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2620:2620:2620))
        (PORT clk (2547:2547:2547) (2570:2570:2570))
        (PORT ena (8062:8062:8062) (7846:7846:7846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (2989:2989:2989))
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT ena (8066:8066:8066) (7850:7850:7850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (PORT d[0] (8066:8066:8066) (7850:7850:7850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2854:2854:2854))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (4671:4671:4671) (4476:4476:4476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4279:4279:4279) (4496:4496:4496))
        (PORT d[1] (4340:4340:4340) (4213:4213:4213))
        (PORT d[2] (6888:6888:6888) (6881:6881:6881))
        (PORT d[3] (5450:5450:5450) (5300:5300:5300))
        (PORT d[4] (3786:3786:3786) (3673:3673:3673))
        (PORT d[5] (5247:5247:5247) (5057:5057:5057))
        (PORT d[6] (5181:5181:5181) (5074:5074:5074))
        (PORT d[7] (6574:6574:6574) (6653:6653:6653))
        (PORT d[8] (5354:5354:5354) (5387:5387:5387))
        (PORT d[9] (6025:6025:6025) (6085:6085:6085))
        (PORT d[10] (4625:4625:4625) (4621:4621:4621))
        (PORT d[11] (4895:4895:4895) (4782:4782:4782))
        (PORT d[12] (4185:4185:4185) (4054:4054:4054))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT ena (4667:4667:4667) (4472:4472:4472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6838:6838:6838) (6726:6726:6726))
        (PORT clk (2542:2542:2542) (2564:2564:2564))
        (PORT ena (4667:4667:4667) (4472:4472:4472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2298:2298:2298))
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT ena (4671:4671:4671) (4476:4476:4476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2568:2568:2568))
        (PORT d[0] (4671:4671:4671) (4476:4476:4476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2821:2821:2821))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT ena (4631:4631:4631) (4442:4442:4442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4505:4505:4505))
        (PORT d[1] (4318:4318:4318) (4184:4184:4184))
        (PORT d[2] (6520:6520:6520) (6520:6520:6520))
        (PORT d[3] (5477:5477:5477) (5328:5328:5328))
        (PORT d[4] (3800:3800:3800) (3687:3687:3687))
        (PORT d[5] (5267:5267:5267) (5085:5085:5085))
        (PORT d[6] (5180:5180:5180) (5073:5073:5073))
        (PORT d[7] (5334:5334:5334) (5359:5359:5359))
        (PORT d[8] (5361:5361:5361) (5392:5392:5392))
        (PORT d[9] (5719:5719:5719) (5786:5786:5786))
        (PORT d[10] (4845:4845:4845) (4816:4816:4816))
        (PORT d[11] (4926:4926:4926) (4816:4816:4816))
        (PORT d[12] (4958:4958:4958) (4830:4830:4830))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT ena (4627:4627:4627) (4438:4438:4438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4960:4960:4960) (4944:4944:4944))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT ena (4627:4627:4627) (4438:4438:4438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2266:2266:2266))
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT ena (4631:4631:4631) (4442:4442:4442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2567:2567:2567))
        (PORT d[0] (4631:4631:4631) (4442:4442:4442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2804:2804:2804) (2840:2840:2840))
        (PORT datab (2309:2309:2309) (2226:2226:2226))
        (PORT datac (3824:3824:3824) (4027:4027:4027))
        (PORT datad (1649:1649:1649) (1643:1643:1643))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2459:2459:2459))
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (PORT ena (8088:8088:8088) (7877:7877:7877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3311:3311:3311))
        (PORT d[1] (9029:9029:9029) (8853:8853:8853))
        (PORT d[2] (3931:3931:3931) (3849:3849:3849))
        (PORT d[3] (1909:1909:1909) (1995:1995:1995))
        (PORT d[4] (8458:8458:8458) (8330:8330:8330))
        (PORT d[5] (6813:6813:6813) (7030:7030:7030))
        (PORT d[6] (4412:4412:4412) (4363:4363:4363))
        (PORT d[7] (4526:4526:4526) (4413:4413:4413))
        (PORT d[8] (3071:3071:3071) (3119:3119:3119))
        (PORT d[9] (6233:6233:6233) (6352:6352:6352))
        (PORT d[10] (4847:4847:4847) (4714:4714:4714))
        (PORT d[11] (4082:4082:4082) (4033:4033:4033))
        (PORT d[12] (6492:6492:6492) (6503:6503:6503))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
        (PORT ena (8084:8084:8084) (7873:7873:7873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7409:7409:7409) (7468:7468:7468))
        (PORT clk (2556:2556:2556) (2579:2579:2579))
        (PORT ena (8084:8084:8084) (7873:7873:7873))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2596:2596:2596))
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (PORT ena (8088:8088:8088) (7877:7877:7877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2560:2560:2560) (2583:2583:2583))
        (PORT d[0] (8088:8088:8088) (7877:7877:7877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2561:2561:2561) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1583:1583:1583) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1262:1262:1262))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3821:3821:3821) (4023:4023:4023))
        (PORT datad (1503:1503:1503) (1442:1442:1442))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[5\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1192:1192:1192))
        (PORT datab (1802:1802:1802) (1935:1935:1935))
        (PORT datac (1272:1272:1272) (1251:1251:1251))
        (PORT datad (2411:2411:2411) (2370:2370:2370))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[5\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (336:336:336))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[5\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1108:1108:1108))
        (PORT datab (742:742:742) (751:751:751))
        (PORT datac (252:252:252) (298:298:298))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT ena (1488:1488:1488) (1466:1466:1466))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[5\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (971:971:971))
        (PORT datab (1408:1408:1408) (1401:1401:1401))
        (PORT datac (254:254:254) (333:333:333))
        (PORT datad (778:778:778) (829:829:829))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (795:795:795) (804:804:804))
        (PORT datac (649:649:649) (634:634:634))
        (PORT datad (271:271:271) (302:302:302))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[31\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (769:769:769) (769:769:769))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1663:1663:1663) (1636:1636:1636))
        (PORT clrn (2150:2150:2150) (2122:2122:2122))
        (PORT sload (2369:2369:2369) (2440:2440:2440))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1093:1093:1093) (1132:1132:1132))
        (PORT datad (261:261:261) (335:335:335))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4396:4396:4396))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
        (PORT ena (5838:5838:5838) (5768:5768:5768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2811:2811:2811))
        (PORT d[1] (5498:5498:5498) (5420:5420:5420))
        (PORT d[2] (6741:6741:6741) (6554:6554:6554))
        (PORT d[3] (5753:5753:5753) (5628:5628:5628))
        (PORT d[4] (5957:5957:5957) (5862:5862:5862))
        (PORT d[5] (4794:4794:4794) (4914:4914:4914))
        (PORT d[6] (5845:5845:5845) (5897:5897:5897))
        (PORT d[7] (4619:4619:4619) (4614:4614:4614))
        (PORT d[8] (5564:5564:5564) (5492:5492:5492))
        (PORT d[9] (3293:3293:3293) (3438:3438:3438))
        (PORT d[10] (5440:5440:5440) (5516:5516:5516))
        (PORT d[11] (3386:3386:3386) (3489:3489:3489))
        (PORT d[12] (5612:5612:5612) (5772:5772:5772))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT ena (5834:5834:5834) (5764:5764:5764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5546:5546:5546) (5556:5556:5556))
        (PORT clk (2534:2534:2534) (2561:2561:2561))
        (PORT ena (5834:5834:5834) (5764:5764:5764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4675:4675:4675) (4773:4773:4773))
        (PORT clk (2538:2538:2538) (2565:2565:2565))
        (PORT ena (5838:5838:5838) (5768:5768:5768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2565:2565:2565))
        (PORT d[0] (5838:5838:5838) (5768:5768:5768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4357:4357:4357))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT ena (6572:6572:6572) (6357:6357:6357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3685:3685:3685))
        (PORT d[1] (4380:4380:4380) (4382:4382:4382))
        (PORT d[2] (5086:5086:5086) (5050:5050:5050))
        (PORT d[3] (3417:3417:3417) (3609:3609:3609))
        (PORT d[4] (4823:4823:4823) (4824:4824:4824))
        (PORT d[5] (5582:5582:5582) (5728:5728:5728))
        (PORT d[6] (6553:6553:6553) (6584:6584:6584))
        (PORT d[7] (4618:4618:4618) (4604:4604:4604))
        (PORT d[8] (4915:4915:4915) (5031:5031:5031))
        (PORT d[9] (4058:4058:4058) (4248:4248:4248))
        (PORT d[10] (6046:6046:6046) (6149:6149:6149))
        (PORT d[11] (3542:3542:3542) (3692:3692:3692))
        (PORT d[12] (5163:5163:5163) (5235:5235:5235))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT ena (6568:6568:6568) (6353:6353:6353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4578:4578:4578) (4432:4432:4432))
        (PORT clk (2531:2531:2531) (2557:2557:2557))
        (PORT ena (6568:6568:6568) (6353:6353:6353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4797:4797:4797) (4945:4945:4945))
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT ena (6572:6572:6572) (6357:6357:6357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2561:2561:2561))
        (PORT d[0] (6572:6572:6572) (6357:6357:6357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4784:4784:4784) (4810:4810:4810))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (6560:6560:6560) (6363:6363:6363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (4098:4098:4098))
        (PORT d[1] (6826:6826:6826) (6654:6654:6654))
        (PORT d[2] (4282:4282:4282) (4207:4207:4207))
        (PORT d[3] (2354:2354:2354) (2477:2477:2477))
        (PORT d[4] (6011:6011:6011) (5890:5890:5890))
        (PORT d[5] (5356:5356:5356) (5570:5570:5570))
        (PORT d[6] (6204:6204:6204) (6187:6187:6187))
        (PORT d[7] (5310:5310:5310) (5318:5318:5318))
        (PORT d[8] (3589:3589:3589) (3690:3690:3690))
        (PORT d[9] (4563:4563:4563) (4698:4698:4698))
        (PORT d[10] (5593:5593:5593) (5632:5632:5632))
        (PORT d[11] (3837:3837:3837) (3979:3979:3979))
        (PORT d[12] (4434:4434:4434) (4471:4471:4471))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (6556:6556:6556) (6359:6359:6359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5214:5214:5214) (5197:5197:5197))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (6556:6556:6556) (6359:6359:6359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5120:5120:5120) (5255:5255:5255))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (6560:6560:6560) (6363:6363:6363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (6560:6560:6560) (6363:6363:6363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5832:5832:5832) (5951:5951:5951))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (PORT ena (4169:4169:4169) (4028:4028:4028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6249:6249:6249) (6071:6071:6071))
        (PORT d[1] (6048:6048:6048) (5764:5764:5764))
        (PORT d[2] (4376:4376:4376) (4301:4301:4301))
        (PORT d[3] (5064:5064:5064) (4958:4958:4958))
        (PORT d[4] (5703:5703:5703) (5595:5595:5595))
        (PORT d[5] (5917:5917:5917) (5606:5606:5606))
        (PORT d[6] (6117:6117:6117) (6054:6054:6054))
        (PORT d[7] (6020:6020:6020) (6109:6109:6109))
        (PORT d[8] (3430:3430:3430) (3510:3510:3510))
        (PORT d[9] (3635:3635:3635) (3679:3679:3679))
        (PORT d[10] (5351:5351:5351) (5375:5375:5375))
        (PORT d[11] (3217:3217:3217) (3325:3325:3325))
        (PORT d[12] (6277:6277:6277) (6001:6001:6001))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (PORT ena (4165:4165:4165) (4024:4024:4024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5405:5405:5405) (5463:5463:5463))
        (PORT clk (2528:2528:2528) (2555:2555:2555))
        (PORT ena (4165:4165:4165) (4024:4024:4024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5014:5014:5014) (5125:5125:5125))
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (PORT ena (4169:4169:4169) (4028:4028:4028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (PORT d[0] (4169:4169:4169) (4028:4028:4028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2244:2244:2244) (2191:2191:2191))
        (PORT datab (3714:3714:3714) (3933:3933:3933))
        (PORT datac (3135:3135:3135) (3183:3183:3183))
        (PORT datad (3434:3434:3434) (3275:3275:3275))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1882:1882:1882) (1955:1955:1955))
        (PORT datab (3710:3710:3710) (3929:3929:3929))
        (PORT datac (2488:2488:2488) (2456:2456:2456))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4175:4175:4175))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT ena (5410:5410:5410) (5266:5266:5266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3467:3467:3467))
        (PORT d[1] (4903:4903:4903) (4860:4860:4860))
        (PORT d[2] (5103:5103:5103) (5004:5004:5004))
        (PORT d[3] (5017:5017:5017) (4970:4970:4970))
        (PORT d[4] (3452:3452:3452) (3434:3434:3434))
        (PORT d[5] (4062:4062:4062) (4149:4149:4149))
        (PORT d[6] (4083:4083:4083) (4075:4075:4075))
        (PORT d[7] (5716:5716:5716) (5701:5701:5701))
        (PORT d[8] (4209:4209:4209) (4196:4196:4196))
        (PORT d[9] (4060:4060:4060) (4210:4210:4210))
        (PORT d[10] (4618:4618:4618) (4611:4611:4611))
        (PORT d[11] (2735:2735:2735) (2810:2810:2810))
        (PORT d[12] (5594:5594:5594) (5705:5705:5705))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT ena (5406:5406:5406) (5262:5262:5262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3018:3018:3018))
        (PORT clk (2520:2520:2520) (2543:2543:2543))
        (PORT ena (5406:5406:5406) (5262:5262:5262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3977:3977:3977) (4057:4057:4057))
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT ena (5410:5410:5410) (5266:5266:5266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2547:2547:2547))
        (PORT d[0] (5410:5410:5410) (5266:5266:5266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (4370:4370:4370))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (6253:6253:6253) (6040:6040:6040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3847:3847:3847) (4047:4047:4047))
        (PORT d[1] (4340:4340:4340) (4339:4339:4339))
        (PORT d[2] (5036:5036:5036) (4985:4985:4985))
        (PORT d[3] (3527:3527:3527) (3727:3727:3727))
        (PORT d[4] (4821:4821:4821) (4833:4833:4833))
        (PORT d[5] (5167:5167:5167) (5333:5333:5333))
        (PORT d[6] (6580:6580:6580) (6578:6578:6578))
        (PORT d[7] (4619:4619:4619) (4605:4605:4605))
        (PORT d[8] (4557:4557:4557) (4676:4676:4676))
        (PORT d[9] (4364:4364:4364) (4548:4548:4548))
        (PORT d[10] (6080:6080:6080) (6186:6186:6186))
        (PORT d[11] (3441:3441:3441) (3590:3590:3590))
        (PORT d[12] (5195:5195:5195) (5271:5271:5271))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT ena (6249:6249:6249) (6036:6036:6036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4497:4497:4497))
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (PORT ena (6249:6249:6249) (6036:6036:6036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4710:4710:4710) (4857:4857:4857))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (6253:6253:6253) (6040:6040:6040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT d[0] (6253:6253:6253) (6040:6040:6040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1552:1552:1552))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3175:3175:3175) (3232:3232:3232))
        (PORT datab (3714:3714:3714) (3934:3934:3934))
        (PORT datac (2337:2337:2337) (2213:2213:2213))
        (PORT datad (2287:2287:2287) (2236:2236:2236))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5075:5075:5075) (5108:5108:5108))
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT ena (5857:5857:5857) (5683:5683:5683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (3143:3143:3143))
        (PORT d[1] (4682:4682:4682) (4655:4655:4655))
        (PORT d[2] (5765:5765:5765) (5653:5653:5653))
        (PORT d[3] (4611:4611:4611) (4551:4551:4551))
        (PORT d[4] (4582:4582:4582) (4573:4573:4573))
        (PORT d[5] (5067:5067:5067) (5152:5152:5152))
        (PORT d[6] (6181:6181:6181) (6182:6182:6182))
        (PORT d[7] (4677:4677:4677) (4675:4675:4675))
        (PORT d[8] (3969:3969:3969) (4110:4110:4110))
        (PORT d[9] (3332:3332:3332) (3489:3489:3489))
        (PORT d[10] (5858:5858:5858) (5977:5977:5977))
        (PORT d[11] (3476:3476:3476) (3585:3585:3585))
        (PORT d[12] (5946:5946:5946) (6058:6058:6058))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (PORT ena (5853:5853:5853) (5679:5679:5679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2916:2916:2916) (2942:2942:2942))
        (PORT clk (2482:2482:2482) (2502:2502:2502))
        (PORT ena (5853:5853:5853) (5679:5679:5679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4740:4740:4740) (4883:4883:4883))
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT ena (5857:5857:5857) (5683:5683:5683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2506:2506:2506))
        (PORT d[0] (5857:5857:5857) (5683:5683:5683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1504:1504:1504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4796:4796:4796) (4838:4838:4838))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT ena (6594:6594:6594) (6381:6381:6381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4252:4252:4252) (4447:4447:4447))
        (PORT d[1] (7511:7511:7511) (7318:7318:7318))
        (PORT d[2] (4293:4293:4293) (4218:4218:4218))
        (PORT d[3] (2335:2335:2335) (2471:2471:2471))
        (PORT d[4] (6627:6627:6627) (6502:6502:6502))
        (PORT d[5] (5682:5682:5682) (5886:5886:5886))
        (PORT d[6] (6798:6798:6798) (6769:6769:6769))
        (PORT d[7] (5964:5964:5964) (5966:5966:5966))
        (PORT d[8] (3556:3556:3556) (3655:3655:3655))
        (PORT d[9] (4525:4525:4525) (4655:4655:4655))
        (PORT d[10] (5929:5929:5929) (5970:5970:5970))
        (PORT d[11] (3850:3850:3850) (3993:3993:3993))
        (PORT d[12] (4838:4838:4838) (4871:4871:4871))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (6590:6590:6590) (6377:6377:6377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3526:3526:3526))
        (PORT clk (2533:2533:2533) (2554:2554:2554))
        (PORT ena (6590:6590:6590) (6377:6377:6377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5132:5132:5132) (5277:5277:5277))
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT ena (6594:6594:6594) (6381:6381:6381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2558:2558:2558))
        (PORT d[0] (6594:6594:6594) (6381:6381:6381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3166:3166:3166) (3221:3221:3221))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (2062:2062:2062) (2068:2068:2068))
        (PORT datad (2024:2024:2024) (1996:1996:1996))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (2464:2464:2464))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[31\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1022:1022:1022))
        (PORT datab (1598:1598:1598) (1569:1569:1569))
        (PORT datac (1176:1176:1176) (1178:1178:1178))
        (PORT datad (2597:2597:2597) (2552:2552:2552))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (1737:1737:1737) (1682:1682:1682))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src1\[1\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (906:906:906))
        (PORT datab (409:409:409) (544:544:544))
        (PORT datac (759:759:759) (759:759:759))
        (PORT datad (2082:2082:2082) (2184:2184:2184))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1172:1172:1172) (1211:1211:1211))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sload (2064:2064:2064) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (940:940:940))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (214:214:214) (240:240:240))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1212:1212:1212) (1258:1258:1258))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sload (2064:2064:2064) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_shift_logical\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (2085:2085:2085))
        (PORT datac (706:706:706) (706:706:706))
        (PORT datad (1728:1728:1728) (1770:1770:1770))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_shift_logical\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_fill_bit\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (530:530:530))
        (PORT datab (318:318:318) (405:405:405))
        (PORT datac (254:254:254) (334:334:334))
        (PORT datad (273:273:273) (355:355:355))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[31\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (939:939:939))
        (PORT datab (784:784:784) (824:824:824))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (680:680:680) (766:766:766))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sload (2064:2064:2064) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[30\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (940:940:940))
        (PORT datab (306:306:306) (398:398:398))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1385:1385:1385) (1407:1407:1407))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sload (2064:2064:2064) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[29\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (939:939:939))
        (PORT datab (863:863:863) (906:906:906))
        (PORT datad (736:736:736) (779:779:779))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (707:707:707) (781:781:781))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT sload (2064:2064:2064) (2154:2154:2154))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[28\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (885:885:885))
        (PORT datab (1767:1767:1767) (1778:1778:1778))
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1733:1733:1733) (1744:1744:1744))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1755:1755:1755) (1834:1834:1834))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[27\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (546:546:546))
        (PORT datab (1769:1769:1769) (1781:1781:1781))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1774:1774:1774) (1774:1774:1774))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1755:1755:1755) (1834:1834:1834))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[26\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1093:1093:1093))
        (PORT datab (1769:1769:1769) (1781:1781:1781))
        (PORT datad (270:270:270) (349:349:349))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2087:2087:2087) (2071:2071:2071))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1755:1755:1755) (1834:1834:1834))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[25\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1982:1982:1982))
        (PORT datab (1059:1059:1059) (1088:1088:1088))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1824:1824:1824) (1832:1832:1832))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT sload (1741:1741:1741) (1836:1836:1836))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[24\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1980:1980:1980))
        (PORT datab (310:310:310) (395:395:395))
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1807:1807:1807) (1829:1829:1829))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT sload (1741:1741:1741) (1836:1836:1836))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[23\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (402:402:402))
        (PORT datab (1141:1141:1141) (1179:1179:1179))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1520:1520:1520) (1552:1552:1552))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT sload (1741:1741:1741) (1836:1836:1836))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[22\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1981:1981:1981))
        (PORT datab (304:304:304) (393:393:393))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1551:1551:1551) (1591:1591:1591))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT sload (1741:1741:1741) (1836:1836:1836))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[21\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1954:1954:1954) (1979:1979:1979))
        (PORT datab (304:304:304) (392:392:392))
        (PORT datad (271:271:271) (351:351:351))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1841:1841:1841) (1865:1865:1865))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT sload (1741:1741:1741) (1836:1836:1836))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[20\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1983:1983:1983))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1490:1490:1490) (1530:1530:1530))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT sload (1741:1741:1741) (1836:1836:1836))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[19\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1980:1980:1980))
        (PORT datab (1075:1075:1075) (1119:1119:1119))
        (PORT datad (271:271:271) (350:350:350))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1241:1241:1241) (1296:1296:1296))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT sload (1741:1741:1741) (1836:1836:1836))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[18\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1316:1316:1316))
        (PORT datab (318:318:318) (407:407:407))
        (PORT datad (1474:1474:1474) (1518:1518:1518))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1619:1619:1619) (1630:1630:1630))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[17\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (419:419:419))
        (PORT datab (1527:1527:1527) (1571:1571:1571))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1992:1992:1992) (1986:1986:1986))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[16\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1718:1718:1718))
        (PORT datab (322:322:322) (411:411:411))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2189:2189:2189) (2154:2154:2154))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[15\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (414:414:414))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datad (1465:1465:1465) (1508:1508:1508))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1414:1414:1414) (1433:1433:1433))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[14\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (321:321:321) (409:409:409))
        (PORT datad (1478:1478:1478) (1523:1523:1523))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1404:1404:1404) (1422:1422:1422))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[13\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (414:414:414))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datad (1473:1473:1473) (1517:1517:1517))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1686:1686:1686) (1671:1671:1671))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[12\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (1526:1526:1526) (1570:1570:1570))
        (PORT datad (301:301:301) (372:372:372))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1441:1441:1441) (1442:1442:1442))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[11\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (407:407:407))
        (PORT datab (1529:1529:1529) (1574:1574:1574))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2428:2428:2428) (2461:2461:2461))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1263:1263:1263))
        (PORT datab (319:319:319) (408:408:408))
        (PORT datad (1464:1464:1464) (1506:1506:1506))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1397:1397:1397) (1418:1418:1418))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[9\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (416:416:416))
        (PORT datab (489:489:489) (552:552:552))
        (PORT datad (1467:1467:1467) (1510:1510:1510))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1716:1716:1716) (1712:1712:1712))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[8\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (757:757:757))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datad (1466:1466:1466) (1509:1509:1509))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1659:1659:1659) (1663:1663:1663))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[7\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (417:417:417))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datad (1469:1469:1469) (1512:1512:1512))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1962:1962:1962) (1933:1933:1933))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (554:554:554))
        (PORT datab (1519:1519:1519) (1561:1561:1561))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1390:1390:1390) (1406:1406:1406))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (563:563:563))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datad (1475:1475:1475) (1519:1519:1519))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1425:1425:1425) (1430:1430:1430))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result_nxt\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (555:555:555))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datad (1463:1463:1463) (1505:1505:1505))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1722:1722:1722) (1725:1725:1725))
        (PORT clrn (2169:2169:2169) (2142:2142:2142))
        (PORT sload (1724:1724:1724) (1797:1797:1797))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1393:1393:1393) (1409:1409:1409))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (1236:1236:1236) (1277:1277:1277))
        (PORT sload (2629:2629:2629) (2665:2665:2665))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|data_out\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2137:2137:2137) (2108:2108:2108))
        (PORT ena (1687:1687:1687) (1638:1638:1638))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1440:1440:1440))
        (PORT datac (781:781:781) (858:858:858))
        (PORT datad (1476:1476:1476) (1532:1532:1532))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (1026:1026:1026))
        (PORT datab (884:884:884) (910:910:910))
        (PORT datac (745:745:745) (740:740:740))
        (PORT datad (1139:1139:1139) (1189:1189:1189))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT asdata (1432:1432:1432) (1456:1456:1456))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_h_register\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1113:1113:1113) (1141:1141:1141))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1401:1401:1401) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT asdata (1782:1782:1782) (1806:1806:1806))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1430:1430:1430) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[4\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1061:1061:1061))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datad (757:757:757) (779:779:779))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT asdata (1665:1665:1665) (1725:1725:1725))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (PORT ena (1494:1494:1494) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT asdata (1451:1451:1451) (1526:1526:1526))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (PORT ena (1494:1494:1494) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1483:1483:1483))
        (PORT datab (1204:1204:1204) (1268:1268:1268))
        (PORT datad (2615:2615:2615) (2649:2649:2649))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[4\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (729:729:729))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (782:782:782) (792:792:792))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2143:2143:2143) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT asdata (1462:1462:1462) (1511:1511:1511))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1628:1628:1628) (1569:1569:1569))
        (PORT datad (1760:1760:1760) (1779:1779:1779))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (929:929:929))
        (PORT datab (552:552:552) (603:603:603))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[4\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (1914:1914:1914))
        (PORT datab (336:336:336) (430:430:430))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1790:1790:1790) (1810:1810:1810))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2534:2534:2534))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT ena (5067:5067:5067) (5058:5058:5058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3701:3701:3701))
        (PORT d[1] (3916:3916:3916) (4017:4017:4017))
        (PORT d[2] (8671:8671:8671) (8546:8546:8546))
        (PORT d[3] (5166:5166:5166) (5066:5066:5066))
        (PORT d[4] (3803:3803:3803) (3870:3870:3870))
        (PORT d[5] (5568:5568:5568) (5762:5762:5762))
        (PORT d[6] (6000:6000:6000) (6140:6140:6140))
        (PORT d[7] (4832:4832:4832) (4751:4751:4751))
        (PORT d[8] (4661:4661:4661) (4647:4647:4647))
        (PORT d[9] (2508:2508:2508) (2577:2577:2577))
        (PORT d[10] (6164:6164:6164) (6274:6274:6274))
        (PORT d[11] (4627:4627:4627) (4787:4787:4787))
        (PORT d[12] (6774:6774:6774) (6969:6969:6969))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
        (PORT ena (5063:5063:5063) (5054:5054:5054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6238:6238:6238) (6418:6418:6418))
        (PORT clk (2508:2508:2508) (2537:2537:2537))
        (PORT ena (5063:5063:5063) (5054:5054:5054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3556:3556:3556))
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT ena (5067:5067:5067) (5058:5058:5058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2541:2541:2541))
        (PORT d[0] (5067:5067:5067) (5058:5058:5058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2579:2579:2579))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT ena (7592:7592:7592) (7527:7527:7527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4168:4168:4168) (4282:4282:4282))
        (PORT d[1] (7245:7245:7245) (7159:7159:7159))
        (PORT d[2] (8322:8322:8322) (8169:8169:8169))
        (PORT d[3] (7382:7382:7382) (7278:7278:7278))
        (PORT d[4] (3249:3249:3249) (3366:3366:3366))
        (PORT d[5] (4750:4750:4750) (4905:4905:4905))
        (PORT d[6] (5535:5535:5535) (5635:5635:5635))
        (PORT d[7] (6244:6244:6244) (6148:6148:6148))
        (PORT d[8] (7643:7643:7643) (7547:7547:7547))
        (PORT d[9] (2831:2831:2831) (2924:2924:2924))
        (PORT d[10] (6165:6165:6165) (6194:6194:6194))
        (PORT d[11] (5703:5703:5703) (5858:5858:5858))
        (PORT d[12] (7090:7090:7090) (7245:7245:7245))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (7588:7588:7588) (7523:7523:7523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3322:3322:3322))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (7588:7588:7588) (7523:7523:7523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4280:4280:4280) (4140:4140:4140))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT ena (7592:7592:7592) (7527:7527:7527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT d[0] (7592:7592:7592) (7527:7527:7527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1575:1575:1575) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4318:4318:4318) (4155:4155:4155))
        (PORT datab (2796:2796:2796) (2813:2813:2813))
        (PORT datac (2448:2448:2448) (2467:2467:2467))
        (PORT datad (3527:3527:3527) (3319:3319:3319))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1824:1824:1824))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT ena (3944:3944:3944) (3902:3902:3902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4337:4337:4337) (4503:4503:4503))
        (PORT d[1] (4308:4308:4308) (4412:4412:4412))
        (PORT d[2] (7288:7288:7288) (7092:7092:7092))
        (PORT d[3] (3130:3130:3130) (3300:3300:3300))
        (PORT d[4] (4497:4497:4497) (4571:4571:4571))
        (PORT d[5] (2668:2668:2668) (2595:2595:2595))
        (PORT d[6] (7314:7314:7314) (7418:7418:7418))
        (PORT d[7] (4302:4302:4302) (4348:4348:4348))
        (PORT d[8] (4692:4692:4692) (4737:4737:4737))
        (PORT d[9] (4600:4600:4600) (4741:4741:4741))
        (PORT d[10] (6880:6880:6880) (6972:6972:6972))
        (PORT d[11] (3912:3912:3912) (3980:3980:3980))
        (PORT d[12] (8236:8236:8236) (8493:8493:8493))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT ena (3940:3940:3940) (3898:3898:3898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5304:5304:5304) (5512:5512:5512))
        (PORT clk (2500:2500:2500) (2521:2521:2521))
        (PORT ena (3940:3940:3940) (3898:3898:3898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3431:3431:3431))
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT ena (3944:3944:3944) (3902:3902:3902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2525:2525:2525))
        (PORT d[0] (3944:3944:3944) (3902:3902:3902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1479:1479:1479))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (3589:3589:3589) (3541:3541:3541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4706:4706:4706) (4871:4871:4871))
        (PORT d[1] (4304:4304:4304) (4410:4410:4410))
        (PORT d[2] (7638:7638:7638) (7456:7456:7456))
        (PORT d[3] (3394:3394:3394) (3543:3543:3543))
        (PORT d[4] (4901:4901:4901) (4973:4973:4973))
        (PORT d[5] (7520:7520:7520) (7306:7306:7306))
        (PORT d[6] (6733:6733:6733) (6950:6950:6950))
        (PORT d[7] (4684:4684:4684) (4732:4732:4732))
        (PORT d[8] (3024:3024:3024) (3072:3072:3072))
        (PORT d[9] (4969:4969:4969) (5113:5113:5113))
        (PORT d[10] (7126:7126:7126) (7210:7210:7210))
        (PORT d[11] (4232:4232:4232) (4296:4296:4296))
        (PORT d[12] (8577:8577:8577) (8833:8833:8833))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (3585:3585:3585) (3537:3537:3537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4845:4845:4845) (4669:4669:4669))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (3585:3585:3585) (3537:3537:3537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3610:3610:3610) (3704:3704:3704))
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT ena (3589:3589:3589) (3541:3541:3541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2521:2521:2521))
        (PORT d[0] (3589:3589:3589) (3541:3541:3541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2119:2119:2119) (2137:2137:2137))
        (PORT datab (1000:1000:1000) (989:989:989))
        (PORT datac (1931:1931:1931) (1887:1887:1887))
        (PORT datad (1523:1523:1523) (1492:1492:1492))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1297:1297:1297))
        (PORT datab (244:244:244) (282:282:282))
        (PORT datac (1598:1598:1598) (1574:1574:1574))
        (PORT datad (2038:2038:2038) (2160:2160:2160))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (830:830:830))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (1675:1675:1675) (1688:1688:1688))
        (PORT datad (607:607:607) (584:584:584))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[4\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (806:806:806))
        (PORT datab (1015:1015:1015) (987:987:987))
        (PORT datac (1031:1031:1031) (1092:1092:1092))
        (PORT datad (261:261:261) (336:336:336))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1330:1330:1330))
        (PORT datab (912:912:912) (987:987:987))
        (PORT datac (964:964:964) (1001:1001:1001))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[30\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (343:343:343))
        (PORT datac (1015:1015:1015) (996:996:996))
        (PORT datad (1083:1083:1083) (1072:1072:1072))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[30\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (679:679:679) (678:678:678))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1360:1360:1360) (1329:1329:1329))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (PORT sload (1410:1410:1410) (1508:1508:1508))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (787:787:787) (840:840:840))
        (PORT datad (260:260:260) (335:335:335))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4427:4427:4427))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (PORT ena (8079:8079:8079) (7869:7869:7869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3358:3358:3358))
        (PORT d[1] (8661:8661:8661) (8492:8492:8492))
        (PORT d[2] (2934:2934:2934) (2872:2872:2872))
        (PORT d[3] (1914:1914:1914) (2005:2005:2005))
        (PORT d[4] (8056:8056:8056) (7928:7928:7928))
        (PORT d[5] (6443:6443:6443) (6658:6658:6658))
        (PORT d[6] (4047:4047:4047) (3995:3995:3995))
        (PORT d[7] (4503:4503:4503) (4386:4386:4386))
        (PORT d[8] (3134:3134:3134) (3191:3191:3191))
        (PORT d[9] (5944:5944:5944) (6074:6074:6074))
        (PORT d[10] (4800:4800:4800) (4663:4663:4663))
        (PORT d[11] (3772:3772:3772) (3732:3732:3732))
        (PORT d[12] (6095:6095:6095) (6109:6109:6109))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (8075:8075:8075) (7865:7865:7865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4298:4298:4298) (4149:4149:4149))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (8075:8075:8075) (7865:7865:7865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5397:5397:5397) (5463:5463:5463))
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (PORT ena (8079:8079:8079) (7869:7869:7869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2577:2577:2577))
        (PORT d[0] (8079:8079:8079) (7869:7869:7869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3650:3650:3650) (3632:3632:3632))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT ena (5094:5094:5094) (4865:4865:4865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5443:5443:5443) (5300:5300:5300))
        (PORT d[1] (6037:6037:6037) (5893:5893:5893))
        (PORT d[2] (4363:4363:4363) (4356:4356:4356))
        (PORT d[3] (5315:5315:5315) (5167:5167:5167))
        (PORT d[4] (4881:4881:4881) (4779:4779:4779))
        (PORT d[5] (6530:6530:6530) (6331:6331:6331))
        (PORT d[6] (7199:7199:7199) (7133:7133:7133))
        (PORT d[7] (6218:6218:6218) (6362:6362:6362))
        (PORT d[8] (4361:4361:4361) (4392:4392:4392))
        (PORT d[9] (4686:4686:4686) (4754:4754:4754))
        (PORT d[10] (5056:5056:5056) (5094:5094:5094))
        (PORT d[11] (5908:5908:5908) (5813:5813:5813))
        (PORT d[12] (5535:5535:5535) (5605:5605:5605))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
        (PORT ena (5090:5090:5090) (4861:4861:4861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (5130:5130:5130))
        (PORT clk (2475:2475:2475) (2496:2496:2496))
        (PORT ena (5090:5090:5090) (4861:4861:4861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5916:5916:5916) (6124:6124:6124))
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT ena (5094:5094:5094) (4865:4865:4865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2500:2500:2500))
        (PORT d[0] (5094:5094:5094) (4865:4865:4865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1498:1498:1498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2804:2804:2804) (2839:2839:2839))
        (PORT datab (1239:1239:1239) (1215:1215:1215))
        (PORT datac (3825:3825:3825) (4029:4029:4029))
        (PORT datad (3015:3015:3015) (2921:2921:2921))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3740:3740:3740))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (7304:7304:7304) (7092:7092:7092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3678:3678:3678))
        (PORT d[1] (7936:7936:7936) (7762:7762:7762))
        (PORT d[2] (6288:6288:6288) (6167:6167:6167))
        (PORT d[3] (2325:2325:2325) (2459:2459:2459))
        (PORT d[4] (7731:7731:7731) (7602:7602:7602))
        (PORT d[5] (5716:5716:5716) (5936:5936:5936))
        (PORT d[6] (4004:4004:4004) (3948:3948:3948))
        (PORT d[7] (5393:5393:5393) (5455:5455:5455))
        (PORT d[8] (3962:3962:3962) (4068:4068:4068))
        (PORT d[9] (4915:4915:4915) (5051:5051:5051))
        (PORT d[10] (6690:6690:6690) (6734:6734:6734))
        (PORT d[11] (3654:3654:3654) (3594:3594:3594))
        (PORT d[12] (5724:5724:5724) (5733:5733:5733))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (7300:7300:7300) (7088:7088:7088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5871:5871:5871) (5686:5686:5686))
        (PORT clk (2514:2514:2514) (2537:2537:2537))
        (PORT ena (7300:7300:7300) (7088:7088:7088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4401:4401:4401) (4490:4490:4490))
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT ena (7304:7304:7304) (7092:7092:7092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2541:2541:2541))
        (PORT d[0] (7304:7304:7304) (7092:7092:7092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (4065:4065:4065))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (7314:7314:7314) (7101:7101:7101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5318:5318:5318) (5507:5507:5507))
        (PORT d[1] (8309:8309:8309) (8124:8124:8124))
        (PORT d[2] (3607:3607:3607) (3521:3521:3521))
        (PORT d[3] (2629:2629:2629) (2745:2745:2745))
        (PORT d[4] (7764:7764:7764) (7638:7638:7638))
        (PORT d[5] (6099:6099:6099) (6316:6316:6316))
        (PORT d[6] (3984:3984:3984) (3926:3926:3926))
        (PORT d[7] (6181:6181:6181) (6232:6232:6232))
        (PORT d[8] (4230:4230:4230) (4325:4325:4325))
        (PORT d[9] (5225:5225:5225) (5355:5355:5355))
        (PORT d[10] (7068:7068:7068) (7110:7110:7110))
        (PORT d[11] (3660:3660:3660) (3600:3600:3600))
        (PORT d[12] (5744:5744:5744) (5750:5750:5750))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (7310:7310:7310) (7097:7097:7097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6719:6719:6719) (6793:6793:6793))
        (PORT clk (2527:2527:2527) (2549:2549:2549))
        (PORT ena (7310:7310:7310) (7097:7097:7097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4372:4372:4372) (4461:4461:4461))
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT ena (7314:7314:7314) (7101:7101:7101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2553:2553:2553))
        (PORT d[0] (7314:7314:7314) (7101:7101:7101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (1592:1592:1592) (1584:1584:1584))
        (PORT datac (3820:3820:3820) (4022:4022:4022))
        (PORT datad (1719:1719:1719) (1749:1749:1749))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[30\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1552:1552:1552))
        (PORT datab (768:768:768) (783:783:783))
        (PORT datac (1872:1872:1872) (1982:1982:1982))
        (PORT datad (1977:1977:1977) (1992:1992:1992))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[30\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1077:1077:1077) (1091:1091:1091))
        (PORT datac (741:741:741) (757:757:757))
        (PORT datad (748:748:748) (798:798:798))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (PORT ena (2251:2251:2251) (2164:2164:2164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (806:806:806))
        (PORT datab (1457:1457:1457) (1478:1478:1478))
        (PORT datad (1567:1567:1567) (1588:1588:1588))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1663:1663:1663))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1422:1422:1422) (1389:1389:1389))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (2049:2049:2049) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1381:1381:1381))
        (PORT datab (708:708:708) (683:683:683))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1088:1088:1088) (1064:1064:1064))
        (PORT clrn (2164:2164:2164) (2136:2136:2136))
        (PORT sclr (1575:1575:1575) (1643:1643:1643))
        (PORT sload (1701:1701:1701) (1759:1759:1759))
        (PORT ena (2079:2079:2079) (2089:2089:2089))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (893:893:893))
        (PORT datab (863:863:863) (914:914:914))
        (PORT datac (1604:1604:1604) (1635:1635:1635))
        (PORT datad (1433:1433:1433) (1463:1463:1463))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1471:1471:1471))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (3690:3690:3690) (3720:3720:3720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2974:2974:2974))
        (PORT d[1] (1434:1434:1434) (1425:1425:1425))
        (PORT d[2] (5770:5770:5770) (5698:5698:5698))
        (PORT d[3] (1799:1799:1799) (1798:1798:1798))
        (PORT d[4] (1458:1458:1458) (1462:1462:1462))
        (PORT d[5] (1168:1168:1168) (1174:1174:1174))
        (PORT d[6] (1177:1177:1177) (1188:1188:1188))
        (PORT d[7] (1212:1212:1212) (1226:1226:1226))
        (PORT d[8] (1171:1171:1171) (1175:1175:1175))
        (PORT d[9] (5440:5440:5440) (5591:5591:5591))
        (PORT d[10] (1118:1118:1118) (1110:1110:1110))
        (PORT d[11] (1781:1781:1781) (1782:1782:1782))
        (PORT d[12] (1435:1435:1435) (1435:1435:1435))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (3686:3686:3686) (3716:3716:3716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1665:1665:1665))
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (PORT ena (3686:3686:3686) (3716:3716:3716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (2989:2989:2989))
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT ena (3690:3690:3690) (3720:3720:3720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2570:2570:2570))
        (PORT d[0] (3690:3690:3690) (3720:3720:3720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a195\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (772:772:772) (782:782:782))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT ena (3024:3024:3024) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (784:784:784) (792:792:792))
        (PORT d[1] (1094:1094:1094) (1101:1101:1101))
        (PORT d[2] (2047:2047:2047) (2020:2020:2020))
        (PORT d[3] (1399:1399:1399) (1380:1380:1380))
        (PORT d[4] (1507:1507:1507) (1497:1497:1497))
        (PORT d[5] (1115:1115:1115) (1123:1123:1123))
        (PORT d[6] (823:823:823) (835:835:835))
        (PORT d[7] (473:473:473) (491:491:491))
        (PORT d[8] (1464:1464:1464) (1439:1439:1439))
        (PORT d[9] (1436:1436:1436) (1433:1433:1433))
        (PORT d[10] (1157:1157:1157) (1150:1150:1150))
        (PORT d[11] (1725:1725:1725) (1703:1703:1703))
        (PORT d[12] (1446:1446:1446) (1441:1441:1441))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT ena (3020:3020:3020) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1028:1028:1028))
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (PORT ena (3020:3020:3020) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1371:1371:1371))
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT ena (3024:3024:3024) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2573:2573:2573))
        (PORT d[0] (3024:3024:3024) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1486:1486:1486))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (PORT ena (3323:3323:3323) (3343:3343:3343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1142:1142:1142))
        (PORT d[1] (1431:1431:1431) (1436:1436:1436))
        (PORT d[2] (783:783:783) (788:788:788))
        (PORT d[3] (800:800:800) (810:810:810))
        (PORT d[4] (800:800:800) (810:810:810))
        (PORT d[5] (491:491:491) (505:505:505))
        (PORT d[6] (473:473:473) (491:491:491))
        (PORT d[7] (840:840:840) (856:856:856))
        (PORT d[8] (503:503:503) (519:519:519))
        (PORT d[9] (1501:1501:1501) (1505:1505:1505))
        (PORT d[10] (1176:1176:1176) (1170:1170:1170))
        (PORT d[11] (1763:1763:1763) (1746:1746:1746))
        (PORT d[12] (1431:1431:1431) (1424:1424:1424))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (PORT ena (3319:3319:3319) (3339:3339:3339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1045:1045:1045))
        (PORT clk (2542:2542:2542) (2571:2571:2571))
        (PORT ena (3319:3319:3319) (3339:3339:3339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1413:1413:1413))
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (PORT ena (3323:3323:3323) (3343:3343:3343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (PORT d[0] (3323:3323:3323) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1503:1503:1503))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT ena (2981:2981:2981) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1098:1098:1098))
        (PORT d[1] (1101:1101:1101) (1113:1113:1113))
        (PORT d[2] (1441:1441:1441) (1432:1432:1432))
        (PORT d[3] (1424:1424:1424) (1418:1418:1418))
        (PORT d[4] (1514:1514:1514) (1503:1503:1503))
        (PORT d[5] (838:838:838) (849:849:849))
        (PORT d[6] (836:836:836) (848:848:848))
        (PORT d[7] (800:800:800) (811:811:811))
        (PORT d[8] (1154:1154:1154) (1139:1139:1139))
        (PORT d[9] (1453:1453:1453) (1452:1452:1452))
        (PORT d[10] (1412:1412:1412) (1380:1380:1380))
        (PORT d[11] (1742:1742:1742) (1722:1722:1722))
        (PORT d[12] (1479:1479:1479) (1476:1476:1476))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT ena (2977:2977:2977) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1082:1082:1082))
        (PORT clk (2534:2534:2534) (2565:2565:2565))
        (PORT ena (2977:2977:2977) (3002:3002:3002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1384:1384:1384))
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT ena (2981:2981:2981) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2569:2569:2569))
        (PORT d[0] (2981:2981:2981) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1567:1567:1567))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (795:795:795))
        (PORT datab (3364:3364:3364) (3392:3392:3392))
        (PORT datac (908:908:908) (1004:1004:1004))
        (PORT datad (937:937:937) (911:911:911))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1134:1134:1134))
        (PORT datab (3366:3366:3366) (3395:3395:3395))
        (PORT datac (762:762:762) (762:762:762))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1505:1505:1505))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (3539:3539:3539) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (2955:2955:2955))
        (PORT d[1] (4996:4996:4996) (5099:5099:5099))
        (PORT d[2] (2590:2590:2590) (2506:2506:2506))
        (PORT d[3] (2707:2707:2707) (2832:2832:2832))
        (PORT d[4] (1986:1986:1986) (1921:1921:1921))
        (PORT d[5] (2335:2335:2335) (2253:2253:2253))
        (PORT d[6] (5607:5607:5607) (5697:5697:5697))
        (PORT d[7] (3532:3532:3532) (3431:3431:3431))
        (PORT d[8] (3739:3739:3739) (3783:3783:3783))
        (PORT d[9] (1915:1915:1915) (1835:1835:1835))
        (PORT d[10] (7876:7876:7876) (7956:7956:7956))
        (PORT d[11] (2578:2578:2578) (2648:2648:2648))
        (PORT d[12] (2252:2252:2252) (2180:2180:2180))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT ena (3535:3535:3535) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5040:5040:5040) (5106:5106:5106))
        (PORT clk (2533:2533:2533) (2555:2555:2555))
        (PORT ena (3535:3535:3535) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2142:2142:2142))
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT ena (3539:3539:3539) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2559:2559:2559))
        (PORT d[0] (3539:3539:3539) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2560:2560:2560))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1557:1557:1557))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2066:2066:2066))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT ena (3554:3554:3554) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (2891:2891:2891))
        (PORT d[1] (5002:5002:5002) (5103:5103:5103))
        (PORT d[2] (2583:2583:2583) (2498:2498:2498))
        (PORT d[3] (1458:1458:1458) (1502:1502:1502))
        (PORT d[4] (1648:1648:1648) (1593:1593:1593))
        (PORT d[5] (1892:1892:1892) (1809:1809:1809))
        (PORT d[6] (5578:5578:5578) (5666:5666:5666))
        (PORT d[7] (3189:3189:3189) (3099:3099:3099))
        (PORT d[8] (2350:2350:2350) (2280:2280:2280))
        (PORT d[9] (1876:1876:1876) (1794:1794:1794))
        (PORT d[10] (7916:7916:7916) (7998:7998:7998))
        (PORT d[11] (2877:2877:2877) (2936:2936:2936))
        (PORT d[12] (2220:2220:2220) (2144:2144:2144))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (3550:3550:3550) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3089:3089:3089))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (3550:3550:3550) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2184:2184:2184))
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT ena (3554:3554:3554) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2565:2565:2565))
        (PORT d[0] (3554:3554:3554) (3511:3511:3511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1563:1563:1563))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2503:2503:2503) (2518:2518:2518))
        (PORT datab (2799:2799:2799) (2818:2818:2818))
        (PORT datac (998:998:998) (976:976:976))
        (PORT datad (965:965:965) (946:946:946))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1434:1434:1434))
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (PORT ena (3689:3689:3689) (3719:3719:3719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3277:3277:3277))
        (PORT d[1] (1806:1806:1806) (1806:1806:1806))
        (PORT d[2] (5769:5769:5769) (5697:5697:5697))
        (PORT d[3] (1147:1147:1147) (1151:1151:1151))
        (PORT d[4] (1445:1445:1445) (1444:1444:1444))
        (PORT d[5] (829:829:829) (839:839:839))
        (PORT d[6] (843:843:843) (859:859:859))
        (PORT d[7] (1198:1198:1198) (1210:1210:1210))
        (PORT d[8] (888:888:888) (906:906:906))
        (PORT d[9] (1116:1116:1116) (1120:1120:1120))
        (PORT d[10] (1146:1146:1146) (1138:1138:1138))
        (PORT d[11] (2060:2060:2060) (2032:2032:2032))
        (PORT d[12] (1757:1757:1757) (1745:1745:1745))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (3685:3685:3685) (3715:3715:3715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2446:2446:2446))
        (PORT clk (2550:2550:2550) (2582:2582:2582))
        (PORT ena (3685:3685:3685) (3715:3715:3715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2713:2713:2713))
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (PORT ena (3689:3689:3689) (3719:3719:3719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2586:2586:2586))
        (PORT d[0] (3689:3689:3689) (3719:3719:3719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1170:1170:1170))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT ena (3365:3365:3365) (3384:3384:3384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1152:1152:1152))
        (PORT d[1] (780:780:780) (787:787:787))
        (PORT d[2] (1376:1376:1376) (1349:1349:1349))
        (PORT d[3] (1143:1143:1143) (1143:1143:1143))
        (PORT d[4] (1105:1105:1105) (1110:1110:1110))
        (PORT d[5] (809:809:809) (818:818:818))
        (PORT d[6] (824:824:824) (837:837:837))
        (PORT d[7] (854:854:854) (873:873:873))
        (PORT d[8] (866:866:866) (880:880:880))
        (PORT d[9] (1471:1471:1471) (1470:1470:1470))
        (PORT d[10] (823:823:823) (826:826:826))
        (PORT d[11] (1733:1733:1733) (1712:1712:1712))
        (PORT d[12] (1113:1113:1113) (1119:1119:1119))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT ena (3361:3361:3361) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (988:988:988))
        (PORT clk (2544:2544:2544) (2573:2573:2573))
        (PORT ena (3361:3361:3361) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1379:1379:1379))
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT ena (3365:3365:3365) (3384:3384:3384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2577:2577:2577))
        (PORT d[0] (3365:3365:3365) (3384:3384:3384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2500:2500:2500) (2515:2515:2515))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (1568:1568:1568) (1511:1511:1511))
        (PORT datad (1055:1055:1055) (1018:1018:1018))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[3\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2281:2281:2281))
        (PORT datab (1562:1562:1562) (1505:1505:1505))
        (PORT datac (1361:1361:1361) (1345:1345:1345))
        (PORT datad (661:661:661) (657:657:657))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1158:1158:1158) (1205:1205:1205))
        (PORT datad (936:936:936) (907:907:907))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2110:2110:2110) (2082:2082:2082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[3\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1221:1221:1221))
        (PORT datab (1211:1211:1211) (1292:1292:1292))
        (PORT datac (1603:1603:1603) (1596:1596:1596))
        (PORT datad (339:339:339) (444:444:444))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[3\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1042:1042:1042))
        (PORT datab (402:402:402) (420:420:420))
        (PORT datad (715:715:715) (716:716:716))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|control_register\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1642:1642:1642) (1639:1639:1639))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|control_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2126:2126:2126) (2097:2097:2097))
        (PORT ena (1458:1458:1458) (1442:1442:1442))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2236:2236:2236) (2255:2255:2255))
        (PORT datab (2088:2088:2088) (2117:2117:2117))
        (PORT datac (1498:1498:1498) (1553:1553:1553))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1033:1033:1033) (1069:1069:1069))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2126:2126:2126) (2097:2097:2097))
        (PORT ena (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2156:2156:2156))
        (PORT asdata (1209:1209:1209) (1239:1239:1239))
        (PORT clrn (2126:2126:2126) (2097:2097:2097))
        (PORT ena (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2231:2231:2231) (2250:2250:2250))
        (PORT datab (2084:2084:2084) (2113:2113:2113))
        (PORT datac (1501:1501:1501) (1556:1556:1556))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (339:339:339))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (225:225:225) (260:260:260))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT asdata (2018:2018:2018) (2013:2013:2013))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1401:1401:1401) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1610:1610:1610) (1610:1610:1610))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1430:1430:1430) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1063:1063:1063))
        (PORT datab (807:807:807) (826:826:826))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (544:544:544))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (698:698:698) (699:699:699))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2126:2126:2126) (2097:2097:2097))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (1484:1484:1484) (1525:1525:1525))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT asdata (1672:1672:1672) (1666:1666:1666))
        (PORT clrn (2162:2162:2162) (2131:2131:2131))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1440:1440:1440))
        (PORT datac (781:781:781) (857:857:857))
        (PORT datad (1350:1350:1350) (1376:1376:1376))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1562:1562:1562))
        (PORT datab (1095:1095:1095) (1165:1165:1165))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (874:874:874))
        (PORT datab (299:299:299) (385:385:385))
        (PORT datac (254:254:254) (300:300:300))
        (PORT datad (375:375:375) (382:382:382))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT ena (1488:1488:1488) (1466:1466:1466))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1402:1402:1402))
        (PORT datab (1410:1410:1410) (1404:1404:1404))
        (PORT datac (842:842:842) (921:921:921))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[29\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (755:755:755))
        (PORT datac (785:785:785) (791:791:791))
        (PORT datad (1104:1104:1104) (1094:1094:1094))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1086:1086:1086) (1061:1061:1061))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sload (1752:1752:1752) (1844:1844:1844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1664:1664:1664) (1673:1673:1673))
        (PORT datad (1090:1090:1090) (1131:1131:1131))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2564:2564:2564))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (PORT ena (5792:5792:5792) (5648:5648:5648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2350:2350:2350))
        (PORT d[1] (4929:4929:4929) (4889:4889:4889))
        (PORT d[2] (5478:5478:5478) (5374:5374:5374))
        (PORT d[3] (5046:5046:5046) (5007:5007:5007))
        (PORT d[4] (4544:4544:4544) (4531:4531:4531))
        (PORT d[5] (4059:4059:4059) (4142:4142:4142))
        (PORT d[6] (4459:4459:4459) (4450:4450:4450))
        (PORT d[7] (5707:5707:5707) (5702:5702:5702))
        (PORT d[8] (4616:4616:4616) (4602:4602:4602))
        (PORT d[9] (2745:2745:2745) (2802:2802:2802))
        (PORT d[10] (4646:4646:4646) (4648:4648:4648))
        (PORT d[11] (3039:3039:3039) (3112:3112:3112))
        (PORT d[12] (5174:5174:5174) (5244:5244:5244))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (PORT ena (5788:5788:5788) (5644:5644:5644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3513:3513:3513))
        (PORT clk (2531:2531:2531) (2554:2554:2554))
        (PORT ena (5788:5788:5788) (5644:5644:5644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4288:4288:4288) (4356:4356:4356))
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (PORT ena (5792:5792:5792) (5648:5648:5648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2558:2558:2558))
        (PORT d[0] (5792:5792:5792) (5648:5648:5648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3253:3253:3253) (3339:3339:3339))
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (PORT ena (6222:6222:6222) (6150:6150:6150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2850:2850:2850))
        (PORT d[1] (6183:6183:6183) (6100:6100:6100))
        (PORT d[2] (7562:7562:7562) (7384:7384:7384))
        (PORT d[3] (5943:5943:5943) (5849:5849:5849))
        (PORT d[4] (6697:6697:6697) (6604:6604:6604))
        (PORT d[5] (4473:4473:4473) (4599:4599:4599))
        (PORT d[6] (5109:5109:5109) (5175:5175:5175))
        (PORT d[7] (5329:5329:5329) (5314:5314:5314))
        (PORT d[8] (6293:6293:6293) (6211:6211:6211))
        (PORT d[9] (3968:3968:3968) (4108:4108:4108))
        (PORT d[10] (5086:5086:5086) (5130:5130:5130))
        (PORT d[11] (4075:4075:4075) (4159:4159:4159))
        (PORT d[12] (6030:6030:6030) (6190:6190:6190))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT ena (6218:6218:6218) (6146:6146:6146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4513:4513:4513) (4559:4559:4559))
        (PORT clk (2559:2559:2559) (2588:2588:2588))
        (PORT ena (6218:6218:6218) (6146:6146:6146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4704:4704:4704) (4793:4793:4793))
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (PORT ena (6222:6222:6222) (6150:6150:6150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2592:2592:2592))
        (PORT d[0] (6222:6222:6222) (6150:6150:6150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1586:1586:1586) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a221\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1590:1590:1590))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3072:3072:3072))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (PORT ena (5862:5862:5862) (5789:5789:5789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2815:2815:2815))
        (PORT d[1] (5517:5517:5517) (5442:5442:5442))
        (PORT d[2] (6504:6504:6504) (6326:6326:6326))
        (PORT d[3] (5572:5572:5572) (5479:5479:5479))
        (PORT d[4] (6282:6282:6282) (6186:6186:6186))
        (PORT d[5] (4465:4465:4465) (4591:4591:4591))
        (PORT d[6] (5862:5862:5862) (5917:5917:5917))
        (PORT d[7] (4952:4952:4952) (4937:4937:4937))
        (PORT d[8] (5893:5893:5893) (5812:5812:5812))
        (PORT d[9] (3621:3621:3621) (3762:3762:3762))
        (PORT d[10] (5102:5102:5102) (5144:5144:5144))
        (PORT d[11] (3745:3745:3745) (3837:3837:3837))
        (PORT d[12] (5642:5642:5642) (5805:5805:5805))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT ena (5858:5858:5858) (5785:5785:5785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5056:5056:5056) (5108:5108:5108))
        (PORT clk (2542:2542:2542) (2573:2573:2573))
        (PORT ena (5858:5858:5858) (5785:5785:5785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4643:4643:4643) (4738:4738:4738))
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (PORT ena (5862:5862:5862) (5789:5789:5789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2577:2577:2577))
        (PORT d[0] (5862:5862:5862) (5789:5789:5789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1575:1575:1575))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2900:2900:2900))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (6592:6592:6592) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (4001:4001:4001))
        (PORT d[1] (4387:4387:4387) (4389:4389:4389))
        (PORT d[2] (5136:5136:5136) (5088:5088:5088))
        (PORT d[3] (3131:3131:3131) (3334:3334:3334))
        (PORT d[4] (5111:5111:5111) (5114:5114:5114))
        (PORT d[5] (5595:5595:5595) (5743:5743:5743))
        (PORT d[6] (6584:6584:6584) (6607:6607:6607))
        (PORT d[7] (4630:4630:4630) (4617:4617:4617))
        (PORT d[8] (4933:4933:4933) (5051:5051:5051))
        (PORT d[9] (4058:4058:4058) (4247:4247:4247))
        (PORT d[10] (5733:5733:5733) (5833:5833:5833))
        (PORT d[11] (3555:3555:3555) (3707:3707:3707))
        (PORT d[12] (5186:5186:5186) (5262:5262:5262))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT ena (6588:6588:6588) (6375:6375:6375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (4059:4059:4059))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT ena (6588:6588:6588) (6375:6375:6375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4778:4778:4778) (4925:4925:4925))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (6592:6592:6592) (6379:6379:6379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (6592:6592:6592) (6379:6379:6379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2531:2531:2531) (2406:2406:2406))
        (PORT datab (3051:3051:3051) (3095:3095:3095))
        (PORT datac (2371:2371:2371) (2373:2373:2373))
        (PORT datad (4209:4209:4209) (4457:4457:4457))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1602:1602:1602))
        (PORT datab (4259:4259:4259) (4503:4503:4503))
        (PORT datac (2822:2822:2822) (2863:2863:2863))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[29\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3081:3081:3081) (2988:2988:2988))
        (PORT datab (766:766:766) (782:782:782))
        (PORT datac (1875:1875:1875) (1985:1985:1985))
        (PORT datad (667:667:667) (661:661:661))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[29\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (810:810:810))
        (PORT datab (1081:1081:1081) (1096:1096:1096))
        (PORT datac (1065:1065:1065) (1103:1103:1103))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (PORT ena (2251:2251:2251) (2164:2164:2164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (671:671:671))
        (PORT datab (764:764:764) (776:776:776))
        (PORT datad (783:783:783) (840:840:840))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1129:1129:1129) (1130:1130:1130))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT sload (937:937:937) (1010:1010:1010))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_arith_result\[5\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (969:969:969))
        (PORT datab (318:318:318) (405:405:405))
        (PORT datac (713:713:713) (707:707:707))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[5\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (685:685:685))
        (PORT datab (733:733:733) (731:731:731))
        (PORT datad (521:521:521) (584:584:584))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1191:1191:1191) (1242:1242:1242))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sclr (818:818:818) (885:885:885))
        (PORT sload (2914:2914:2914) (2927:2927:2927))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1880:1880:1880) (1948:1948:1948))
        (PORT datab (309:309:309) (400:400:400))
        (PORT datac (1083:1083:1083) (1126:1126:1126))
        (PORT datad (487:487:487) (560:560:560))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|read_latency_shift_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1358:1358:1358))
        (PORT datab (985:985:985) (1009:1009:1009))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (278:278:278) (364:364:364))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router_001\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1010:1010:1010))
        (PORT datab (1025:1025:1025) (1005:1005:1005))
        (PORT datac (821:821:821) (878:878:878))
        (PORT datad (1215:1215:1215) (1231:1231:1231))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2346:2346:2346) (2367:2367:2367))
        (PORT datab (1466:1466:1466) (1501:1501:1501))
        (PORT datad (346:346:346) (442:442:442))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router_001\|src_channel\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1381:1381:1381))
        (PORT datab (1314:1314:1314) (1377:1377:1377))
        (PORT datac (1055:1055:1055) (1090:1090:1090))
        (PORT datad (253:253:253) (290:290:290))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (276:276:276) (319:319:319))
        (PORT datac (991:991:991) (971:971:971))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|read_latency_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (613:613:613))
        (PORT datab (760:760:760) (783:783:783))
        (PORT datac (1372:1372:1372) (1408:1408:1408))
        (PORT datad (279:279:279) (364:364:364))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|read_latency_shift_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1002:1002:1002) (1030:1030:1030))
        (PORT datac (1277:1277:1277) (1327:1327:1327))
        (PORT datad (276:276:276) (358:358:358))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (809:809:809))
        (PORT datab (440:440:440) (469:469:469))
        (PORT datac (2048:2048:2048) (2092:2092:2092))
        (PORT datad (719:719:719) (717:717:717))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|sink_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2720:2720:2720) (2728:2728:2728))
        (PORT datab (1010:1010:1010) (992:992:992))
        (PORT datac (867:867:867) (933:933:933))
        (PORT datad (321:321:321) (412:412:412))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (570:570:570))
        (PORT datab (1409:1409:1409) (1412:1412:1412))
        (PORT datac (736:736:736) (748:748:748))
        (PORT datad (611:611:611) (596:596:596))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (2085:2085:2085) (2130:2130:2130))
        (PORT datac (867:867:867) (901:901:901))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1089:1089:1089))
        (PORT datab (1153:1153:1153) (1182:1182:1182))
        (PORT datac (973:973:973) (997:997:997))
        (PORT datad (1023:1023:1023) (1048:1048:1048))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (563:563:563))
        (PORT datab (1197:1197:1197) (1239:1239:1239))
        (PORT datad (303:303:303) (391:391:391))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (940:940:940))
        (PORT datab (1034:1034:1034) (1103:1103:1103))
        (PORT datad (1407:1407:1407) (1436:1436:1436))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1950:1950:1950))
        (PORT datab (1431:1431:1431) (1479:1479:1479))
        (PORT datad (487:487:487) (561:561:561))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (989:989:989))
        (PORT datab (1046:1046:1046) (1117:1117:1117))
        (PORT datad (1000:1000:1000) (1085:1085:1085))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (935:935:935))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (253:253:253) (333:333:333))
        (PORT datad (1000:1000:1000) (1084:1084:1084))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|WideOr1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (938:938:938))
        (PORT datab (1075:1075:1075) (1126:1126:1126))
        (PORT datac (2415:2415:2415) (2428:2428:2428))
        (PORT datad (997:997:997) (1082:1082:1082))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (293:293:293))
        (PORT datad (318:318:318) (409:409:409))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT asdata (1331:1331:1331) (1308:1308:1308))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (PORT ena (1903:1903:1903) (1913:1913:1913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1035:1035:1035))
        (PORT datad (1105:1105:1105) (1136:1136:1136))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (576:576:576))
        (PORT datab (1032:1032:1032) (1031:1031:1031))
        (PORT datad (1420:1420:1420) (1459:1459:1459))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT asdata (782:782:782) (781:781:781))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (PORT ena (944:944:944) (898:898:898))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_mux_001\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (451:451:451))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (785:785:785))
        (PORT datab (1553:1553:1553) (1594:1594:1594))
        (PORT datad (629:629:629) (615:615:615))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (1037:1037:1037))
        (PORT datab (1418:1418:1418) (1467:1467:1467))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|read_latency_shift_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (464:464:464))
        (PORT datab (1422:1422:1422) (1473:1473:1473))
        (PORT datac (1000:1000:1000) (988:988:988))
        (PORT datad (2537:2537:2537) (2582:2582:2582))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2487:2487:2487) (2499:2499:2499))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (371:371:371) (378:378:378))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1454:1454:1454))
        (PORT datab (2545:2545:2545) (2578:2578:2578))
        (PORT datac (1275:1275:1275) (1325:1325:1325))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1029:1029:1029))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (971:971:971) (998:998:998))
        (PORT datad (223:223:223) (254:254:254))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (389:389:389))
        (PORT datab (447:447:447) (475:475:475))
        (PORT datad (2434:2434:2434) (2447:2447:2447))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (1853:1853:1853))
        (PORT datab (1467:1467:1467) (1503:1503:1503))
        (PORT datad (499:499:499) (566:566:566))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (480:480:480))
        (PORT datab (2450:2450:2450) (2465:2465:2465))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1828:1828:1828))
        (PORT datab (1266:1266:1266) (1312:1312:1312))
        (PORT datad (306:306:306) (391:391:391))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (397:397:397))
        (PORT datab (798:798:798) (838:838:838))
        (PORT datad (204:204:204) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2171:2171:2171) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (374:374:374))
        (PORT datab (1067:1067:1067) (1144:1144:1144))
        (PORT datac (2413:2413:2413) (2427:2427:2427))
        (PORT datad (1045:1045:1045) (1087:1087:1087))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_aligning_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (778:778:778))
        (PORT datab (1418:1418:1418) (1468:1468:1468))
        (PORT datac (1508:1508:1508) (1554:1554:1554))
        (PORT datad (629:629:629) (616:616:616))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_aligning_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1437:1437:1437))
        (PORT datab (301:301:301) (391:391:391))
        (PORT datac (447:447:447) (495:495:495))
        (PORT datad (1091:1091:1091) (1125:1125:1125))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_aligning_data_nxt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (769:769:769))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (825:825:825) (904:904:904))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_waiting_for_data_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (711:711:711) (763:763:763))
        (PORT datad (453:453:453) (505:505:505))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_waiting_for_data\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_waiting_for_data_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datad (754:754:754) (760:760:760))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_stall\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (PORT datab (747:747:747) (800:800:800))
        (PORT datac (790:790:790) (838:838:838))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_cnt\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1762:1762:1762) (1793:1793:1793))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1734:1734:1734) (1833:1833:1833))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_cnt\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2033:2033:2033) (2023:2023:2023))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1734:1734:1734) (1833:1833:1833))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_cnt\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (388:388:388))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1435:1435:1435) (1471:1471:1471))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1734:1734:1734) (1833:1833:1833))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_cnt\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (388:388:388))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1429:1429:1429) (1446:1446:1446))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1734:1734:1734) (1833:1833:1833))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_cnt\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (384:384:384))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_shift_rot_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1467:1467:1467) (1509:1509:1509))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (PORT sload (1734:1734:1734) (1833:1833:1833))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_stall\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (261:261:261) (338:338:338))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_stall\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (387:387:387))
        (PORT datab (292:292:292) (379:379:379))
        (PORT datac (1022:1022:1022) (1071:1071:1071))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_stall\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1409:1409:1409))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (2308:2308:2308) (2370:2370:2370))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_st\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1761:1761:1761) (1811:1811:1811))
        (PORT datac (1394:1394:1394) (1446:1446:1446))
        (PORT datad (1628:1628:1628) (1739:1739:1739))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_st\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_stall\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1173:1173:1173))
        (PORT datab (743:743:743) (795:795:795))
        (PORT datad (1025:1025:1025) (1034:1034:1034))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_stall\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (456:456:456))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datad (947:947:947) (989:989:989))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|end_begintransfer\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2128:2128:2128))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (1411:1411:1411) (1459:1459:1459))
        (PORT datac (831:831:831) (885:885:885))
        (PORT datad (2535:2535:2535) (2580:2580:2580))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1672:1672:1672))
        (PORT datab (1270:1270:1270) (1334:1334:1334))
        (PORT datac (406:406:406) (413:413:413))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_stall\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (796:796:796))
        (PORT datab (335:335:335) (431:431:431))
        (PORT datac (993:993:993) (1036:1036:1036))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|WideOr0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (243:243:243) (281:281:281))
        (PORT datac (866:866:866) (901:901:901))
        (PORT datad (307:307:307) (392:392:392))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_stall\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (1034:1034:1034) (1072:1072:1072))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (955:955:955) (994:994:994))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|oci_single_step_mode\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1383:1383:1383) (1409:1409:1409))
        (PORT datad (658:658:658) (658:658:658))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|oci_single_step_mode\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|wait_for_one_post_bret_inst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1258:1258:1258))
        (PORT datab (1112:1112:1112) (1170:1170:1170))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|wait_for_one_post_bret_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|break_on_reset\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1371:1371:1371))
        (PORT datab (1027:1027:1027) (1065:1065:1065))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|take_action_ocimem_a\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1369:1369:1369) (1400:1400:1400))
        (PORT datad (1004:1004:1004) (992:992:992))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|break_on_reset\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1372:1372:1372) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1718:1718:1718) (1742:1742:1742))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|jtag_break\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (381:381:381))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|jtag_break\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1033:1033:1033) (1072:1072:1072))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|jtag_break\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1392:1392:1392) (1353:1353:1353))
        (PORT sload (1332:1332:1332) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|hbreak_pending_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1112:1112:1112) (1170:1170:1170))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|hbreak_pending\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2150:2150:2150) (2119:2119:2119))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|hbreak_req\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1720:1720:1720))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (1018:1018:1018) (1037:1037:1037))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[14\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1446:1446:1446))
        (PORT datab (824:824:824) (877:877:877))
        (PORT datac (2762:2762:2762) (2680:2680:2680))
        (PORT datad (1790:1790:1790) (1853:1853:1853))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[14\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (841:841:841))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (251:251:251) (297:297:297))
        (PORT datad (1038:1038:1038) (1040:1040:1040))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[14\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (489:489:489))
        (PORT datab (832:832:832) (837:837:837))
        (PORT datac (371:371:371) (383:383:383))
        (PORT datad (303:303:303) (387:387:387))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (2240:2240:2240) (2199:2199:2199))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_alu_force_xor\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2131:2131:2131))
        (PORT datab (1714:1714:1714) (1751:1751:1751))
        (PORT datac (1598:1598:1598) (1628:1628:1628))
        (PORT datad (1461:1461:1461) (1526:1526:1526))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_alu_force_xor\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1323:1323:1323))
        (PORT datab (712:712:712) (707:707:707))
        (PORT datac (1548:1548:1548) (1661:1661:1661))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_alu_force_xor\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (989:989:989))
        (PORT datab (1746:1746:1746) (1801:1801:1801))
        (PORT datac (964:964:964) (955:955:955))
        (PORT datad (1621:1621:1621) (1575:1575:1575))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_alu_force_xor\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1710:1710:1710))
        (PORT datab (990:990:990) (999:999:999))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (961:961:961) (941:941:941))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_logic_op\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (493:493:493))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (1983:1983:1983) (1977:1977:1977))
        (PORT datad (1668:1668:1668) (1708:1708:1708))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_logic_op\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1088:1088:1088))
        (PORT datab (822:822:822) (872:872:872))
        (PORT datac (1056:1056:1056) (1080:1080:1080))
        (PORT datad (823:823:823) (886:886:886))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1674:1674:1674))
        (PORT datab (968:968:968) (961:961:961))
        (PORT datad (760:760:760) (805:805:805))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1781:1781:1781) (1778:1778:1778))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT sclr (995:995:995) (1044:1044:1044))
        (PORT sload (2578:2578:2578) (2585:2585:2585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1601:1601:1601) (1537:1537:1537))
        (PORT datad (1785:1785:1785) (1800:1800:1800))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2121:2121:2121))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[2\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1224:1224:1224))
        (PORT datab (1207:1207:1207) (1287:1287:1287))
        (PORT datac (427:427:427) (479:479:479))
        (PORT datad (345:345:345) (449:449:449))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1133:1133:1133))
        (PORT datab (956:956:956) (1054:1054:1054))
        (PORT datac (886:886:886) (978:978:978))
        (PORT datad (697:697:697) (723:723:723))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1147:1147:1147))
        (PORT datab (1219:1219:1219) (1268:1268:1268))
        (PORT datad (454:454:454) (506:506:506))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1081:1081:1081))
        (PORT datab (296:296:296) (382:382:382))
        (PORT datac (1719:1719:1719) (1712:1712:1712))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2095:2095:2095) (2057:2057:2057))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2153:2153:2153))
        (PORT asdata (669:669:669) (749:749:749))
        (PORT ena (1769:1769:1769) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|monitor_go\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1209:1209:1209))
        (PORT datab (1008:1008:1008) (992:992:992))
        (PORT datad (1456:1456:1456) (1494:1494:1494))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|monitor_go\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (PORT datab (308:308:308) (354:354:354))
        (PORT datac (1055:1055:1055) (1112:1112:1112))
        (PORT datad (244:244:244) (272:272:272))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1507:1507:1507) (1478:1478:1478))
        (PORT sload (1818:1818:1818) (1826:1826:1826))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (1410:1410:1410) (1430:1430:1430))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2021:2021:2021) (2044:2044:2044))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1861:1861:1861))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (PORT ena (3560:3560:3560) (3517:3517:3517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2558:2558:2558))
        (PORT d[1] (1946:1946:1946) (1889:1889:1889))
        (PORT d[2] (2594:2594:2594) (2509:2509:2509))
        (PORT d[3] (1477:1477:1477) (1518:1518:1518))
        (PORT d[4] (1303:1303:1303) (1254:1254:1254))
        (PORT d[5] (2283:2283:2283) (2199:2199:2199))
        (PORT d[6] (5599:5599:5599) (5687:5687:5687))
        (PORT d[7] (3188:3188:3188) (3098:3098:3098))
        (PORT d[8] (1324:1324:1324) (1278:1278:1278))
        (PORT d[9] (1603:1603:1603) (1535:1535:1535))
        (PORT d[10] (7885:7885:7885) (7965:7965:7965))
        (PORT d[11] (2942:2942:2942) (3018:3018:3018))
        (PORT d[12] (2244:2244:2244) (2171:2171:2171))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (PORT ena (3556:3556:3556) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3452:3452:3452))
        (PORT clk (2551:2551:2551) (2580:2580:2580))
        (PORT ena (3556:3556:3556) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2185:2185:2185))
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (PORT ena (3560:3560:3560) (3517:3517:3517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2555:2555:2555) (2584:2584:2584))
        (PORT d[0] (3560:3560:3560) (3517:3517:3517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1578:1578:1578) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1582:1582:1582))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2551:2551:2551))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (3489:3489:3489) (3437:3437:3437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3918:3918:3918))
        (PORT d[1] (4198:4198:4198) (4258:4258:4258))
        (PORT d[2] (4846:4846:4846) (4716:4716:4716))
        (PORT d[3] (2273:2273:2273) (2358:2358:2358))
        (PORT d[4] (3504:3504:3504) (3638:3638:3638))
        (PORT d[5] (5137:5137:5137) (4989:4989:4989))
        (PORT d[6] (6882:6882:6882) (7137:7137:7137))
        (PORT d[7] (6218:6218:6218) (6319:6319:6319))
        (PORT d[8] (3007:3007:3007) (3012:3012:3012))
        (PORT d[9] (3316:3316:3316) (3470:3470:3470))
        (PORT d[10] (5726:5726:5726) (5771:5771:5771))
        (PORT d[11] (2857:2857:2857) (2897:2897:2897))
        (PORT d[12] (6930:6930:6930) (7176:7176:7176))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT ena (3485:3485:3485) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4334:4334:4334))
        (PORT clk (2523:2523:2523) (2547:2547:2547))
        (PORT ena (3485:3485:3485) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2264:2264:2264))
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT ena (3489:3489:3489) (3437:3437:3437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2527:2527:2527) (2551:2551:2551))
        (PORT d[0] (3489:3489:3489) (3437:3437:3437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1548:1548:1548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1549:1549:1549))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3438:3438:3438))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (4096:4096:4096) (3979:3979:3979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3185:3185:3185))
        (PORT d[1] (4402:4402:4402) (4562:4562:4562))
        (PORT d[2] (10538:10538:10538) (10501:10501:10501))
        (PORT d[3] (3411:3411:3411) (3370:3370:3370))
        (PORT d[4] (3501:3501:3501) (3605:3605:3605))
        (PORT d[5] (4448:4448:4448) (4555:4555:4555))
        (PORT d[6] (5625:5625:5625) (5774:5774:5774))
        (PORT d[7] (2571:2571:2571) (2571:2571:2571))
        (PORT d[8] (4178:4178:4178) (4296:4296:4296))
        (PORT d[9] (3229:3229:3229) (3332:3332:3332))
        (PORT d[10] (6144:6144:6144) (6250:6250:6250))
        (PORT d[11] (3357:3357:3357) (3495:3495:3495))
        (PORT d[12] (6393:6393:6393) (6616:6616:6616))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
        (PORT ena (4092:4092:4092) (3975:3975:3975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6213:6213:6213) (6380:6380:6380))
        (PORT clk (2532:2532:2532) (2557:2557:2557))
        (PORT ena (4092:4092:4092) (3975:3975:3975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2962:2962:2962))
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT ena (4096:4096:4096) (3979:3979:3979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2536:2536:2536) (2561:2561:2561))
        (PORT d[0] (4096:4096:4096) (3979:3979:3979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2537:2537:2537) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1559:1559:1559))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (3090:3090:3090))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT ena (3871:3871:3871) (3827:3827:3827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3575:3575:3575))
        (PORT d[1] (4823:4823:4823) (4883:4883:4883))
        (PORT d[2] (4846:4846:4846) (4710:4710:4710))
        (PORT d[3] (2303:2303:2303) (2387:2387:2387))
        (PORT d[4] (3876:3876:3876) (4023:4023:4023))
        (PORT d[5] (5137:5137:5137) (4988:4988:4988))
        (PORT d[6] (7247:7247:7247) (7496:7496:7496))
        (PORT d[7] (6508:6508:6508) (6601:6601:6601))
        (PORT d[8] (3039:3039:3039) (3046:3046:3046))
        (PORT d[9] (3336:3336:3336) (3484:3484:3484))
        (PORT d[10] (6075:6075:6075) (6110:6110:6110))
        (PORT d[11] (3038:3038:3038) (3060:3060:3060))
        (PORT d[12] (6929:6929:6929) (7175:7175:7175))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (3867:3867:3867) (3823:3823:3823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5402:5402:5402) (5148:5148:5148))
        (PORT clk (2520:2520:2520) (2544:2544:2544))
        (PORT ena (3867:3867:3867) (3823:3823:3823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2607:2607:2607))
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT ena (3871:3871:3871) (3827:3827:3827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2548:2548:2548))
        (PORT d[0] (3871:3871:3871) (3827:3827:3827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1785:1785:1785) (1797:1797:1797))
        (PORT datab (2960:2960:2960) (3081:3081:3081))
        (PORT datac (912:912:912) (1009:1009:1009))
        (PORT datad (3317:3317:3317) (3345:3345:3345))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1408:1408:1408))
        (PORT datab (3837:3837:3837) (3914:3914:3914))
        (PORT datac (1427:1427:1427) (1481:1481:1481))
        (PORT datad (1600:1600:1600) (1542:1542:1542))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[2\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1508:1508:1508))
        (PORT datab (1804:1804:1804) (1937:1937:1937))
        (PORT datac (1274:1274:1274) (1254:1254:1254))
        (PORT datad (710:710:710) (714:714:714))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[2\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (743:743:743))
        (PORT datab (519:519:519) (532:532:532))
        (PORT datad (374:374:374) (382:382:382))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (999:999:999) (1039:1039:1039))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2126:2126:2126) (2097:2097:2097))
        (PORT ena (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2156:2156:2156))
        (PORT asdata (1132:1132:1132) (1169:1169:1169))
        (PORT clrn (2126:2126:2126) (2097:2097:2097))
        (PORT ena (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (342:342:342))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datad (230:230:230) (266:266:266))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT asdata (2063:2063:2063) (2047:2047:2047))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1401:1401:1401) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1655:1655:1655) (1644:1644:1644))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1430:1430:1430) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1059:1059:1059))
        (PORT datab (802:802:802) (820:820:820))
        (PORT datad (426:426:426) (480:480:480))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|control_register\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1887:1887:1887) (1841:1841:1841))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|control_register\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2132:2132:2132) (2103:2103:2103))
        (PORT ena (1141:1141:1141) (1118:1118:1118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (1188:1188:1188) (1198:1198:1198))
        (PORT datad (427:427:427) (478:478:478))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2126:2126:2126) (2097:2097:2097))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (2065:2065:2065) (2070:2070:2070))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|data_out\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1333:1333:1333) (1326:1326:1326))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2131:2131:2131))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1372:1372:1372) (1368:1368:1368))
        (PORT datac (778:778:778) (854:854:854))
        (PORT datad (1343:1343:1343) (1386:1386:1386))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[2\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1564:1564:1564))
        (PORT datab (1096:1096:1096) (1166:1166:1166))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[2\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (441:441:441) (463:463:463))
        (PORT datac (726:726:726) (760:760:760))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (PORT ena (1446:1446:1446) (1405:1405:1405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1337:1337:1337))
        (PORT datab (1092:1092:1092) (1136:1136:1136))
        (PORT datac (778:778:778) (854:854:854))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[28\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (827:827:827))
        (PORT datac (674:674:674) (648:648:648))
        (PORT datad (710:710:710) (699:699:699))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1430:1430:1430) (1480:1480:1480))
        (PORT datad (2614:2614:2614) (2622:2622:2622))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5593:5593:5593) (5650:5650:5650))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (7722:7722:7722) (7514:7514:7514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3701:3701:3701))
        (PORT d[1] (2572:2572:2572) (2566:2566:2566))
        (PORT d[2] (4314:4314:4314) (4246:4246:4246))
        (PORT d[3] (2525:2525:2525) (2529:2529:2529))
        (PORT d[4] (2677:2677:2677) (2693:2693:2693))
        (PORT d[5] (2245:2245:2245) (2250:2250:2250))
        (PORT d[6] (2280:2280:2280) (2302:2302:2302))
        (PORT d[7] (4285:4285:4285) (4248:4248:4248))
        (PORT d[8] (2378:2378:2378) (2398:2398:2398))
        (PORT d[9] (4062:4062:4062) (4222:4222:4222))
        (PORT d[10] (3318:3318:3318) (3281:3281:3281))
        (PORT d[11] (2229:2229:2229) (2242:2242:2242))
        (PORT d[12] (3089:3089:3089) (3067:3067:3067))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT ena (7718:7718:7718) (7510:7510:7510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (1835:1835:1835))
        (PORT clk (2536:2536:2536) (2560:2560:2560))
        (PORT ena (7718:7718:7718) (7510:7510:7510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3296:3296:3296))
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT ena (7722:7722:7722) (7514:7514:7514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2564:2564:2564))
        (PORT d[0] (7722:7722:7722) (7514:7514:7514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4914:4914:4914) (4985:4985:4985))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (7356:7356:7356) (7144:7144:7144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3320:3320:3320))
        (PORT d[1] (3258:3258:3258) (3264:3264:3264))
        (PORT d[2] (4273:4273:4273) (4189:4189:4189))
        (PORT d[3] (3873:3873:3873) (3850:3850:3850))
        (PORT d[4] (3385:3385:3385) (3396:3396:3396))
        (PORT d[5] (2610:2610:2610) (2615:2615:2615))
        (PORT d[6] (2979:2979:2979) (2997:2997:2997))
        (PORT d[7] (4664:4664:4664) (4653:4653:4653))
        (PORT d[8] (3066:3066:3066) (3076:3076:3076))
        (PORT d[9] (3664:3664:3664) (3818:3818:3818))
        (PORT d[10] (3087:3087:3087) (3065:3065:3065))
        (PORT d[11] (4270:4270:4270) (4422:4422:4422))
        (PORT d[12] (3051:3051:3051) (3029:3029:3029))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (7352:7352:7352) (7140:7140:7140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3569:3569:3569))
        (PORT clk (2511:2511:2511) (2534:2534:2534))
        (PORT ena (7352:7352:7352) (7140:7140:7140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2632:2632:2632))
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT ena (7356:7356:7356) (7144:7144:7144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2538:2538:2538))
        (PORT d[0] (7356:7356:7356) (7144:7144:7144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1536:1536:1536))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5247:5247:5247) (5304:5304:5304))
        (PORT clk (2557:2557:2557) (2580:2580:2580))
        (PORT ena (8058:8058:8058) (7849:7849:7849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3302:3302:3302))
        (PORT d[1] (8635:8635:8635) (8464:8464:8464))
        (PORT d[2] (2925:2925:2925) (2861:2861:2861))
        (PORT d[3] (1926:1926:1926) (2017:2017:2017))
        (PORT d[4] (8424:8424:8424) (8293:8293:8293))
        (PORT d[5] (6418:6418:6418) (6639:6639:6639))
        (PORT d[6] (4397:4397:4397) (4346:4346:4346))
        (PORT d[7] (4549:4549:4549) (4439:4439:4439))
        (PORT d[8] (3146:3146:3146) (3203:3203:3203))
        (PORT d[9] (5920:5920:5920) (6047:6047:6047))
        (PORT d[10] (4814:4814:4814) (4679:4679:4679))
        (PORT d[11] (4107:4107:4107) (4061:4061:4061))
        (PORT d[12] (6485:6485:6485) (6495:6495:6495))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (PORT ena (8054:8054:8054) (7845:7845:7845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4638:4638:4638) (4779:4779:4779))
        (PORT clk (2553:2553:2553) (2576:2576:2576))
        (PORT ena (8054:8054:8054) (7845:7845:7845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3727:3727:3727))
        (PORT clk (2557:2557:2557) (2580:2580:2580))
        (PORT ena (8058:8058:8058) (7849:7849:7849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2580:2580:2580))
        (PORT d[0] (8058:8058:8058) (7849:7849:7849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4220:4220:4220) (4291:4291:4291))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT ena (6991:6991:6991) (6780:6780:6780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4910:4910:4910) (5097:5097:5097))
        (PORT d[1] (7562:7562:7562) (7393:7393:7393))
        (PORT d[2] (3608:3608:3608) (3541:3541:3541))
        (PORT d[3] (2327:2327:2327) (2461:2461:2461))
        (PORT d[4] (7408:7408:7408) (7285:7285:7285))
        (PORT d[5] (5773:5773:5773) (5990:5990:5990))
        (PORT d[6] (6174:6174:6174) (6130:6130:6130))
        (PORT d[7] (6036:6036:6036) (6040:6040:6040))
        (PORT d[8] (3577:3577:3577) (3681:3681:3681))
        (PORT d[9] (4566:4566:4566) (4704:4704:4704))
        (PORT d[10] (6282:6282:6282) (6321:6321:6321))
        (PORT d[11] (4255:4255:4255) (4400:4400:4400))
        (PORT d[12] (4743:4743:4743) (4775:4775:4775))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (PORT ena (6987:6987:6987) (6776:6776:6776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (4186:4186:4186))
        (PORT clk (2492:2492:2492) (2513:2513:2513))
        (PORT ena (6987:6987:6987) (6776:6776:6776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2692:2692:2692))
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT ena (6991:6991:6991) (6780:6780:6780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2517:2517:2517))
        (PORT d[0] (6991:6991:6991) (6780:6780:6780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2801:2801:2801) (2837:2837:2837))
        (PORT datab (3871:3871:3871) (4068:4068:4068))
        (PORT datac (876:876:876) (851:851:851))
        (PORT datad (1899:1899:1899) (1889:1889:1889))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1287:1287:1287))
        (PORT datab (1612:1612:1612) (1567:1567:1567))
        (PORT datac (2759:2759:2759) (2801:2801:2801))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4080:4080:4080))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (6990:6990:6990) (6779:6779:6779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4627:4627:4627) (4822:4822:4822))
        (PORT d[1] (7594:7594:7594) (7419:7419:7419))
        (PORT d[2] (5991:5991:5991) (5876:5876:5876))
        (PORT d[3] (2691:2691:2691) (2813:2813:2813))
        (PORT d[4] (7373:7373:7373) (7246:7246:7246))
        (PORT d[5] (5370:5370:5370) (5588:5588:5588))
        (PORT d[6] (4331:4331:4331) (4268:4268:4268))
        (PORT d[7] (6040:6040:6040) (6047:6047:6047))
        (PORT d[8] (3608:3608:3608) (3715:3715:3715))
        (PORT d[9] (4534:4534:4534) (4668:4668:4668))
        (PORT d[10] (6328:6328:6328) (6369:6369:6369))
        (PORT d[11] (4248:4248:4248) (4393:4393:4393))
        (PORT d[12] (4371:4371:4371) (4406:4406:4406))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (6986:6986:6986) (6775:6775:6775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5509:5509:5509) (5328:5328:5328))
        (PORT clk (2500:2500:2500) (2522:2522:2522))
        (PORT ena (6986:6986:6986) (6775:6775:6775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2387:2387:2387))
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT ena (6990:6990:6990) (6779:6779:6779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2526:2526:2526))
        (PORT d[0] (6990:6990:6990) (6779:6779:6779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1524:1524:1524))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4656:4656:4656))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (7313:7313:7313) (7100:7100:7100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5287:5287:5287) (5471:5471:5471))
        (PORT d[1] (7905:7905:7905) (7737:7737:7737))
        (PORT d[2] (6600:6600:6600) (6471:6471:6471))
        (PORT d[3] (2318:2318:2318) (2451:2451:2451))
        (PORT d[4] (7765:7765:7765) (7639:7639:7639))
        (PORT d[5] (6117:6117:6117) (6335:6335:6335))
        (PORT d[6] (4281:4281:4281) (4223:4223:4223))
        (PORT d[7] (6186:6186:6186) (6237:6237:6237))
        (PORT d[8] (3931:3931:3931) (4033:4033:4033))
        (PORT d[9] (5219:5219:5219) (5348:5348:5348))
        (PORT d[10] (6997:6997:6997) (7033:7033:7033))
        (PORT d[11] (3647:3647:3647) (3587:3587:3587))
        (PORT d[12] (5743:5743:5743) (5749:5749:5749))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (7309:7309:7309) (7096:7096:7096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6706:6706:6706) (6783:6783:6783))
        (PORT clk (2521:2521:2521) (2543:2543:2543))
        (PORT ena (7309:7309:7309) (7096:7096:7096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (3057:3057:3057))
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT ena (7313:7313:7313) (7100:7100:7100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2547:2547:2547))
        (PORT d[0] (7313:7313:7313) (7100:7100:7100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4587:4587:4587) (4661:4661:4661))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (7003:7003:7003) (6792:6792:6792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4190:4190:4190) (4386:4386:4386))
        (PORT d[1] (3659:3659:3659) (3663:3663:3663))
        (PORT d[2] (5824:5824:5824) (5779:5779:5779))
        (PORT d[3] (3931:3931:3931) (3910:3910:3910))
        (PORT d[4] (4093:4093:4093) (4091:4091:4091))
        (PORT d[5] (2957:2957:2957) (2956:2956:2956))
        (PORT d[6] (3299:3299:3299) (3311:3311:3311))
        (PORT d[7] (4985:4985:4985) (4970:4970:4970))
        (PORT d[8] (3398:3398:3398) (3400:3400:3400))
        (PORT d[9] (4733:4733:4733) (4915:4915:4915))
        (PORT d[10] (3420:3420:3420) (3394:3394:3394))
        (PORT d[11] (3923:3923:3923) (4074:4074:4074))
        (PORT d[12] (6271:6271:6271) (6331:6331:6331))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (6999:6999:6999) (6788:6788:6788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3395:3395:3395))
        (PORT clk (2483:2483:2483) (2504:2504:2504))
        (PORT ena (6999:6999:6999) (6788:6788:6788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2238:2238:2238))
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT ena (7003:7003:7003) (6792:6792:6792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2508:2508:2508))
        (PORT d[0] (7003:7003:7003) (6792:6792:6792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (4991:4991:4991))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (8032:8032:8032) (7826:7826:7826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3334:3334:3334))
        (PORT d[1] (8663:8663:8663) (8479:8479:8479))
        (PORT d[2] (3268:3268:3268) (3189:3189:3189))
        (PORT d[3] (1920:1920:1920) (2011:2011:2011))
        (PORT d[4] (8101:8101:8101) (7974:7974:7974))
        (PORT d[5] (6473:6473:6473) (6692:6692:6692))
        (PORT d[6] (4021:4021:4021) (3966:3966:3966))
        (PORT d[7] (4168:4168:4168) (4053:4053:4053))
        (PORT d[8] (3140:3140:3140) (3198:3198:3198))
        (PORT d[9] (5924:5924:5924) (6049:6049:6049))
        (PORT d[10] (4463:4463:4463) (4336:4336:4336))
        (PORT d[11] (3740:3740:3740) (3695:3695:3695))
        (PORT d[12] (6116:6116:6116) (6124:6124:6124))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT ena (8028:8028:8028) (7822:7822:7822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4148:4148:4148))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT ena (8028:8028:8028) (7822:7822:7822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3394:3394:3394))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (8032:8032:8032) (7826:7826:7826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT d[0] (8032:8032:8032) (7826:7826:7826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2803:2803:2803) (2838:2838:2838))
        (PORT datab (3870:3870:3870) (4067:4067:4067))
        (PORT datac (1953:1953:1953) (1905:1905:1905))
        (PORT datad (1244:1244:1244) (1213:1213:1213))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (2023:2023:2023))
        (PORT datab (3865:3865:3865) (4059:4059:4059))
        (PORT datac (1552:1552:1552) (1510:1510:1510))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[12\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datac (1988:1988:1988) (2137:2137:2137))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[12\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1817:1817:1817) (1850:1850:1850))
        (PORT datac (1348:1348:1348) (1367:1367:1367))
        (PORT datad (1057:1057:1057) (1111:1111:1111))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[12\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1451:1451:1451) (1461:1461:1461))
        (PORT datab (1097:1097:1097) (1075:1075:1075))
        (PORT datac (2298:2298:2298) (2253:2253:2253))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT ena (2192:2192:2192) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal101\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1318:1318:1318))
        (PORT datab (1445:1445:1445) (1524:1524:1524))
        (PORT datac (736:736:736) (741:741:741))
        (PORT datad (387:387:387) (387:387:387))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_rdctl_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_ienable_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1664:1664:1664) (1678:1678:1678))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_ienable_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (PORT ena (1470:1470:1470) (1445:1445:1445))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_control_rd_data\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (895:895:895))
        (PORT datab (1133:1133:1133) (1167:1167:1167))
        (PORT datac (816:816:816) (887:887:887))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_control_rd_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1721:1721:1721) (1737:1737:1737))
        (PORT datac (739:739:739) (783:783:783))
        (PORT datad (480:480:480) (527:527:527))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2078:2078:2078) (2113:2113:2113))
        (PORT datad (2237:2237:2237) (2261:2261:2261))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1643:1643:1643))
        (PORT datab (285:285:285) (367:367:367))
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (271:271:271) (349:349:349))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2156:2156:2156))
        (PORT asdata (1144:1144:1144) (1171:1171:1171))
        (PORT clrn (2126:2126:2126) (2097:2097:2097))
        (PORT ena (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1033:1033:1033) (1117:1117:1117))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2126:2126:2126) (2097:2097:2097))
        (PORT ena (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (343:343:343))
        (PORT datab (262:262:262) (307:307:307))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT asdata (1510:1510:1510) (1533:1533:1533))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1401:1401:1401) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1105:1105:1105) (1133:1133:1133))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1430:1430:1430) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1065:1065:1065))
        (PORT datab (809:809:809) (828:828:828))
        (PORT datad (471:471:471) (538:538:538))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1107:1107:1107) (1103:1103:1103))
        (PORT datac (1552:1552:1552) (1526:1526:1526))
        (PORT datad (2525:2525:2525) (2501:2501:2501))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT clrn (2137:2137:2137) (2108:2108:2108))
        (PORT ena (1687:1687:1687) (1638:1638:1638))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1439:1439:1439))
        (PORT datac (779:779:779) (856:856:856))
        (PORT datad (1047:1047:1047) (1064:1064:1064))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[1\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1557:1557:1557))
        (PORT datab (1090:1090:1090) (1160:1160:1160))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1792:1792:1792) (1813:1813:1813))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2240:2240:2240))
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (PORT ena (6864:6864:6864) (6726:6726:6726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2196:2196:2196))
        (PORT d[1] (5976:5976:5976) (5935:5935:5935))
        (PORT d[2] (6559:6559:6559) (6461:6461:6461))
        (PORT d[3] (6079:6079:6079) (6033:6033:6033))
        (PORT d[4] (2043:2043:2043) (2025:2025:2025))
        (PORT d[5] (5206:5206:5206) (5300:5300:5300))
        (PORT d[6] (5178:5178:5178) (5209:5209:5209))
        (PORT d[7] (6760:6760:6760) (6752:6752:6752))
        (PORT d[8] (3682:3682:3682) (3646:3646:3646))
        (PORT d[9] (3123:3123:3123) (3186:3186:3186))
        (PORT d[10] (5004:5004:5004) (5039:5039:5039))
        (PORT d[11] (3415:3415:3415) (3514:3514:3514))
        (PORT d[12] (5885:5885:5885) (5976:5976:5976))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (PORT ena (6860:6860:6860) (6722:6722:6722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2656:2656:2656))
        (PORT clk (2534:2534:2534) (2566:2566:2566))
        (PORT ena (6860:6860:6860) (6722:6722:6722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2641:2641:2641))
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (PORT ena (6864:6864:6864) (6726:6726:6726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2570:2570:2570))
        (PORT d[0] (6864:6864:6864) (6726:6726:6726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (1875:1875:1875))
        (PORT clk (2522:2522:2522) (2553:2553:2553))
        (PORT ena (4041:4041:4041) (4018:4018:4018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2300:2300:2300))
        (PORT d[1] (4190:4190:4190) (4247:4247:4247))
        (PORT d[2] (10224:10224:10224) (10165:10165:10165))
        (PORT d[3] (4583:4583:4583) (4531:4531:4531))
        (PORT d[4] (2001:2001:2001) (1993:1993:1993))
        (PORT d[5] (5609:5609:5609) (5706:5706:5706))
        (PORT d[6] (4817:4817:4817) (4888:4888:4888))
        (PORT d[7] (4397:4397:4397) (4370:4370:4370))
        (PORT d[8] (3369:3369:3369) (3343:3343:3343))
        (PORT d[9] (3294:3294:3294) (3360:3360:3360))
        (PORT d[10] (5056:5056:5056) (5093:5093:5093))
        (PORT d[11] (3813:3813:3813) (3948:3948:3948))
        (PORT d[12] (5998:5998:5998) (6147:6147:6147))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (PORT ena (4037:4037:4037) (4014:4014:4014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4215:4215:4215) (4339:4339:4339))
        (PORT clk (2518:2518:2518) (2549:2549:2549))
        (PORT ena (4037:4037:4037) (4014:4014:4014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2391:2391:2391))
        (PORT clk (2522:2522:2522) (2553:2553:2553))
        (PORT ena (4041:4041:4041) (4018:4018:4018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2553:2553:2553))
        (PORT d[0] (4041:4041:4041) (4018:4018:4018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1551:1551:1551))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2586:2586:2586))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (PORT ena (7610:7610:7610) (7547:7547:7547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3781:3781:3781))
        (PORT d[1] (4685:4685:4685) (4785:4785:4785))
        (PORT d[2] (8329:8329:8329) (8191:8191:8191))
        (PORT d[3] (6239:6239:6239) (6137:6137:6137))
        (PORT d[4] (3238:3238:3238) (3339:3339:3339))
        (PORT d[5] (5161:5161:5161) (5318:5318:5318))
        (PORT d[6] (6033:6033:6033) (6175:6175:6175))
        (PORT d[7] (5571:5571:5571) (5490:5490:5490))
        (PORT d[8] (7693:7693:7693) (7600:7600:7600))
        (PORT d[9] (4954:4954:4954) (5029:5029:5029))
        (PORT d[10] (6125:6125:6125) (6159:6159:6159))
        (PORT d[11] (5376:5376:5376) (5538:5538:5538))
        (PORT d[12] (7406:7406:7406) (7555:7555:7555))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
        (PORT ena (7606:7606:7606) (7543:7543:7543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6925:6925:6925) (7091:7091:7091))
        (PORT clk (2541:2541:2541) (2570:2570:2570))
        (PORT ena (7606:7606:7606) (7543:7543:7543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4646:4646:4646) (4501:4501:4501))
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (PORT ena (7610:7610:7610) (7547:7547:7547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2574:2574:2574))
        (PORT d[0] (7610:7610:7610) (7547:7547:7547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2595:2595:2595))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (7283:7283:7283) (7211:7211:7211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (3919:3919:3919))
        (PORT d[1] (7237:7237:7237) (7152:7152:7152))
        (PORT d[2] (8321:8321:8321) (8168:8168:8168))
        (PORT d[3] (7005:7005:7005) (6903:6903:6903))
        (PORT d[4] (7728:7728:7728) (7626:7626:7626))
        (PORT d[5] (4768:4768:4768) (4927:4927:4927))
        (PORT d[6] (5926:5926:5926) (6026:6026:6026))
        (PORT d[7] (5943:5943:5943) (5859:5859:5859))
        (PORT d[8] (7337:7337:7337) (7246:7246:7246))
        (PORT d[9] (5280:5280:5280) (5347:5347:5347))
        (PORT d[10] (5800:5800:5800) (5846:5846:5846))
        (PORT d[11] (5702:5702:5702) (5858:5858:5858))
        (PORT d[12] (7063:7063:7063) (7217:7217:7217))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT ena (7279:7279:7279) (7207:7207:7207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (2910:2910:2910))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT ena (7279:7279:7279) (7207:7207:7207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4342:4342:4342) (4200:4200:4200))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (7283:7283:7283) (7211:7211:7211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT d[0] (7283:7283:7283) (7211:7211:7211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1533:1533:1533))
        (PORT datab (2155:2155:2155) (2238:2238:2238))
        (PORT datac (2096:2096:2096) (2120:2120:2120))
        (PORT datad (1768:1768:1768) (1821:1821:1821))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1535:1535:1535))
        (PORT datab (1703:1703:1703) (1715:1715:1715))
        (PORT datac (2551:2551:2551) (2543:2543:2543))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[1\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1314:1314:1314))
        (PORT datab (1907:1907:1907) (2019:2019:2019))
        (PORT datac (1362:1362:1362) (1346:1346:1346))
        (PORT datad (727:727:727) (735:735:735))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1291:1291:1291))
        (PORT datac (1796:1796:1796) (1816:1816:1816))
        (PORT datad (1009:1009:1009) (1032:1032:1032))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[1\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (545:545:545))
        (PORT datab (1206:1206:1206) (1286:1286:1286))
        (PORT datac (1656:1656:1656) (1717:1717:1717))
        (PORT datad (348:348:348) (452:452:452))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|oci_ienable\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (363:363:363))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|oci_ienable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (PORT ena (1480:1480:1480) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|oci_reg_readdata\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (881:881:881))
        (PORT datab (826:826:826) (881:881:881))
        (PORT datac (273:273:273) (318:318:318))
        (PORT datad (243:243:243) (271:271:271))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1454:1454:1454) (1430:1430:1430))
        (PORT sload (1818:1818:1818) (1826:1826:1826))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (1398:1398:1398) (1413:1413:1413))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[1\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (754:754:754))
        (PORT datab (705:705:705) (718:718:718))
        (PORT datad (741:741:741) (745:745:745))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[1\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (440:440:440) (462:462:462))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (703:703:703) (742:742:742))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (PORT ena (1446:1446:1446) (1405:1405:1405))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (586:586:586))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1898:1898:1898) (1884:1884:1884))
        (PORT datad (764:764:764) (811:811:811))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[26\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (703:703:703))
        (PORT datac (720:720:720) (710:710:710))
        (PORT datad (951:951:951) (925:925:925))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1072:1072:1072) (1036:1036:1036))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sload (1752:1752:1752) (1844:1844:1844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1136:1136:1136))
        (PORT datac (1662:1662:1662) (1671:1671:1671))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2805:2805:2805))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (3800:3800:3800) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6923:6923:6923) (6770:6770:6770))
        (PORT d[1] (5038:5038:5038) (4758:4758:4758))
        (PORT d[2] (3620:3620:3620) (3503:3503:3503))
        (PORT d[3] (2198:2198:2198) (2273:2273:2273))
        (PORT d[4] (4043:4043:4043) (3799:3799:3799))
        (PORT d[5] (3649:3649:3649) (3518:3518:3518))
        (PORT d[6] (5720:5720:5720) (5866:5866:5866))
        (PORT d[7] (6165:6165:6165) (6267:6267:6267))
        (PORT d[8] (3327:3327:3327) (3316:3316:3316))
        (PORT d[9] (3553:3553:3553) (3552:3552:3552))
        (PORT d[10] (5012:5012:5012) (5037:5037:5037))
        (PORT d[11] (2289:2289:2289) (2360:2360:2360))
        (PORT d[12] (4717:4717:4717) (4526:4526:4526))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT ena (3796:3796:3796) (3688:3688:3688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5031:5031:5031) (4669:4669:4669))
        (PORT clk (2544:2544:2544) (2576:2576:2576))
        (PORT ena (3796:3796:3796) (3688:3688:3688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5128:5128:5128) (5298:5298:5298))
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT ena (3800:3800:3800) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2580:2580:2580))
        (PORT d[0] (3800:3800:3800) (3692:3692:3692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1578:1578:1578))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (3104:3104:3104))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT ena (9116:9116:9116) (8897:8897:8897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2981:2981:2981))
        (PORT d[1] (1491:1491:1491) (1485:1485:1485))
        (PORT d[2] (5392:5392:5392) (5325:5325:5325))
        (PORT d[3] (1458:1458:1458) (1445:1445:1445))
        (PORT d[4] (1543:1543:1543) (1551:1551:1551))
        (PORT d[5] (1191:1191:1191) (1200:1200:1200))
        (PORT d[6] (1198:1198:1198) (1212:1212:1212))
        (PORT d[7] (5283:5283:5283) (5237:5237:5237))
        (PORT d[8] (1261:1261:1261) (1274:1274:1274))
        (PORT d[9] (5111:5111:5111) (5271:5271:5271))
        (PORT d[10] (4421:4421:4421) (4375:4375:4375))
        (PORT d[11] (1110:1110:1110) (1105:1105:1105))
        (PORT d[12] (2874:2874:2874) (2861:2861:2861))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
        (PORT ena (9112:9112:9112) (8893:8893:8893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1401:1401:1401))
        (PORT clk (2542:2542:2542) (2568:2568:2568))
        (PORT ena (9112:9112:9112) (8893:8893:8893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1467:1467:1467))
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT ena (9116:9116:9116) (8897:8897:8897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2572:2572:2572))
        (PORT d[0] (9116:9116:9116) (8897:8897:8897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1532:1532:1532))
        (PORT datab (2590:2590:2590) (2581:2581:2581))
        (PORT datac (2095:2095:2095) (2119:2119:2119))
        (PORT datad (1246:1246:1246) (1211:1211:1211))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2553:2553:2553))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (5829:5829:5829) (5601:5601:5601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4674:4674:4674) (4879:4879:4879))
        (PORT d[1] (3935:3935:3935) (3806:3806:3806))
        (PORT d[2] (3399:3399:3399) (3269:3269:3269))
        (PORT d[3] (2266:2266:2266) (2354:2354:2354))
        (PORT d[4] (3438:3438:3438) (3321:3321:3321))
        (PORT d[5] (5625:5625:5625) (5431:5431:5431))
        (PORT d[6] (5541:5541:5541) (5429:5429:5429))
        (PORT d[7] (5411:5411:5411) (5438:5438:5438))
        (PORT d[8] (5671:5671:5671) (5700:5700:5700))
        (PORT d[9] (6047:6047:6047) (6112:6112:6112))
        (PORT d[10] (4648:4648:4648) (4646:4646:4646))
        (PORT d[11] (5245:5245:5245) (5133:5133:5133))
        (PORT d[12] (4177:4177:4177) (4046:4046:4046))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT ena (5825:5825:5825) (5597:5597:5597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3532:3532:3532))
        (PORT clk (2546:2546:2546) (2569:2569:2569))
        (PORT ena (5825:5825:5825) (5597:5597:5597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5240:5240:5240) (5424:5424:5424))
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT ena (5829:5829:5829) (5601:5601:5601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2573:2573:2573))
        (PORT d[0] (5829:5829:5829) (5601:5601:5601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2507:2507:2507))
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (PORT ena (8424:8424:8424) (8213:8213:8213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (2931:2931:2931))
        (PORT d[1] (9369:9369:9369) (9191:9191:9191))
        (PORT d[2] (2238:2238:2238) (2180:2180:2180))
        (PORT d[3] (1911:1911:1911) (2001:2001:2001))
        (PORT d[4] (8804:8804:8804) (8675:8675:8675))
        (PORT d[5] (3562:3562:3562) (3411:3411:3411))
        (PORT d[6] (4788:4788:4788) (4746:4746:4746))
        (PORT d[7] (4858:4858:4858) (4743:4743:4743))
        (PORT d[8] (3179:3179:3179) (3244:3244:3244))
        (PORT d[9] (2639:2639:2639) (2574:2574:2574))
        (PORT d[10] (4900:4900:4900) (4894:4894:4894))
        (PORT d[11] (4426:4426:4426) (4378:4378:4378))
        (PORT d[12] (6833:6833:6833) (6839:6839:6839))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
        (PORT ena (8420:8420:8420) (8209:8209:8209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3409:3409:3409))
        (PORT clk (2563:2563:2563) (2586:2586:2586))
        (PORT ena (8420:8420:8420) (8209:8209:8209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3979:3979:3979) (4042:4042:4042))
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (PORT ena (8424:8424:8424) (8213:8213:8213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2567:2567:2567) (2590:2590:2590))
        (PORT d[0] (8424:8424:8424) (8213:8213:8213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2568:2568:2568) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1590:1590:1590) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1591:1591:1591) (1588:1588:1588))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1531:1531:1531))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1715:1715:1715) (1757:1757:1757))
        (PORT datad (1789:1789:1789) (1757:1757:1757))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[26\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1092:1092:1092))
        (PORT datab (243:243:243) (280:280:280))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (1717:1717:1717) (1849:1849:1849))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[26\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1115:1115:1115))
        (PORT datab (936:936:936) (929:929:929))
        (PORT datac (251:251:251) (299:299:299))
        (PORT datad (1038:1038:1038) (1041:1041:1041))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (2240:2240:2240) (2199:2199:2199))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (839:839:839))
        (PORT datac (445:445:445) (453:453:453))
        (PORT datad (267:267:267) (297:297:297))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1172:1172:1172) (1223:1223:1223))
        (PORT datad (2013:2013:2013) (2037:2037:2037))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (2123:2123:2123) (2193:2193:2193))
        (PORT datad (1090:1090:1090) (1133:1133:1133))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1238:1238:1238))
        (PORT datab (778:778:778) (765:765:765))
        (PORT datac (1060:1060:1060) (1077:1077:1077))
        (PORT datad (848:848:848) (904:904:904))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT asdata (1477:1477:1477) (1508:1508:1508))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[25\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1157:1157:1157))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datad (1786:1786:1786) (1811:1811:1811))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[25\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1451:1451:1451) (1462:1462:1462))
        (PORT datab (1099:1099:1099) (1077:1077:1077))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2624:2624:2624) (2592:2592:2592))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT ena (2192:2192:2192) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_st_data\[23\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1464:1464:1464))
        (PORT datac (756:756:756) (771:771:771))
        (PORT datad (445:445:445) (450:450:450))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1620:1620:1620) (1634:1634:1634))
        (PORT datad (1998:1998:1998) (2003:2003:2003))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (1958:1958:1958))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT ena (9533:9533:9533) (9327:9327:9327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2585:2585:2585))
        (PORT d[1] (3936:3936:3936) (4034:4034:4034))
        (PORT d[2] (2200:2200:2200) (2119:2119:2119))
        (PORT d[3] (1498:1498:1498) (1543:1543:1543))
        (PORT d[4] (2183:2183:2183) (2087:2087:2087))
        (PORT d[5] (1872:1872:1872) (1787:1787:1787))
        (PORT d[6] (5250:5250:5250) (5349:5349:5349))
        (PORT d[7] (3211:3211:3211) (3124:3124:3124))
        (PORT d[8] (2631:2631:2631) (2560:2560:2560))
        (PORT d[9] (1861:1861:1861) (1788:1788:1788))
        (PORT d[10] (5923:5923:5923) (5913:5913:5913))
        (PORT d[11] (2977:2977:2977) (3054:3054:3054))
        (PORT d[12] (2198:2198:2198) (2119:2119:2119))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (PORT ena (9529:9529:9529) (9323:9323:9323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (2756:2756:2756))
        (PORT clk (2554:2554:2554) (2582:2582:2582))
        (PORT ena (9529:9529:9529) (9323:9323:9323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2490:2490:2490))
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT ena (9533:9533:9533) (9327:9327:9327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2558:2558:2558) (2586:2586:2586))
        (PORT d[0] (9533:9533:9533) (9327:9327:9327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2559:2559:2559) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1582:1582:1582) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1891:1891:1891))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT ena (3358:3358:3358) (3314:3314:3314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5010:5010:5010) (5212:5212:5212))
        (PORT d[1] (2937:2937:2937) (2807:2807:2807))
        (PORT d[2] (3058:3058:3058) (2929:2929:2929))
        (PORT d[3] (2628:2628:2628) (2714:2714:2714))
        (PORT d[4] (2325:2325:2325) (2198:2198:2198))
        (PORT d[5] (3351:3351:3351) (3204:3204:3204))
        (PORT d[6] (6539:6539:6539) (6427:6427:6427))
        (PORT d[7] (6534:6534:6534) (6638:6638:6638))
        (PORT d[8] (2977:2977:2977) (2941:2941:2941))
        (PORT d[9] (3237:3237:3237) (3181:3181:3181))
        (PORT d[10] (5020:5020:5020) (5012:5012:5012))
        (PORT d[11] (3857:3857:3857) (3891:3891:3891))
        (PORT d[12] (3780:3780:3780) (3644:3644:3644))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT ena (3354:3354:3354) (3310:3310:3310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5695:5695:5695) (5789:5789:5789))
        (PORT clk (2534:2534:2534) (2563:2563:2563))
        (PORT ena (3354:3354:3354) (3310:3310:3310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (3018:3018:3018))
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT ena (3358:3358:3358) (3314:3314:3314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2567:2567:2567))
        (PORT d[0] (3358:3358:3358) (3314:3314:3314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1529:1529:1529))
        (PORT datab (1213:1213:1213) (1186:1186:1186))
        (PORT datac (2092:2092:2092) (2115:2115:2115))
        (PORT datad (1946:1946:1946) (1946:1946:1946))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2413:2413:2413))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT ena (5106:5106:5106) (4871:4871:4871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (4132:4132:4132))
        (PORT d[1] (4701:4701:4701) (4573:4573:4573))
        (PORT d[2] (6875:6875:6875) (6867:6867:6867))
        (PORT d[3] (5097:5097:5097) (4953:4953:4953))
        (PORT d[4] (4148:4148:4148) (4039:4039:4039))
        (PORT d[5] (4866:4866:4866) (4671:4671:4671))
        (PORT d[6] (4806:4806:4806) (4702:4702:4702))
        (PORT d[7] (6214:6214:6214) (6293:6293:6293))
        (PORT d[8] (5028:5028:5028) (5065:5065:5065))
        (PORT d[9] (5738:5738:5738) (5806:5806:5806))
        (PORT d[10] (5283:5283:5283) (5307:5307:5307))
        (PORT d[11] (4559:4559:4559) (4456:4456:4456))
        (PORT d[12] (4878:4878:4878) (4742:4742:4742))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (PORT ena (5102:5102:5102) (4867:4867:4867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2584:2584:2584))
        (PORT clk (2529:2529:2529) (2552:2552:2552))
        (PORT ena (5102:5102:5102) (4867:4867:4867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3352:3352:3352))
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT ena (5106:5106:5106) (4871:4871:4871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2533:2533:2533) (2556:2556:2556))
        (PORT d[0] (5106:5106:5106) (4871:4871:4871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2327:2327:2327))
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT ena (5791:5791:5791) (5560:5560:5560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4688:4688:4688) (4910:4910:4910))
        (PORT d[1] (4348:4348:4348) (4214:4214:4214))
        (PORT d[2] (3416:3416:3416) (3272:3272:3272))
        (PORT d[3] (2661:2661:2661) (2748:2748:2748))
        (PORT d[4] (3408:3408:3408) (3290:3290:3290))
        (PORT d[5] (5972:5972:5972) (5777:5777:5777))
        (PORT d[6] (5877:5877:5877) (5767:5767:5767))
        (PORT d[7] (6935:6935:6935) (7015:7015:7015))
        (PORT d[8] (6032:6032:6032) (6064:6064:6064))
        (PORT d[9] (6420:6420:6420) (6480:6480:6480))
        (PORT d[10] (4675:4675:4675) (4675:4675:4675))
        (PORT d[11] (5629:5629:5629) (5518:5518:5518))
        (PORT d[12] (4520:4520:4520) (4385:4385:4385))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT ena (5787:5787:5787) (5556:5556:5556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2727:2727:2727))
        (PORT clk (2549:2549:2549) (2571:2571:2571))
        (PORT ena (5787:5787:5787) (5556:5556:5556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2389:2389:2389))
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT ena (5791:5791:5791) (5560:5560:5560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2575:2575:2575))
        (PORT d[0] (5791:5791:5791) (5560:5560:5560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1576:1576:1576) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1577:1577:1577) (1573:1573:1573))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1527:1527:1527))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3295:3295:3295) (3336:3336:3336))
        (PORT datad (2509:2509:2509) (2486:2486:2486))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[23\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1899:1899:1899))
        (PORT datab (1108:1108:1108) (1093:1093:1093))
        (PORT datac (212:212:212) (248:248:248))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[23\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1007:1007:1007))
        (PORT datab (1100:1100:1100) (1078:1078:1078))
        (PORT datac (936:936:936) (934:934:934))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2157:2157:2157) (2129:2129:2129))
        (PORT ena (2192:2192:2192) (2144:2144:2144))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (838:838:838))
        (PORT datab (1256:1256:1256) (1289:1289:1289))
        (PORT datac (738:738:738) (758:758:758))
        (PORT datad (1339:1339:1339) (1361:1361:1361))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_arith_result\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (740:740:740))
        (PORT datac (282:282:282) (367:367:367))
        (PORT datad (715:715:715) (716:716:716))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_mem_byte_en\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (691:691:691))
        (PORT datab (876:876:876) (949:949:949))
        (PORT datac (1240:1240:1240) (1231:1231:1231))
        (PORT datad (1090:1090:1090) (1125:1125:1125))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2674:2674:2674) (2662:2662:2662))
        (PORT datac (1406:1406:1406) (1458:1458:1458))
        (PORT datad (1311:1311:1311) (1330:1330:1330))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|byteenable\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1168:1168:1168) (1195:1195:1195))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (693:693:693))
        (PORT datab (1099:1099:1099) (1119:1119:1119))
        (PORT datac (1138:1138:1138) (1189:1189:1189))
        (PORT datad (849:849:849) (905:905:905))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT asdata (1142:1142:1142) (1178:1178:1178))
        (PORT clrn (2148:2148:2148) (2117:2117:2117))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[15\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1053:1053:1053))
        (PORT datab (1420:1420:1420) (1413:1413:1413))
        (PORT datac (989:989:989) (985:985:985))
        (PORT datad (1942:1942:1942) (2092:2092:2092))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[15\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1082:1082:1082))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1094:1094:1094) (1102:1102:1102))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2117:2117:2117))
        (PORT ena (1359:1359:1359) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[9\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1757:1757:1757))
        (PORT datab (486:486:486) (488:488:488))
        (PORT datac (737:737:737) (758:758:758))
        (PORT datad (1339:1339:1339) (1361:1361:1361))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[9\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1325:1325:1325) (1344:1344:1344))
        (PORT datac (1323:1323:1323) (1317:1317:1317))
        (PORT datad (970:970:970) (941:941:941))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (925:925:925))
        (PORT datab (938:938:938) (933:933:933))
        (PORT datac (1327:1327:1327) (1321:1321:1321))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1392:1392:1392) (1417:1417:1417))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (1236:1236:1236) (1277:1277:1277))
        (PORT sload (2629:2629:2629) (2665:2665:2665))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1467:1467:1467))
        (PORT datab (1142:1142:1142) (1181:1181:1181))
        (PORT datac (1405:1405:1405) (1457:1457:1457))
        (PORT datad (2624:2624:2624) (2618:2618:2618))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|address\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_addr\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1553:1553:1553))
        (PORT datab (1773:1773:1773) (1837:1837:1837))
        (PORT datac (728:728:728) (788:788:788))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (657:657:657))
        (PORT datab (1136:1136:1136) (1193:1193:1193))
        (PORT datac (1369:1369:1369) (1400:1400:1400))
        (PORT datad (996:996:996) (984:984:984))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2651:2651:2651) (2573:2573:2573))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (407:407:407))
        (PORT datab (1066:1066:1066) (1078:1078:1078))
        (PORT datac (330:330:330) (438:438:438))
        (PORT datad (499:499:499) (569:569:569))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1751:1751:1751))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2247:2247:2247) (2279:2279:2279))
        (PORT datac (1030:1030:1030) (1082:1082:1082))
        (PORT datad (1063:1063:1063) (1104:1104:1104))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1132:1132:1132))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (703:703:703) (718:718:718))
        (PORT datad (1026:1026:1026) (1024:1024:1024))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1701:1701:1701))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1416:1416:1416) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (874:874:874))
        (PORT datab (1406:1406:1406) (1444:1444:1444))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1301:1301:1301) (1284:1284:1284))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1943:1943:1943) (1860:1860:1860))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_addr\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1213:1213:1213))
        (PORT datac (1732:1732:1732) (1801:1801:1801))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1027:1027:1027))
        (PORT datab (1174:1174:1174) (1236:1236:1236))
        (PORT datac (838:838:838) (873:873:873))
        (PORT datad (759:759:759) (750:750:750))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT asdata (1674:1674:1674) (1721:1721:1721))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[28\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (1780:1780:1780) (1789:1789:1789))
        (PORT datad (1572:1572:1572) (1612:1612:1612))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[28\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (1068:1068:1068) (1072:1072:1072))
        (PORT datac (1557:1557:1557) (1527:1527:1527))
        (PORT datad (215:215:215) (244:244:244))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (1737:1737:1737) (1682:1682:1682))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1373:1373:1373))
        (PORT datab (1458:1458:1458) (1479:1479:1479))
        (PORT datad (1322:1322:1322) (1355:1355:1355))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1368:1368:1368) (1359:1359:1359))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (2049:2049:2049) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[5\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (463:463:463))
        (PORT datab (1513:1513:1513) (1550:1550:1550))
        (PORT datad (368:368:368) (371:371:371))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (792:792:792) (795:795:795))
        (PORT clrn (2164:2164:2164) (2136:2136:2136))
        (PORT sclr (1575:1575:1575) (1643:1643:1643))
        (PORT sload (1701:1701:1701) (1759:1759:1759))
        (PORT ena (2079:2079:2079) (2089:2089:2089))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1366:1366:1366))
        (PORT datab (814:814:814) (861:861:861))
        (PORT datac (1076:1076:1076) (1115:1115:1115))
        (PORT datad (1641:1641:1641) (1643:1643:1643))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|address\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_addr\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1158:1158:1158) (1196:1196:1196))
        (PORT datac (1732:1732:1732) (1802:1802:1802))
        (PORT datad (261:261:261) (335:335:335))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1102:1102:1102))
        (PORT datab (696:696:696) (743:743:743))
        (PORT datac (823:823:823) (876:876:876))
        (PORT datad (677:677:677) (687:687:687))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (754:754:754))
        (PORT datab (860:860:860) (899:899:899))
        (PORT datac (812:812:812) (882:882:882))
        (PORT datad (878:878:878) (947:947:947))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1426:1426:1426) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (891:891:891) (942:942:942))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (254:254:254) (326:326:326))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1082:1082:1082))
        (PORT datab (758:758:758) (804:804:804))
        (PORT datac (1719:1719:1719) (1711:1711:1711))
        (PORT datad (706:706:706) (709:709:709))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2095:2095:2095) (2057:2057:2057))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1769:1769:1769) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (859:859:859))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (888:888:888))
        (PORT datab (1010:1010:1010) (980:980:980))
        (PORT datac (1363:1363:1363) (1393:1393:1393))
        (PORT datad (1009:1009:1009) (997:997:997))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1930:1930:1930) (1870:1870:1870))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1337:1337:1337))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1044:1044:1044) (1062:1062:1062))
        (PORT datad (1356:1356:1356) (1399:1399:1399))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1943:1943:1943) (1860:1860:1860))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_addr\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1591:1591:1591))
        (PORT datac (1092:1092:1092) (1130:1130:1130))
        (PORT datad (426:426:426) (477:477:477))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (467:467:467))
        (PORT datac (517:517:517) (587:587:587))
        (PORT datad (316:316:316) (404:404:404))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[29\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (749:749:749))
        (PORT datab (1137:1137:1137) (1193:1193:1193))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1150:1150:1150) (1188:1188:1188))
        (PORT sload (1707:1707:1707) (1750:1750:1750))
        (PORT ena (2651:2651:2651) (2573:2573:2573))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (755:755:755))
        (PORT datab (696:696:696) (744:744:744))
        (PORT datac (811:811:811) (881:881:881))
        (PORT datad (879:879:879) (947:947:947))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1426:1426:1426) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (903:903:903))
        (PORT datac (2246:2246:2246) (2289:2289:2289))
        (PORT datad (458:458:458) (509:509:509))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1071:1071:1071))
        (PORT datab (816:816:816) (859:859:859))
        (PORT datac (373:373:373) (389:389:389))
        (PORT datad (1072:1072:1072) (1085:1085:1085))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1701:1701:1701))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT asdata (1391:1391:1391) (1412:1412:1412))
        (PORT ena (1416:1416:1416) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (1031:1031:1031))
        (PORT datab (959:959:959) (1058:1058:1058))
        (PORT datac (1040:1040:1040) (1077:1077:1077))
        (PORT datad (1339:1339:1339) (1352:1352:1352))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[31\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1111:1111:1111))
        (PORT datab (885:885:885) (951:951:951))
        (PORT datac (2248:2248:2248) (2291:2291:2291))
        (PORT datad (732:732:732) (777:777:777))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[31\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1016:1016:1016))
        (PORT datab (884:884:884) (950:950:950))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (857:857:857) (902:902:902))
        (PORT sload (1745:1745:1745) (1809:1809:1809))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT asdata (1187:1187:1187) (1236:1236:1236))
        (PORT ena (1744:1744:1744) (1746:1746:1746))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (916:916:916))
        (PORT datab (1245:1245:1245) (1221:1221:1221))
        (PORT datac (804:804:804) (844:844:844))
        (PORT datad (761:761:761) (752:752:752))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1413:1413:1413))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1134:1134:1134))
        (PORT datab (1063:1063:1063) (1097:1097:1097))
        (PORT datad (2205:2205:2205) (2241:2241:2241))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1070:1070:1070))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1742:1742:1742) (1737:1737:1737))
        (PORT datad (1310:1310:1310) (1325:1325:1325))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1701:1701:1701))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1416:1416:1416) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1340:1340:1340))
        (PORT datab (1399:1399:1399) (1435:1435:1435))
        (PORT datac (1017:1017:1017) (1040:1040:1040))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1943:1943:1943) (1860:1860:1860))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (874:874:874))
        (PORT datab (2192:2192:2192) (2220:2220:2220))
        (PORT datac (1754:1754:1754) (1779:1779:1779))
        (PORT datad (1328:1328:1328) (1346:1346:1346))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|address\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_addr\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1587:1587:1587))
        (PORT datac (1369:1369:1369) (1399:1399:1399))
        (PORT datad (262:262:262) (336:336:336))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1013:1013:1013))
        (PORT datab (1048:1048:1048) (1075:1075:1075))
        (PORT datac (1044:1044:1044) (1047:1047:1047))
        (PORT datad (1107:1107:1107) (1148:1148:1148))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1471:1471:1471) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1131:1131:1131))
        (PORT datab (959:959:959) (1059:1059:1059))
        (PORT datac (885:885:885) (977:977:977))
        (PORT datad (451:451:451) (501:501:501))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1325:1325:1325))
        (PORT datab (2249:2249:2249) (2282:2282:2282))
        (PORT datac (699:699:699) (737:737:737))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1071:1071:1071))
        (PORT datab (1779:1779:1779) (1768:1768:1768))
        (PORT datac (661:661:661) (658:658:658))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1701:1701:1701))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (730:730:730) (777:777:777))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1744:1744:1744) (1746:1746:1746))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1413:1413:1413))
        (PORT datab (1159:1159:1159) (1196:1196:1196))
        (PORT datac (1045:1045:1045) (1048:1048:1048))
        (PORT datad (732:732:732) (722:722:722))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1471:1471:1471) (1448:1448:1448))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1420:1420:1420))
        (PORT datab (502:502:502) (553:553:553))
        (PORT datad (1015:1015:1015) (1040:1040:1040))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1078:1078:1078))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1720:1720:1720) (1712:1712:1712))
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2095:2095:2095) (2057:2057:2057))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[26\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1769:1769:1769) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (744:744:744))
        (PORT datab (856:856:856) (895:895:895))
        (PORT datac (1036:1036:1036) (1032:1032:1032))
        (PORT datad (1627:1627:1627) (1629:1629:1629))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (752:752:752))
        (PORT datab (927:927:927) (991:991:991))
        (PORT datac (813:813:813) (883:883:883))
        (PORT datad (1026:1026:1026) (1042:1042:1042))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1426:1426:1426) (1431:1431:1431))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (853:853:853))
        (PORT datab (1224:1224:1224) (1274:1274:1274))
        (PORT datac (750:750:750) (800:800:800))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1073:1073:1073) (1086:1086:1086))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (1718:1718:1718) (1711:1711:1711))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2095:2095:2095) (2057:2057:2057))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[24\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (343:343:343))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1769:1769:1769) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|resetlatch\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1044:1044:1044))
        (PORT datab (682:682:682) (662:662:662))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|resetlatch\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1085:1085:1085))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (2066:2066:2066) (2041:2041:2041))
        (PORT datad (1072:1072:1072) (1085:1085:1085))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1701:1701:1701))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[33\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1416:1416:1416) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1336:1336:1336))
        (PORT datab (1406:1406:1406) (1444:1444:1444))
        (PORT datac (742:742:742) (785:785:785))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1943:1943:1943) (1860:1860:1860))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_ram_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1115:1115:1115))
        (PORT datab (822:822:822) (824:824:824))
        (PORT datad (930:930:930) (911:911:911))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_ram_rd\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (757:757:757) (756:756:756))
        (PORT datad (1056:1056:1056) (1062:1062:1062))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_ram_rd\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_ram_rd_d1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (917:917:917))
        (PORT datab (809:809:809) (869:869:869))
        (PORT datac (1240:1240:1240) (1209:1209:1209))
        (PORT datad (786:786:786) (777:777:777))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1444:1444:1444) (1413:1413:1413))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1034:1034:1034))
        (PORT datab (947:947:947) (1044:1044:1044))
        (PORT datac (1045:1045:1045) (1084:1084:1084))
        (PORT datad (454:454:454) (503:503:503))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1220:1220:1220) (1269:1269:1269))
        (PORT datac (793:793:793) (843:843:843))
        (PORT datad (429:429:429) (480:480:480))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1083:1083:1083))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1719:1719:1719) (1711:1711:1711))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2095:2095:2095) (2057:2057:2057))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2153:2153:2153))
        (PORT asdata (670:670:670) (750:750:750))
        (PORT ena (1769:1769:1769) (1759:1759:1759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|always1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1409:1409:1409) (1428:1428:1428))
        (PORT datad (900:900:900) (885:885:885))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|monitor_error\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (781:781:781))
        (PORT datab (774:774:774) (779:779:779))
        (PORT datad (287:287:287) (362:362:362))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|monitor_error\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1118:1118:1118))
        (PORT datab (2144:2144:2144) (2116:2116:2116))
        (PORT datac (1029:1029:1029) (1071:1071:1071))
        (PORT datad (1072:1072:1072) (1085:1085:1085))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2131:2131:2131))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1701:1701:1701))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2158:2158:2158))
        (PORT asdata (670:670:670) (750:750:750))
        (PORT ena (1416:1416:1416) (1417:1417:1417))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1340:1340:1340))
        (PORT datab (1398:1398:1398) (1434:1434:1434))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (804:804:804) (850:850:850))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonAReg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1943:1943:1943) (1860:1860:1860))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1136:1136:1136))
        (PORT datab (1375:1375:1375) (1390:1390:1390))
        (PORT datac (1753:1753:1753) (1779:1779:1779))
        (PORT datad (796:796:796) (847:847:847))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|address\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_addr\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1594:1594:1594))
        (PORT datab (1210:1210:1210) (1249:1249:1249))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (670:670:670))
        (PORT datab (1097:1097:1097) (1117:1117:1117))
        (PORT datac (1138:1138:1138) (1189:1189:1189))
        (PORT datad (852:852:852) (908:908:908))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT asdata (2373:2373:2373) (2375:2375:2375))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[22\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (245:245:245) (282:282:282))
        (PORT datac (1649:1649:1649) (1629:1629:1629))
        (PORT datad (1801:1801:1801) (1905:1905:1905))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[22\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1362:1362:1362))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1083:1083:1083) (1094:1094:1094))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (PORT ena (2437:2437:2437) (2374:2374:2374))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[27\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (803:803:803))
        (PORT datac (755:755:755) (753:753:753))
        (PORT datad (1076:1076:1076) (1069:1069:1069))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[27\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1041:1041:1041) (1013:1013:1013))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (PORT sload (1770:1770:1770) (1878:1878:1878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1963:1963:1963) (1941:1941:1941))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3459:3459:3459))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT ena (5069:5069:5069) (4843:4843:4843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4778:4778:4778) (4639:4639:4639))
        (PORT d[1] (5032:5032:5032) (4882:4882:4882))
        (PORT d[2] (6190:6190:6190) (6187:6187:6187))
        (PORT d[3] (4724:4724:4724) (4582:4582:4582))
        (PORT d[4] (4538:4538:4538) (4440:4440:4440))
        (PORT d[5] (4225:4225:4225) (4050:4050:4050))
        (PORT d[6] (4422:4422:4422) (4320:4320:4320))
        (PORT d[7] (5831:5831:5831) (5904:5904:5904))
        (PORT d[8] (4987:4987:4987) (5017:5017:5017))
        (PORT d[9] (5358:5358:5358) (5421:5421:5421))
        (PORT d[10] (5002:5002:5002) (5038:5038:5038))
        (PORT d[11] (4156:4156:4156) (4047:4047:4047))
        (PORT d[12] (4549:4549:4549) (4419:4419:4419))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (PORT ena (5065:5065:5065) (4839:4839:4839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6823:6823:6823) (6956:6956:6956))
        (PORT clk (2527:2527:2527) (2554:2554:2554))
        (PORT ena (5065:5065:5065) (4839:4839:4839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6341:6341:6341) (6557:6557:6557))
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT ena (5069:5069:5069) (4843:4843:4843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2558:2558:2558))
        (PORT d[0] (5069:5069:5069) (4843:4843:4843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3098:3098:3098))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT ena (6623:6623:6623) (6411:6411:6411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (4025:4025:4025))
        (PORT d[1] (4031:4031:4031) (4038:4038:4038))
        (PORT d[2] (5442:5442:5442) (5382:5382:5382))
        (PORT d[3] (3469:3469:3469) (3667:3667:3667))
        (PORT d[4] (4444:4444:4444) (4461:4461:4461))
        (PORT d[5] (4844:4844:4844) (5021:5021:5021))
        (PORT d[6] (6284:6284:6284) (6293:6293:6293))
        (PORT d[7] (4570:4570:4570) (4562:4562:4562))
        (PORT d[8] (4268:4268:4268) (4399:4399:4399))
        (PORT d[9] (4412:4412:4412) (4600:4600:4600))
        (PORT d[10] (6423:6423:6423) (6523:6523:6523))
        (PORT d[11] (3573:3573:3573) (3732:3732:3732))
        (PORT d[12] (5535:5535:5535) (5603:5603:5603))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT ena (6619:6619:6619) (6407:6407:6407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5034:5034:5034) (5077:5077:5077))
        (PORT clk (2517:2517:2517) (2540:2540:2540))
        (PORT ena (6619:6619:6619) (6407:6407:6407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4798:4798:4798) (4945:4945:4945))
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT ena (6623:6623:6623) (6411:6411:6411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2521:2521:2521) (2544:2544:2544))
        (PORT d[0] (6623:6623:6623) (6411:6411:6411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2522:2522:2522) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1542:1542:1542))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2631:2631:2631))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT ena (6304:6304:6304) (6091:6091:6091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4674:4674:4674))
        (PORT d[1] (7477:7477:7477) (7297:7297:7297))
        (PORT d[2] (4661:4661:4661) (4574:4574:4574))
        (PORT d[3] (2342:2342:2342) (2478:2478:2478))
        (PORT d[4] (6609:6609:6609) (6477:6477:6477))
        (PORT d[5] (5658:5658:5658) (5865:5865:5865))
        (PORT d[6] (6750:6750:6750) (6723:6723:6723))
        (PORT d[7] (5660:5660:5660) (5664:5664:5664))
        (PORT d[8] (3563:3563:3563) (3662:3662:3662))
        (PORT d[9] (4531:4531:4531) (4662:4662:4662))
        (PORT d[10] (5887:5887:5887) (5924:5924:5924))
        (PORT d[11] (3569:3569:3569) (3720:3720:3720))
        (PORT d[12] (4793:4793:4793) (4821:4821:4821))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT ena (6300:6300:6300) (6087:6087:6087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5524:5524:5524) (5502:5502:5502))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
        (PORT ena (6300:6300:6300) (6087:6087:6087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4766:4766:4766) (4913:4913:4913))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT ena (6304:6304:6304) (6091:6091:6091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (6304:6304:6304) (6091:6091:6091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1566:1566:1566) (1561:1561:1561))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3175:3175:3175) (3231:3231:3231))
        (PORT datab (2128:2128:2128) (2135:2135:2135))
        (PORT datac (1625:1625:1625) (1616:1616:1616))
        (PORT datad (3679:3679:3679) (3887:3887:3887))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2824:2824:2824))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT ena (5126:5126:5126) (4897:4897:4897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6122:6122:6122) (5971:5971:5971))
        (PORT d[1] (6043:6043:6043) (5899:5899:5899))
        (PORT d[2] (4711:4711:4711) (4702:4702:4702))
        (PORT d[3] (6113:6113:6113) (5984:5984:5984))
        (PORT d[4] (5527:5527:5527) (5418:5418:5418))
        (PORT d[5] (5802:5802:5802) (5604:5604:5604))
        (PORT d[6] (6481:6481:6481) (6423:6423:6423))
        (PORT d[7] (6677:6677:6677) (6828:6828:6828))
        (PORT d[8] (3660:3660:3660) (3702:3702:3702))
        (PORT d[9] (4341:4341:4341) (4413:4413:4413))
        (PORT d[10] (5369:5369:5369) (5401:5401:5401))
        (PORT d[11] (5188:5188:5188) (5104:5104:5104))
        (PORT d[12] (4825:4825:4825) (4904:4904:4904))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT ena (5122:5122:5122) (4893:4893:4893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5900:5900:5900) (5634:5634:5634))
        (PORT clk (2521:2521:2521) (2542:2542:2542))
        (PORT ena (5122:5122:5122) (4893:4893:4893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5899:5899:5899) (6110:6110:6110))
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT ena (5126:5126:5126) (4897:4897:4897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2525:2525:2525) (2546:2546:2546))
        (PORT d[0] (5126:5126:5126) (4897:4897:4897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2526:2526:2526) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1616:1616:1616))
        (PORT datab (3710:3710:3710) (3929:3929:3929))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (3016:3016:3016) (2921:2921:2921))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2279:2279:2279))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (7011:7011:7011) (6800:6800:6800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (4828:4828:4828))
        (PORT d[1] (7620:7620:7620) (7448:7448:7448))
        (PORT d[2] (5681:5681:5681) (5578:5578:5578))
        (PORT d[3] (2347:2347:2347) (2484:2484:2484))
        (PORT d[4] (7013:7013:7013) (6888:6888:6888))
        (PORT d[5] (5400:5400:5400) (5623:5623:5623))
        (PORT d[6] (5842:5842:5842) (5804:5804:5804))
        (PORT d[7] (5452:5452:5452) (5515:5515:5515))
        (PORT d[8] (3788:3788:3788) (3879:3879:3879))
        (PORT d[9] (4552:4552:4552) (4687:4687:4687))
        (PORT d[10] (6327:6327:6327) (6369:6369:6369))
        (PORT d[11] (4203:4203:4203) (4342:4342:4342))
        (PORT d[12] (5032:5032:5032) (5043:5043:5043))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (7007:7007:7007) (6796:6796:6796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2936:2936:2936) (2996:2996:2996))
        (PORT clk (2508:2508:2508) (2528:2528:2528))
        (PORT ena (7007:7007:7007) (6796:6796:6796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5475:5475:5475) (5612:5612:5612))
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT ena (7011:7011:7011) (6800:6800:6800))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2532:2532:2532))
        (PORT d[0] (7011:7011:7011) (6800:6800:6800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1530:1530:1530))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2780:2780:2780))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT ena (6631:6631:6631) (6419:6419:6419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (4077:4077:4077))
        (PORT d[1] (4031:4031:4031) (4038:4038:4038))
        (PORT d[2] (5095:5095:5095) (5059:5059:5059))
        (PORT d[3] (3506:3506:3506) (3705:3705:3705))
        (PORT d[4] (4452:4452:4452) (4470:4470:4470))
        (PORT d[5] (5182:5182:5182) (5347:5347:5347))
        (PORT d[6] (6254:6254:6254) (6258:6258:6258))
        (PORT d[7] (4607:4607:4607) (4592:4592:4592))
        (PORT d[8] (4922:4922:4922) (5039:5039:5039))
        (PORT d[9] (4378:4378:4378) (4564:4564:4564))
        (PORT d[10] (6081:6081:6081) (6187:6187:6187))
        (PORT d[11] (3526:3526:3526) (3678:3678:3678))
        (PORT d[12] (5528:5528:5528) (5595:5595:5595))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT ena (6627:6627:6627) (6415:6415:6415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3165:3165:3165))
        (PORT clk (2524:2524:2524) (2545:2545:2545))
        (PORT ena (6627:6627:6627) (6415:6415:6415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4812:4812:4812) (4961:4961:4961))
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT ena (6631:6631:6631) (6419:6419:6419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2549:2549:2549))
        (PORT d[0] (6631:6631:6631) (6419:6419:6419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1547:1547:1547))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2856:2856:2856))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT ena (5129:5129:5129) (4899:4899:4899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5773:5773:5773) (5625:5625:5625))
        (PORT d[1] (6050:6050:6050) (5905:5905:5905))
        (PORT d[2] (5468:5468:5468) (5471:5471:5471))
        (PORT d[3] (5680:5680:5680) (5510:5510:5510))
        (PORT d[4] (5208:5208:5208) (5107:5107:5107))
        (PORT d[5] (6492:6492:6492) (6287:6287:6287))
        (PORT d[6] (7230:7230:7230) (7167:7167:7167))
        (PORT d[7] (6265:6265:6265) (6419:6419:6419))
        (PORT d[8] (4328:4328:4328) (4359:4359:4359))
        (PORT d[9] (4716:4716:4716) (4789:4789:4789))
        (PORT d[10] (5051:5051:5051) (5087:5087:5087))
        (PORT d[11] (5899:5899:5899) (5803:5803:5803))
        (PORT d[12] (5522:5522:5522) (5591:5591:5591))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT ena (5125:5125:5125) (4895:4895:4895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4282:4282:4282) (4393:4393:4393))
        (PORT clk (2484:2484:2484) (2505:2505:2505))
        (PORT ena (5125:5125:5125) (4895:4895:4895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5592:5592:5592) (5815:5815:5815))
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT ena (5129:5129:5129) (4899:4899:4899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2509:2509:2509))
        (PORT d[0] (5129:5129:5129) (4899:4899:4899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1507:1507:1507))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3147:3147:3147))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT ena (5057:5057:5057) (4837:4837:4837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5450:5450:5450) (5305:5305:5305))
        (PORT d[1] (6046:6046:6046) (5903:5903:5903))
        (PORT d[2] (5843:5843:5843) (5840:5840:5840))
        (PORT d[3] (5004:5004:5004) (4858:4858:4858))
        (PORT d[4] (4890:4890:4890) (4785:4785:4785))
        (PORT d[5] (6855:6855:6855) (6646:6646:6646))
        (PORT d[6] (7507:7507:7507) (7441:7441:7441))
        (PORT d[7] (5759:5759:5759) (5821:5821:5821))
        (PORT d[8] (4656:4656:4656) (4687:4687:4687))
        (PORT d[9] (5051:5051:5051) (5120:5120:5120))
        (PORT d[10] (5004:5004:5004) (5036:5036:5036))
        (PORT d[11] (4481:4481:4481) (4378:4378:4378))
        (PORT d[12] (5543:5543:5543) (5613:5613:5613))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (5053:5053:5053) (4833:4833:4833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4225:4225:4225) (4210:4210:4210))
        (PORT clk (2491:2491:2491) (2511:2511:2511))
        (PORT ena (5053:5053:5053) (4833:4833:4833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5954:5954:5954) (6170:6170:6170))
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT ena (5057:5057:5057) (4837:4837:4837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2515:2515:2515))
        (PORT d[0] (5057:5057:5057) (4837:4837:4837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1512:1512:1512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1513:1513:1513))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3176:3176:3176) (3233:3233:3233))
        (PORT datab (2275:2275:2275) (2358:2358:2358))
        (PORT datac (2109:2109:2109) (2126:2126:2126))
        (PORT datad (3680:3680:3680) (3888:3888:3888))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1867:1867:1867) (1852:1852:1852))
        (PORT datab (1939:1939:1939) (1931:1931:1931))
        (PORT datac (3128:3128:3128) (3174:3174:3174))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2238:2238:2238) (2414:2414:2414))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[27\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (1915:1915:1915))
        (PORT datab (335:335:335) (429:429:429))
        (PORT datac (254:254:254) (333:333:333))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[27\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (801:801:801))
        (PORT datab (767:767:767) (782:782:782))
        (PORT datac (2569:2569:2569) (2536:2536:2536))
        (PORT datad (706:706:706) (708:708:708))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (PORT ena (2251:2251:2251) (2164:2164:2164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (997:997:997))
        (PORT datab (1456:1456:1456) (1477:1477:1477))
        (PORT datad (1438:1438:1438) (1482:1482:1482))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1121:1121:1121) (1129:1129:1129))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (2049:2049:2049) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1381:1381:1381))
        (PORT datab (443:443:443) (444:444:444))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (800:800:800) (809:809:809))
        (PORT clrn (2164:2164:2164) (2136:2136:2136))
        (PORT sclr (1575:1575:1575) (1643:1643:1643))
        (PORT sload (1701:1701:1701) (1759:1759:1759))
        (PORT ena (2079:2079:2079) (2089:2089:2089))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_plus_one\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (870:870:870))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc_no_crst_nxt\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (767:767:767))
        (PORT datab (1019:1019:1019) (1001:1001:1001))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (1030:1030:1030) (1009:1009:1009))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (PORT ena (1801:1801:1801) (1829:1829:1829))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (635:635:635) (662:662:662))
        (PORT clrn (2164:2164:2164) (2136:2136:2136))
        (PORT sclr (1575:1575:1575) (1643:1643:1643))
        (PORT sload (1701:1701:1701) (1759:1759:1759))
        (PORT ena (2079:2079:2079) (2089:2089:2089))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1364:1364:1364))
        (PORT datab (1089:1089:1089) (1118:1118:1118))
        (PORT datac (780:780:780) (826:826:826))
        (PORT datad (773:773:773) (825:825:825))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|address\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (523:523:523))
        (PORT datab (292:292:292) (377:377:377))
        (PORT datac (438:438:438) (496:496:496))
        (PORT datad (261:261:261) (336:336:336))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|oci_reg_readdata\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (771:771:771))
        (PORT datab (1105:1105:1105) (1124:1124:1124))
        (PORT datac (778:778:778) (830:830:830))
        (PORT datad (955:955:955) (934:934:934))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1406:1406:1406) (1366:1366:1366))
        (PORT sload (1818:1818:1818) (1826:1826:1826))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT asdata (862:862:862) (911:911:911))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[16\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2057:2057:2057) (2200:2200:2200))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (1031:1031:1031) (1039:1039:1039))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[16\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1291:1291:1291))
        (PORT datab (1337:1337:1337) (1296:1296:1296))
        (PORT datac (255:255:255) (336:336:336))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2125:2125:2125))
        (PORT ena (3000:3000:3000) (2949:2949:2949))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_exception\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1817:1817:1817))
        (PORT datac (1661:1661:1661) (1721:1721:1721))
        (PORT datad (1425:1425:1425) (1483:1483:1483))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_exception\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1709:1709:1709))
        (PORT datab (437:437:437) (458:458:458))
        (PORT datac (2049:2049:2049) (2084:2084:2084))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (990:990:990))
        (PORT datac (1703:1703:1703) (1757:1757:1757))
        (PORT datad (1635:1635:1635) (1747:1747:1747))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_implicit_dst_eretaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1312:1312:1312))
        (PORT datab (1445:1445:1445) (1525:1525:1525))
        (PORT datac (1326:1326:1326) (1387:1387:1387))
        (PORT datad (1378:1378:1378) (1417:1417:1417))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_implicit_dst_eretaddr\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (520:520:520))
        (PORT datab (2069:2069:2069) (2103:2103:2103))
        (PORT datac (1690:1690:1690) (1749:1749:1749))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_dst_regnum\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1289:1289:1289))
        (PORT datab (748:748:748) (739:739:739))
        (PORT datac (1216:1216:1216) (1184:1184:1184))
        (PORT datad (1014:1014:1014) (978:978:978))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_dst_regnum\[4\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (847:847:847))
        (PORT datab (285:285:285) (344:344:344))
        (PORT datac (1387:1387:1387) (1407:1407:1407))
        (PORT datad (1049:1049:1049) (1087:1087:1087))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_dst_regnum\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_lo\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (503:503:503))
        (PORT datab (1223:1223:1223) (1300:1300:1300))
        (PORT datac (1089:1089:1089) (1140:1140:1140))
        (PORT datad (229:229:229) (251:251:251))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_logic_result\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1069:1069:1069))
        (PORT datab (859:859:859) (932:932:932))
        (PORT datac (1010:1010:1010) (1044:1044:1044))
        (PORT datad (837:837:837) (889:889:889))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (679:679:679))
        (PORT datab (926:926:926) (901:901:901))
        (PORT datad (760:760:760) (805:805:805))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1707:1707:1707) (1706:1706:1706))
        (PORT clrn (2165:2165:2165) (2136:2136:2136))
        (PORT sclr (995:995:995) (1044:1044:1044))
        (PORT sload (2578:2578:2578) (2585:2585:2585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1681:1681:1681))
        (PORT datab (865:865:865) (917:917:917))
        (PORT datac (1757:1757:1757) (1783:1783:1783))
        (PORT datad (1325:1325:1325) (1342:1342:1342))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|address\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_addr\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (823:823:823) (875:875:875))
        (PORT datac (2707:2707:2707) (2742:2742:2742))
        (PORT datad (316:316:316) (416:416:416))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1034:1034:1034))
        (PORT datab (1175:1175:1175) (1237:1237:1237))
        (PORT datac (838:838:838) (872:872:872))
        (PORT datad (728:728:728) (717:717:717))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT asdata (1443:1443:1443) (1450:1450:1450))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[5\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1194:1194:1194))
        (PORT datab (1805:1805:1805) (1938:1938:1938))
        (PORT datac (1028:1028:1028) (1037:1037:1037))
        (PORT datad (2409:2409:2409) (2368:2368:2368))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (839:839:839))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (1559:1559:1559) (1528:1528:1528))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (1737:1737:1737) (1682:1682:1682))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1193:1193:1193))
        (PORT datab (2085:2085:2085) (2110:2110:2110))
        (PORT datac (1574:1574:1574) (1554:1554:1554))
        (PORT datad (1507:1507:1507) (1609:1609:1609))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1008:1008:1008))
        (PORT datab (829:829:829) (881:881:881))
        (PORT datac (1350:1350:1350) (1370:1370:1370))
        (PORT datad (1357:1357:1357) (1392:1392:1392))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_logic\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (217:217:217) (256:256:256))
        (PORT datad (2149:2149:2149) (2226:2226:2226))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_logic\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[16\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1440:1440:1440))
        (PORT datac (1107:1107:1107) (1138:1138:1138))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1173:1173:1173))
        (PORT datab (945:945:945) (937:937:937))
        (PORT datac (735:735:735) (745:745:745))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (950:950:950) (919:919:919))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1479:1479:1479) (1497:1497:1497))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (1236:1236:1236) (1277:1277:1277))
        (PORT sload (2629:2629:2629) (2665:2665:2665))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1169:1169:1169))
        (PORT datab (339:339:339) (442:442:442))
        (PORT datac (1172:1172:1172) (1237:1237:1237))
        (PORT datad (1095:1095:1095) (1146:1146:1146))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2133w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (382:382:382))
        (PORT datab (287:287:287) (355:355:355))
        (PORT datac (254:254:254) (311:311:311))
        (PORT datad (261:261:261) (307:307:307))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2995:2995:2995))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (5403:5403:5403) (5395:5395:5395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3355:3355:3355))
        (PORT d[1] (4618:4618:4618) (4752:4752:4752))
        (PORT d[2] (8710:8710:8710) (8606:8606:8606))
        (PORT d[3] (4839:4839:4839) (4727:4727:4727))
        (PORT d[4] (3469:3469:3469) (3544:3544:3544))
        (PORT d[5] (5512:5512:5512) (5695:5695:5695))
        (PORT d[6] (5960:5960:5960) (6100:6100:6100))
        (PORT d[7] (4487:4487:4487) (4409:4409:4409))
        (PORT d[8] (4335:4335:4335) (4324:4324:4324))
        (PORT d[9] (3647:3647:3647) (3744:3744:3744))
        (PORT d[10] (6173:6173:6173) (6282:6282:6282))
        (PORT d[11] (4164:4164:4164) (4332:4332:4332))
        (PORT d[12] (6086:6086:6086) (6287:6287:6287))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (PORT ena (5399:5399:5399) (5391:5391:5391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6501:6501:6501) (6668:6668:6668))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (PORT ena (5399:5399:5399) (5391:5391:5391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (3003:3003:3003))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (5403:5403:5403) (5395:5395:5395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT d[0] (5403:5403:5403) (5395:5395:5395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3398:3398:3398))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT ena (7628:7628:7628) (7561:7561:7561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4147:4147:4147) (4260:4260:4260))
        (PORT d[1] (4666:4666:4666) (4766:4766:4766))
        (PORT d[2] (8261:8261:8261) (8116:8116:8116))
        (PORT d[3] (6558:6558:6558) (6449:6449:6449))
        (PORT d[4] (3221:3221:3221) (3336:3336:3336))
        (PORT d[5] (5121:5121:5121) (5274:5274:5274))
        (PORT d[6] (6202:6202:6202) (6293:6293:6293))
        (PORT d[7] (5942:5942:5942) (5859:5859:5859))
        (PORT d[8] (7658:7658:7658) (7563:7563:7563))
        (PORT d[9] (2837:2837:2837) (2932:2932:2932))
        (PORT d[10] (6143:6143:6143) (6172:6172:6172))
        (PORT d[11] (5342:5342:5342) (5502:5502:5502))
        (PORT d[12] (7064:7064:7064) (7218:7218:7218))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT ena (7624:7624:7624) (7557:7557:7557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3350:3350:3350))
        (PORT clk (2546:2546:2546) (2574:2574:2574))
        (PORT ena (7624:7624:7624) (7557:7557:7557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (4060:4060:4060))
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT ena (7628:7628:7628) (7561:7561:7561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2578:2578:2578))
        (PORT d[0] (7628:7628:7628) (7561:7561:7561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1576:1576:1576))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2793:2793:2793) (2844:2844:2844))
        (PORT datab (1874:1874:1874) (1929:1929:1929))
        (PORT datac (3257:3257:3257) (3345:3345:3345))
        (PORT datad (3038:3038:3038) (2917:2917:2917))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1438:1438:1438))
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (PORT ena (9145:9145:9145) (8926:8926:8926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2969:2969:2969))
        (PORT d[1] (1482:1482:1482) (1493:1493:1493))
        (PORT d[2] (5763:5763:5763) (5690:5690:5690))
        (PORT d[3] (1466:1466:1466) (1469:1469:1469))
        (PORT d[4] (1532:1532:1532) (1537:1537:1537))
        (PORT d[5] (1183:1183:1183) (1191:1191:1191))
        (PORT d[6] (1159:1159:1159) (1169:1169:1169))
        (PORT d[7] (1245:1245:1245) (1261:1261:1261))
        (PORT d[8] (1228:1228:1228) (1238:1238:1238))
        (PORT d[9] (5455:5455:5455) (5605:5605:5605))
        (PORT d[10] (4393:4393:4393) (4351:4351:4351))
        (PORT d[11] (1050:1050:1050) (1051:1051:1051))
        (PORT d[12] (1491:1491:1491) (1488:1488:1488))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT ena (9141:9141:9141) (8922:8922:8922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2597:2597:2597))
        (PORT clk (2552:2552:2552) (2584:2584:2584))
        (PORT ena (9141:9141:9141) (8922:8922:8922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2105:2105:2105))
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (PORT ena (9145:9145:9145) (8926:8926:8926))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2588:2588:2588))
        (PORT d[0] (9145:9145:9145) (8926:8926:8926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1586:1586:1586))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (2919:2919:2919))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (5830:5830:5830) (5602:5602:5602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4652:4652:4652) (4872:4872:4872))
        (PORT d[1] (3922:3922:3922) (3792:3792:3792))
        (PORT d[2] (3399:3399:3399) (3268:3268:3268))
        (PORT d[3] (2274:2274:2274) (2363:2363:2363))
        (PORT d[4] (3424:3424:3424) (3308:3308:3308))
        (PORT d[5] (5657:5657:5657) (5467:5467:5467))
        (PORT d[6] (5502:5502:5502) (5394:5394:5394))
        (PORT d[7] (5382:5382:5382) (5409:5409:5409))
        (PORT d[8] (5703:5703:5703) (5736:5736:5736))
        (PORT d[9] (2905:2905:2905) (2898:2898:2898))
        (PORT d[10] (4660:4660:4660) (4661:4661:4661))
        (PORT d[11] (5246:5246:5246) (5134:5134:5134))
        (PORT d[12] (4216:4216:4216) (4090:4090:4090))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (5826:5826:5826) (5598:5598:5598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3213:3213:3213))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (5826:5826:5826) (5598:5598:5598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2190:2190:2190))
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT ena (5830:5830:5830) (5602:5602:5602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2574:2574:2574))
        (PORT d[0] (5830:5830:5830) (5602:5602:5602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1572:1572:1572))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (418:418:418))
        (PORT datab (1874:1874:1874) (1930:1930:1930))
        (PORT datac (1697:1697:1697) (1665:1665:1665))
        (PORT datad (3595:3595:3595) (3594:3594:3594))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[20\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (1400:1400:1400) (1401:1401:1401))
        (PORT datad (1118:1118:1118) (1171:1171:1171))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[20\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1275:1275:1275) (1241:1241:1241))
        (PORT datad (1280:1280:1280) (1262:1262:1262))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2145:2145:2145) (2114:2114:2114))
        (PORT ena (2236:2236:2236) (2168:2168:2168))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_dst_regnum\[3\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (852:852:852))
        (PORT datab (1780:1780:1780) (1817:1817:1817))
        (PORT datac (249:249:249) (307:307:307))
        (PORT datad (1089:1089:1089) (1121:1121:1121))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_dst_regnum\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1161:1161:1161) (1139:1139:1139))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (PORT sload (1752:1752:1752) (1844:1844:1844))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1663:1663:1663) (1671:1671:1671))
        (PORT datad (1047:1047:1047) (1091:1091:1091))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3103:3103:3103) (3241:3241:3241))
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (PORT ena (5396:5396:5396) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3385:3385:3385))
        (PORT d[1] (3899:3899:3899) (3994:3994:3994))
        (PORT d[2] (8709:8709:8709) (8606:8606:8606))
        (PORT d[3] (5168:5168:5168) (5067:5067:5067))
        (PORT d[4] (2817:2817:2817) (2900:2900:2900))
        (PORT d[5] (5149:5149:5149) (5341:5341:5341))
        (PORT d[6] (5655:5655:5655) (5800:5800:5800))
        (PORT d[7] (4806:4806:4806) (4723:4723:4723))
        (PORT d[8] (4664:4664:4664) (4649:4649:4649))
        (PORT d[9] (3617:3617:3617) (3710:3710:3710))
        (PORT d[10] (6142:6142:6142) (6251:6251:6251))
        (PORT d[11] (4276:4276:4276) (4441:4441:4441))
        (PORT d[12] (6465:6465:6465) (6665:6665:6665))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (5392:5392:5392) (5385:5385:5385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6225:6225:6225) (6244:6244:6244))
        (PORT clk (2487:2487:2487) (2515:2515:2515))
        (PORT ena (5392:5392:5392) (5385:5385:5385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5191:5191:5191) (5367:5367:5367))
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (PORT ena (5396:5396:5396) (5389:5389:5389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2519:2519:2519))
        (PORT d[0] (5396:5396:5396) (5389:5389:5389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1517:1517:1517))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2744:2744:2744))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (4456:4456:4456) (4401:4401:4401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (4501:4501:4501))
        (PORT d[1] (3503:3503:3503) (3570:3570:3570))
        (PORT d[2] (9511:9511:9511) (9458:9458:9458))
        (PORT d[3] (4114:4114:4114) (4053:4053:4053))
        (PORT d[4] (2416:2416:2416) (2455:2455:2455))
        (PORT d[5] (6407:6407:6407) (6649:6649:6649))
        (PORT d[6] (6281:6281:6281) (6380:6380:6380))
        (PORT d[7] (3704:3704:3704) (3679:3679:3679))
        (PORT d[8] (2667:2667:2667) (2649:2649:2649))
        (PORT d[9] (2487:2487:2487) (2556:2556:2556))
        (PORT d[10] (5425:5425:5425) (5500:5500:5500))
        (PORT d[11] (4878:4878:4878) (5039:5039:5039))
        (PORT d[12] (6384:6384:6384) (6538:6538:6538))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (4452:4452:4452) (4397:4397:4397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3489:3489:3489))
        (PORT clk (2478:2478:2478) (2507:2507:2507))
        (PORT ena (4452:4452:4452) (4397:4397:4397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (5155:5155:5155))
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT ena (4456:4456:4456) (4401:4401:4401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2511:2511:2511))
        (PORT d[0] (4456:4456:4456) (4401:4401:4401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1509:1509:1509))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2755:2755:2755))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (4732:4732:4732) (4715:4715:4715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4498:4498:4498))
        (PORT d[1] (3540:3540:3540) (3605:3605:3605))
        (PORT d[2] (9534:9534:9534) (9482:9482:9482))
        (PORT d[3] (3886:3886:3886) (3838:3838:3838))
        (PORT d[4] (2417:2417:2417) (2455:2455:2455))
        (PORT d[5] (6368:6368:6368) (6606:6606:6606))
        (PORT d[6] (5914:5914:5914) (6019:6019:6019))
        (PORT d[7] (3727:3727:3727) (3706:3706:3706))
        (PORT d[8] (3399:3399:3399) (3365:3365:3365))
        (PORT d[9] (2892:2892:2892) (2961:2961:2961))
        (PORT d[10] (5425:5425:5425) (5500:5500:5500))
        (PORT d[11] (3467:3467:3467) (3610:3610:3610))
        (PORT d[12] (6377:6377:6377) (6530:6530:6530))
        (PORT clk (2471:2471:2471) (2499:2499:2499))
        (PORT ena (4728:4728:4728) (4711:4711:4711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6016:6016:6016) (6088:6088:6088))
        (PORT clk (2471:2471:2471) (2499:2499:2499))
        (PORT ena (4728:4728:4728) (4711:4711:4711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5080:5080:5080) (5167:5167:5167))
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT ena (4732:4732:4732) (4715:4715:4715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2503:2503:2503))
        (PORT d[0] (4732:4732:4732) (4715:4715:4715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1501:1501:1501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1045:1045:1045))
        (PORT datab (2193:2193:2193) (2100:2100:2100))
        (PORT datac (2167:2167:2167) (2207:2207:2207))
        (PORT datad (3315:3315:3315) (3343:3343:3343))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1136:1136:1136))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT ena (3021:3021:3021) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1138:1138:1138))
        (PORT d[1] (1113:1113:1113) (1109:1109:1109))
        (PORT d[2] (1467:1467:1467) (1443:1443:1443))
        (PORT d[3] (1655:1655:1655) (1632:1632:1632))
        (PORT d[4] (1470:1470:1470) (1461:1461:1461))
        (PORT d[5] (876:876:876) (891:891:891))
        (PORT d[6] (7155:7155:7155) (7294:7294:7294))
        (PORT d[7] (840:840:840) (854:854:854))
        (PORT d[8] (1104:1104:1104) (1084:1084:1084))
        (PORT d[9] (1105:1105:1105) (1115:1115:1115))
        (PORT d[10] (1475:1475:1475) (1458:1458:1458))
        (PORT d[11] (1348:1348:1348) (1338:1338:1338))
        (PORT d[12] (1479:1479:1479) (1476:1476:1476))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT ena (3017:3017:3017) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3358:3358:3358))
        (PORT clk (2530:2530:2530) (2558:2558:2558))
        (PORT ena (3017:3017:3017) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (748:748:748) (748:748:748))
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT ena (3021:3021:3021) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2534:2534:2534) (2562:2562:2562))
        (PORT d[0] (3021:3021:3021) (3043:3043:3043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2535:2535:2535) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1560:1560:1560))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2528:2528:2528) (2586:2586:2586))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (622:622:622) (603:603:603))
        (PORT datad (3314:3314:3314) (3342:3342:3342))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[24\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1999:1999:1999) (1940:1940:1940))
        (PORT datab (1348:1348:1348) (1310:1310:1310))
        (PORT datac (1873:1873:1873) (1983:1983:1983))
        (PORT datad (719:719:719) (740:740:740))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[24\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1081:1081:1081) (1095:1095:1095))
        (PORT datac (745:745:745) (763:763:763))
        (PORT datad (741:741:741) (789:789:789))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (PORT ena (2251:2251:2251) (2164:2164:2164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_dst_regnum\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (856:856:856))
        (PORT datab (1040:1040:1040) (1073:1073:1073))
        (PORT datac (249:249:249) (307:307:307))
        (PORT datad (1376:1376:1376) (1404:1404:1404))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_dst_regnum\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_writedata\[24\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (710:710:710))
        (PORT datac (779:779:779) (784:784:784))
        (PORT datad (775:775:775) (764:764:764))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_payload\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2046:2046:2046) (2086:2086:2086))
        (PORT datac (1646:1646:1646) (1673:1673:1673))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|writedata\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2164:2164:2164))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (379:379:379))
        (PORT datac (2121:2121:2121) (2189:2189:2189))
        (PORT datad (746:746:746) (791:791:791))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (654:654:654))
        (PORT datab (1094:1094:1094) (1113:1113:1113))
        (PORT datac (1138:1138:1138) (1189:1189:1189))
        (PORT datad (857:857:857) (913:913:913))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2187:2187:2187))
        (PORT asdata (1419:1419:1419) (1430:1430:1430))
        (PORT clrn (2155:2155:2155) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[11\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1764:1764:1764))
        (PORT datab (2072:2072:2072) (2203:2203:2203))
        (PORT datac (1327:1327:1327) (1323:1323:1323))
        (PORT datad (1989:1989:1989) (1973:1973:1973))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[11\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (905:905:905))
        (PORT datab (755:755:755) (753:753:753))
        (PORT datac (742:742:742) (759:759:759))
        (PORT datad (1029:1029:1029) (1048:1048:1048))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (PORT ena (2251:2251:2251) (2164:2164:2164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_use_imm\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1643:1643:1643) (1688:1688:1688))
        (PORT datab (752:752:752) (765:765:765))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|R_src2_use_imm\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (293:293:293))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (400:400:400) (404:404:404))
        (PORT datad (1626:1626:1626) (1738:1738:1738))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_src2_use_imm\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1415:1415:1415))
        (PORT datab (1391:1391:1391) (1435:1435:1435))
        (PORT datad (414:414:414) (419:419:419))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1629:1629:1629) (1656:1656:1656))
        (PORT clrn (2155:2155:2155) (2126:2126:2126))
        (PORT sclr (1314:1314:1314) (1344:1344:1344))
        (PORT sload (1805:1805:1805) (1905:1905:1905))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[17\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1442:1442:1442))
        (PORT datac (1103:1103:1103) (1134:1134:1134))
        (PORT datad (212:212:212) (241:241:241))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[17\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (630:630:630))
        (PORT datab (406:406:406) (421:421:421))
        (PORT datac (1342:1342:1342) (1335:1335:1335))
        (PORT datad (699:699:699) (697:697:697))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (712:712:712) (712:712:712))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1158:1158:1158) (1207:1207:1207))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (1236:1236:1236) (1277:1277:1277))
        (PORT sload (2629:2629:2629) (2665:2665:2665))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1668:1668:1668))
        (PORT datab (342:342:342) (444:444:444))
        (PORT datac (1176:1176:1176) (1241:1241:1241))
        (PORT datad (1117:1117:1117) (1163:1163:1163))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2153w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (372:372:372))
        (PORT datab (294:294:294) (362:362:362))
        (PORT datac (257:257:257) (316:316:316))
        (PORT datad (257:257:257) (303:303:303))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3101:3101:3101))
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT ena (3879:3879:3879) (3839:3839:3839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3682:3682:3682))
        (PORT d[1] (4506:4506:4506) (4582:4582:4582))
        (PORT d[2] (4496:4496:4496) (4368:4368:4368))
        (PORT d[3] (1919:1919:1919) (2010:2010:2010))
        (PORT d[4] (4231:4231:4231) (4372:4372:4372))
        (PORT d[5] (4780:4780:4780) (4636:4636:4636))
        (PORT d[6] (7237:7237:7237) (7485:7485:7485))
        (PORT d[7] (6174:6174:6174) (6276:6276:6276))
        (PORT d[8] (3354:3354:3354) (3356:3356:3356))
        (PORT d[9] (3367:3367:3367) (3526:3526:3526))
        (PORT d[10] (6062:6062:6062) (6097:6097:6097))
        (PORT d[11] (2471:2471:2471) (2512:2512:2512))
        (PORT d[12] (6560:6560:6560) (6813:6813:6813))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT ena (3875:3875:3875) (3835:3835:3835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5486:5486:5486) (5572:5572:5572))
        (PORT clk (2506:2506:2506) (2530:2530:2530))
        (PORT ena (3875:3875:3875) (3835:3835:3835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2627:2627:2627))
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT ena (3879:3879:3879) (3839:3839:3839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2534:2534:2534))
        (PORT d[0] (3879:3879:3879) (3839:3839:3839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3037:3037:3037))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT ena (4069:4069:4069) (4097:4097:4097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3587:3587:3587))
        (PORT d[1] (2096:2096:2096) (2093:2093:2093))
        (PORT d[2] (9932:9932:9932) (9911:9911:9911))
        (PORT d[3] (2423:2423:2423) (2409:2409:2409))
        (PORT d[4] (4206:4206:4206) (4289:4289:4289))
        (PORT d[5] (5212:5212:5212) (5322:5322:5322))
        (PORT d[6] (6108:6108:6108) (6261:6261:6261))
        (PORT d[7] (1886:1886:1886) (1893:1893:1893))
        (PORT d[8] (4966:4966:4966) (5083:5083:5083))
        (PORT d[9] (3904:3904:3904) (4006:4006:4006))
        (PORT d[10] (6520:6520:6520) (6629:6629:6629))
        (PORT d[11] (4039:4039:4039) (4170:4170:4170))
        (PORT d[12] (6081:6081:6081) (6283:6283:6283))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (PORT ena (4065:4065:4065) (4093:4093:4093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3861:3861:3861))
        (PORT clk (2514:2514:2514) (2544:2544:2544))
        (PORT ena (4065:4065:4065) (4093:4093:4093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3271:3271:3271))
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT ena (4069:4069:4069) (4097:4097:4097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (PORT d[0] (4069:4069:4069) (4097:4097:4097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1546:1546:1546))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2819:2819:2819) (2880:2880:2880))
        (PORT datab (3365:3365:3365) (3393:3393:3393))
        (PORT datac (911:911:911) (1007:1007:1007))
        (PORT datad (1495:1495:1495) (1526:1526:1526))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2441:2441:2441))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (3317:3317:3317) (3267:3267:3267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (4073:4073:4073))
        (PORT d[1] (4853:4853:4853) (4925:4925:4925))
        (PORT d[2] (4471:4471:4471) (4340:4340:4340))
        (PORT d[3] (1913:1913:1913) (2004:2004:2004))
        (PORT d[4] (4353:4353:4353) (4499:4499:4499))
        (PORT d[5] (4759:4759:4759) (4612:4612:4612))
        (PORT d[6] (7233:7233:7233) (7479:7479:7479))
        (PORT d[7] (5880:5880:5880) (5990:5990:5990))
        (PORT d[8] (3373:3373:3373) (3375:3375:3375))
        (PORT d[9] (3733:3733:3733) (3885:3885:3885))
        (PORT d[10] (5742:5742:5742) (5800:5800:5800))
        (PORT d[11] (2849:2849:2849) (2891:2891:2891))
        (PORT d[12] (6464:6464:6464) (6709:6709:6709))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT ena (3313:3313:3313) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4520:4520:4520))
        (PORT clk (2489:2489:2489) (2513:2513:2513))
        (PORT ena (3313:3313:3313) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2972:2972:2972))
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT ena (3317:3317:3317) (3267:3267:3267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2517:2517:2517))
        (PORT d[0] (3317:3317:3317) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1515:1515:1515))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3355:3355:3355))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (3718:3718:3718) (3741:3741:3741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4440:4440:4440) (4568:4568:4568))
        (PORT d[1] (2496:2496:2496) (2499:2499:2499))
        (PORT d[2] (10280:10280:10280) (10255:10255:10255))
        (PORT d[3] (2090:2090:2090) (2081:2081:2081))
        (PORT d[4] (4568:4568:4568) (4647:4647:4647))
        (PORT d[5] (5548:5548:5548) (5650:5650:5650))
        (PORT d[6] (6424:6424:6424) (6564:6564:6564))
        (PORT d[7] (1524:1524:1524) (1530:1530:1530))
        (PORT d[8] (5379:5379:5379) (5499:5499:5499))
        (PORT d[9] (4293:4293:4293) (4403:4403:4403))
        (PORT d[10] (6862:6862:6862) (6969:6969:6969))
        (PORT d[11] (4366:4366:4366) (4493:4493:4493))
        (PORT d[12] (6082:6082:6082) (6289:6289:6289))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (PORT ena (3714:3714:3714) (3737:3737:3737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5850:5850:5850) (5872:5872:5872))
        (PORT clk (2487:2487:2487) (2516:2516:2516))
        (PORT ena (3714:3714:3714) (3737:3737:3737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3646:3646:3646))
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT ena (3718:3718:3718) (3741:3741:3741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2520:2520:2520))
        (PORT d[0] (3718:3718:3718) (3741:3741:3741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1517:1517:1517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1518:1518:1518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1518:1518:1518))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2936:2936:2936) (3079:3079:3079))
        (PORT datac (1656:1656:1656) (1615:1615:1615))
        (PORT datad (3315:3315:3315) (3343:3343:3343))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[2\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1508:1508:1508))
        (PORT datab (1804:1804:1804) (1937:1937:1937))
        (PORT datac (1027:1027:1027) (1037:1037:1037))
        (PORT datad (709:709:709) (713:713:713))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[2\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (838:838:838))
        (PORT datab (1596:1596:1596) (1566:1566:1566))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (672:672:672) (705:705:705))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (1737:1737:1737) (1682:1682:1682))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_ld\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1293:1293:1293))
        (PORT datab (2122:2122:2122) (2169:2169:2169))
        (PORT datac (1117:1117:1117) (1169:1169:1169))
        (PORT datad (2153:2153:2153) (2230:2230:2230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_ld\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2164:2164:2164) (2135:2135:2135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|d_read_nxt\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (556:556:556))
        (PORT datab (747:747:747) (800:800:800))
        (PORT datad (751:751:751) (757:757:757))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|fifo_rd\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1410:1410:1410) (1457:1457:1457))
        (PORT datad (318:318:318) (415:415:415))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (720:720:720))
        (PORT datab (1470:1470:1470) (1506:1506:1506))
        (PORT datac (769:769:769) (776:776:776))
        (PORT datad (722:722:722) (768:768:768))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (479:479:479))
        (PORT datab (2144:2144:2144) (2194:2194:2194))
        (PORT datac (944:944:944) (922:922:922))
        (PORT datad (351:351:351) (447:447:447))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2154:2154:2154) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_demux_001\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (843:843:843) (907:907:907))
        (PORT datac (1017:1017:1017) (1069:1069:1069))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_translator_avalon_universal_master_0_agent\|av_readdatavalid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (769:769:769))
        (PORT datab (1007:1007:1007) (1045:1045:1045))
        (PORT datad (1283:1283:1283) (1273:1273:1273))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|i_read_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (770:770:770) (774:774:774))
        (PORT datad (1628:1628:1628) (1693:1693:1693))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|i_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2116:2116:2116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (729:729:729) (740:740:740))
        (PORT datad (269:269:269) (347:347:347))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2116:2116:2116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2189:2189:2189))
        (PORT asdata (2053:2053:2053) (2064:2064:2064))
        (PORT clrn (2156:2156:2156) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_new_inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT asdata (1660:1660:1660) (1648:1648:1648))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|av_waitrequest\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (795:795:795))
        (PORT datab (333:333:333) (429:429:429))
        (PORT datac (994:994:994) (1038:1038:1038))
        (PORT datad (955:955:955) (995:995:995))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_st_stall\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (556:556:556))
        (PORT datab (1006:1006:1006) (1037:1037:1037))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (565:565:565))
        (PORT datab (1211:1211:1211) (1209:1209:1209))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_data_master_translator\|write_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2721:2721:2721) (2729:2729:2729))
        (PORT datab (1103:1103:1103) (1130:1130:1130))
        (PORT datac (462:462:462) (514:514:514))
        (PORT datad (2300:2300:2300) (2341:2341:2341))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|src0_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (703:703:703))
        (PORT datab (275:275:275) (318:318:318))
        (PORT datac (1563:1563:1563) (1559:1559:1559))
        (PORT datad (1031:1031:1031) (1113:1113:1113))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|WideOr1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1847:1847:1847) (1871:1871:1871))
        (PORT datab (273:273:273) (315:315:315))
        (PORT datac (945:945:945) (930:930:930))
        (PORT datad (988:988:988) (1013:1013:1013))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (804:804:804))
        (PORT datab (841:841:841) (901:901:901))
        (PORT datad (218:218:218) (247:247:247))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (538:538:538))
        (PORT datab (305:305:305) (397:397:397))
        (PORT datac (850:850:850) (923:923:923))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|oci_ienable\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (PORT ena (1480:1480:1480) (1450:1450:1450))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (1021:1021:1021))
        (PORT datab (1173:1173:1173) (1235:1235:1235))
        (PORT datac (839:839:839) (874:874:874))
        (PORT datad (661:661:661) (641:641:641))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2171:2171:2171))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT asdata (1389:1389:1389) (1407:1407:1407))
        (PORT clrn (2148:2148:2148) (2117:2117:2117))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[10\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (446:446:446))
        (PORT datab (1419:1419:1419) (1412:1412:1412))
        (PORT datac (209:209:209) (244:244:244))
        (PORT datad (1944:1944:1944) (2093:2093:2093))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[10\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1150:1150:1150))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (1057:1057:1057) (1039:1039:1039))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2117:2117:2117))
        (PORT ena (1359:1359:1359) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2049:2049:2049) (2060:2060:2060))
        (PORT datab (1463:1463:1463) (1486:1486:1486))
        (PORT datad (1341:1341:1341) (1321:1321:1321))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1389:1389:1389) (1379:1379:1379))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (2049:2049:2049) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[4\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1382:1382:1382))
        (PORT datab (440:440:440) (440:440:440))
        (PORT datad (379:379:379) (385:385:385))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (643:643:643))
        (PORT datab (1285:1285:1285) (1294:1294:1294))
        (PORT datad (414:414:414) (415:415:415))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_alu_result\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2199:2199:2199))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1451:1451:1451) (1468:1468:1468))
        (PORT clrn (2166:2166:2166) (2137:2137:2137))
        (PORT sclr (1236:1236:1236) (1277:1277:1277))
        (PORT sload (2629:2629:2629) (2665:2665:2665))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router_001\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1083:1083:1083) (1111:1111:1111))
        (PORT datac (984:984:984) (1033:1033:1033))
        (PORT datad (1640:1640:1640) (1642:1642:1642))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router_001\|Equal2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1370:1370:1370))
        (PORT datab (1023:1023:1023) (1003:1003:1003))
        (PORT datac (983:983:983) (969:969:969))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|src1_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1379:1379:1379))
        (PORT datab (1313:1313:1313) (1375:1375:1375))
        (PORT datac (1055:1055:1055) (1090:1090:1090))
        (PORT datad (222:222:222) (252:252:252))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux_001\|src1_valid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (337:337:337))
        (PORT datab (275:275:275) (318:318:318))
        (PORT datac (724:724:724) (726:726:726))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1696:1696:1696))
        (PORT datab (333:333:333) (428:428:428))
        (PORT datac (1249:1249:1249) (1284:1284:1284))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|wren\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1003:1003:1003))
        (PORT datab (343:343:343) (446:446:446))
        (PORT datac (227:227:227) (259:259:259))
        (PORT datad (1217:1217:1217) (1203:1203:1203))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2183w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (376:376:376))
        (PORT datab (291:291:291) (359:359:359))
        (PORT datac (256:256:256) (314:314:314))
        (PORT datad (259:259:259) (305:305:305))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2244:2244:2244))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (4678:4678:4678) (4667:4667:4667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (4061:4061:4061))
        (PORT d[1] (4311:4311:4311) (4413:4413:4413))
        (PORT d[2] (8302:8302:8302) (8160:8160:8160))
        (PORT d[3] (5918:5918:5918) (5818:5818:5818))
        (PORT d[4] (3186:3186:3186) (3297:3297:3297))
        (PORT d[5] (5486:5486:5486) (5635:5635:5635))
        (PORT d[6] (5954:5954:5954) (6089:6089:6089))
        (PORT d[7] (5593:5593:5593) (5515:5515:5515))
        (PORT d[8] (7988:7988:7988) (7886:7886:7886))
        (PORT d[9] (4624:4624:4624) (4703:4703:4703))
        (PORT d[10] (6153:6153:6153) (6257:6257:6257))
        (PORT d[11] (4982:4982:4982) (5143:5143:5143))
        (PORT d[12] (7199:7199:7199) (7389:7389:7389))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (PORT ena (4674:4674:4674) (4663:4663:4663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5830:5830:5830) (5818:5818:5818))
        (PORT clk (2534:2534:2534) (2564:2564:2564))
        (PORT ena (4674:4674:4674) (4663:4663:4663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (3780:3780:3780))
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT ena (4678:4678:4678) (4667:4667:4667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2538:2538:2538) (2568:2568:2568))
        (PORT d[0] (4678:4678:4678) (4667:4667:4667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1566:1566:1566))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2291:2291:2291))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (4705:4705:4705) (4690:4690:4690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3457:3457:3457))
        (PORT d[1] (4327:4327:4327) (4429:4429:4429))
        (PORT d[2] (9326:9326:9326) (9196:9196:9196))
        (PORT d[3] (5549:5549:5549) (5450:5450:5450))
        (PORT d[4] (3861:3861:3861) (3921:3921:3921))
        (PORT d[5] (5936:5936:5936) (6124:6124:6124))
        (PORT d[6] (6303:6303:6303) (6436:6436:6436))
        (PORT d[7] (5211:5211:5211) (5130:5130:5130))
        (PORT d[8] (5029:5029:5029) (5012:5012:5012))
        (PORT d[9] (4603:4603:4603) (4680:4680:4680))
        (PORT d[10] (5808:5808:5808) (5924:5924:5924))
        (PORT d[11] (4971:4971:4971) (5131:5131:5131))
        (PORT d[12] (7192:7192:7192) (7381:7381:7381))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (4701:4701:4701) (4686:4686:4686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4529:4529:4529) (4592:4592:4592))
        (PORT clk (2525:2525:2525) (2554:2554:2554))
        (PORT ena (4701:4701:4701) (4686:4686:4686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3534:3534:3534))
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT ena (4705:4705:4705) (4690:4690:4690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2558:2558:2558))
        (PORT d[0] (4705:4705:4705) (4690:4690:4690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1556:1556:1556))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1871:1871:1871))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (4065:4065:4065) (4039:4039:4039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4665:4665:4665) (4800:4800:4800))
        (PORT d[1] (3872:3872:3872) (3932:3932:3932))
        (PORT d[2] (10273:10273:10273) (10215:10215:10215))
        (PORT d[3] (4571:4571:4571) (4509:4509:4509))
        (PORT d[4] (2430:2430:2430) (2468:2468:2468))
        (PORT d[5] (6685:6685:6685) (6920:6920:6920))
        (PORT d[6] (6658:6658:6658) (6756:6756:6756))
        (PORT d[7] (4381:4381:4381) (4350:4350:4350))
        (PORT d[8] (3021:3021:3021) (2994:2994:2994))
        (PORT d[9] (3254:3254:3254) (3315:3315:3315))
        (PORT d[10] (5419:5419:5419) (5493:5493:5493))
        (PORT d[11] (3791:3791:3791) (3924:3924:3924))
        (PORT d[12] (5977:5977:5977) (6124:6124:6124))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (PORT ena (4061:4061:4061) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2458:2458:2458))
        (PORT clk (2509:2509:2509) (2538:2538:2538))
        (PORT ena (4061:4061:4061) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3049:3049:3049))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (4065:4065:4065) (4039:4039:4039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT d[0] (4065:4065:4065) (4039:4039:4039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1540:1540:1540))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1891:1891:1891))
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT ena (4057:4057:4057) (4031:4031:4031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2256:2256:2256))
        (PORT d[1] (4189:4189:4189) (4246:4246:4246))
        (PORT d[2] (10241:10241:10241) (10181:10181:10181))
        (PORT d[3] (4260:4260:4260) (4214:4214:4214))
        (PORT d[4] (2007:2007:2007) (1999:1999:1999))
        (PORT d[5] (6653:6653:6653) (6889:6889:6889))
        (PORT d[6] (6627:6627:6627) (6722:6722:6722))
        (PORT d[7] (4413:4413:4413) (4386:4386:4386))
        (PORT d[8] (3393:3393:3393) (3370:3370:3370))
        (PORT d[9] (3293:3293:3293) (3359:3359:3359))
        (PORT d[10] (5062:5062:5062) (5100:5100:5100))
        (PORT d[11] (5549:5549:5549) (5699:5699:5699))
        (PORT d[12] (6022:6022:6022) (6175:6175:6175))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (4053:4053:4053) (4027:4027:4027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5008:5008:5008) (5047:5047:5047))
        (PORT clk (2513:2513:2513) (2542:2542:2542))
        (PORT ena (4053:4053:4053) (4027:4027:4027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2116:2116:2116))
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT ena (4057:4057:4057) (4031:4031:4031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2546:2546:2546))
        (PORT d[0] (4057:4057:4057) (4031:4031:4031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1544:1544:1544))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1859:1859:1859) (1764:1764:1764))
        (PORT datab (1470:1470:1470) (1388:1388:1388))
        (PORT datac (915:915:915) (1013:1013:1013))
        (PORT datad (3318:3318:3318) (3346:3346:3346))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2184:2184:2184))
        (PORT datab (3364:3364:3364) (3392:3392:3392))
        (PORT datac (3274:3274:3274) (3064:3064:3064))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1314:1314:1314))
        (PORT datab (767:767:767) (783:783:783))
        (PORT datac (1873:1873:1873) (1983:1983:1983))
        (PORT datad (728:728:728) (736:736:736))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (810:810:810))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (458:458:458) (513:513:513))
        (PORT datad (1033:1033:1033) (1052:1052:1052))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (PORT ena (2251:2251:2251) (2164:2164:2164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_b_is_dst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1300:1300:1300))
        (PORT datab (1155:1155:1155) (1202:1202:1202))
        (PORT datac (1108:1108:1108) (1159:1159:1159))
        (PORT datad (1117:1117:1117) (1170:1170:1170))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_b_is_dst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1486:1486:1486))
        (PORT datab (1761:1761:1761) (1811:1811:1811))
        (PORT datac (762:762:762) (767:767:767))
        (PORT datad (1623:1623:1623) (1733:1733:1733))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_dst_regnum\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (851:851:851))
        (PORT datab (285:285:285) (344:344:344))
        (PORT datac (1392:1392:1392) (1441:1441:1441))
        (PORT datad (1030:1030:1030) (1068:1068:1068))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_dst_regnum\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src1\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1122:1122:1122))
        (PORT datab (1465:1465:1465) (1487:1487:1487))
        (PORT datad (1346:1346:1346) (1375:1375:1375))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1425:1425:1425) (1405:1405:1405))
        (PORT clrn (2168:2168:2168) (2140:2140:2140))
        (PORT sload (2049:2049:2049) (2100:2100:2100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1336:1336:1336))
        (PORT datab (969:969:969) (943:943:943))
        (PORT datad (1281:1281:1281) (1248:1248:1248))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1677:1677:1677) (1641:1641:1641))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT sclr (827:827:827) (861:861:861))
        (PORT sload (986:986:986) (1001:1001:1001))
        (PORT ena (1793:1793:1793) (1809:1809:1809))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1388:1388:1388))
        (PORT datab (2672:2672:2672) (2660:2660:2660))
        (PORT datac (1404:1404:1404) (1456:1456:1456))
        (PORT datad (1707:1707:1707) (1744:1744:1744))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|address\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_addr\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1696:1696:1696) (1691:1691:1691))
        (PORT datac (2703:2703:2703) (2738:2738:2738))
        (PORT datad (321:321:321) (410:410:410))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1145:1145:1145))
        (PORT datab (511:511:511) (565:565:565))
        (PORT datac (827:827:827) (880:880:880))
        (PORT datad (680:680:680) (690:690:690))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2160:2160:2160))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1457:1457:1457) (1430:1430:1430))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (881:881:881))
        (PORT datab (1372:1372:1372) (1408:1408:1408))
        (PORT datad (462:462:462) (517:517:517))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1115:1115:1115))
        (PORT datab (1681:1681:1681) (1645:1645:1645))
        (PORT datac (825:825:825) (885:885:885))
        (PORT datad (310:310:310) (403:403:403))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2118:2118:2118) (2077:2077:2077))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1482:1482:1482))
        (PORT datab (831:831:831) (884:884:884))
        (PORT datac (1795:1795:1795) (1873:1873:1873))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1085:1085:1085))
        (PORT datab (1462:1462:1462) (1450:1450:1450))
        (PORT datac (793:793:793) (836:836:836))
        (PORT datad (1432:1432:1432) (1436:1436:1436))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2096:2096:2096) (2055:2055:2055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1193:1193:1193))
        (PORT datab (531:531:531) (613:613:613))
        (PORT datac (335:335:335) (444:444:444))
        (PORT datad (1021:1021:1021) (1020:1020:1020))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1751:1751:1751))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1203:1203:1203) (1255:1255:1255))
        (PORT datac (785:785:785) (842:842:842))
        (PORT datad (1013:1013:1013) (1052:1052:1052))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1082:1082:1082))
        (PORT datab (296:296:296) (382:382:382))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1432:1432:1432) (1437:1437:1437))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2096:2096:2096) (2055:2055:2055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1138:1138:1138))
        (PORT datab (946:946:946) (1043:1043:1043))
        (PORT datac (888:888:888) (981:981:981))
        (PORT datad (1308:1308:1308) (1325:1325:1325))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1143:1143:1143) (1179:1179:1179))
        (PORT datac (1789:1789:1789) (1818:1818:1818))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1090:1090:1090))
        (PORT datab (777:777:777) (811:811:811))
        (PORT datac (918:918:918) (897:897:897))
        (PORT datad (1432:1432:1432) (1436:1436:1436))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2096:2096:2096) (2055:2055:2055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2030:2030:2030) (2016:2016:2016))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (887:887:887))
        (PORT datab (1138:1138:1138) (1194:1194:1194))
        (PORT datac (1368:1368:1368) (1330:1330:1330))
        (PORT datad (998:998:998) (986:986:986))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|MonDReg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2651:2651:2651) (2573:2573:2573))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1136:1136:1136))
        (PORT datab (950:950:950) (1047:1047:1047))
        (PORT datac (888:888:888) (980:980:980))
        (PORT datad (1075:1075:1075) (1114:1114:1114))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1760:1760:1760) (1761:1761:1761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1207:1207:1207) (1260:1260:1260))
        (PORT datac (780:780:780) (832:832:832))
        (PORT datad (701:701:701) (749:749:749))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1086:1086:1086))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (486:486:486) (537:537:537))
        (PORT datad (1432:1432:1432) (1436:1436:1436))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2125:2125:2125))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2096:2096:2096) (2055:2055:2055))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2030:2030:2030) (2016:2016:2016))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_ram_access\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_ram_access\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1726:1726:1726) (1668:1668:1668))
        (PORT datab (794:794:794) (862:862:862))
        (PORT datac (406:406:406) (412:412:412))
        (PORT datad (444:444:444) (457:457:457))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_ram_access\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1479:1479:1479))
        (PORT datab (301:301:301) (393:393:393))
        (PORT datac (843:843:843) (915:915:915))
        (PORT datad (1116:1116:1116) (1146:1146:1146))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_ram_wr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1275:1275:1275) (1252:1252:1252))
        (PORT datad (442:442:442) (455:455:455))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|jtag_ram_wr\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2167:2167:2167))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1907:1907:1907) (1919:1919:1919))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|ociram_wr_en\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (462:462:462))
        (PORT datac (946:946:946) (940:940:940))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1202:1202:1202))
        (PORT datab (1058:1058:1058) (1029:1029:1029))
        (PORT datac (1174:1174:1174) (1241:1241:1241))
        (PORT datad (1315:1315:1315) (1279:1279:1279))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT asdata (2192:2192:2192) (2246:2246:2246))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[21\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (297:297:297))
        (PORT datab (242:242:242) (279:279:279))
        (PORT datac (1650:1650:1650) (1630:1630:1630))
        (PORT datad (1802:1802:1802) (1905:1905:1905))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[21\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1345:1345:1345) (1323:1323:1323))
        (PORT datad (1080:1080:1080) (1091:1091:1091))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2202:2202:2202))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2170:2170:2170) (2143:2143:2143))
        (PORT ena (2437:2437:2437) (2374:2374:2374))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_src2\[16\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1616:1616:1616))
        (PORT datab (1351:1351:1351) (1307:1307:1307))
        (PORT datad (1175:1175:1175) (1239:1239:1239))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_src2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1433:1433:1433) (1463:1463:1463))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT sload (1494:1494:1494) (1606:1606:1606))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[14\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (429:429:429))
        (PORT datab (1320:1320:1320) (1343:1343:1343))
        (PORT datad (648:648:648) (648:648:648))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (790:790:790) (794:794:794))
        (PORT clrn (2167:2167:2167) (2139:2139:2139))
        (PORT sclr (1291:1291:1291) (1340:1340:1340))
        (PORT sload (1342:1342:1342) (1396:1396:1396))
        (PORT ena (1819:1819:1819) (1843:1843:1843))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router\|Equal1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (573:573:573))
        (PORT datab (313:313:313) (400:400:400))
        (PORT datac (280:280:280) (365:365:365))
        (PORT datad (283:283:283) (359:359:359))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (732:732:732))
        (PORT datab (779:779:779) (808:808:808))
        (PORT datac (710:710:710) (759:759:759))
        (PORT datad (696:696:696) (725:725:725))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux\|src0_valid\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1051:1051:1051))
        (PORT datab (787:787:787) (798:798:798))
        (PORT datac (836:836:836) (891:891:891))
        (PORT datad (972:972:972) (946:946:946))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (852:852:852))
        (PORT datab (1670:1670:1670) (1673:1673:1673))
        (PORT datac (867:867:867) (933:933:933))
        (PORT datad (1628:1628:1628) (1632:1632:1632))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (244:244:244) (274:274:274))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|packet_in_progress\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|update_grant\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (760:760:760))
        (PORT datac (252:252:252) (331:331:331))
        (PORT datad (221:221:221) (250:250:250))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (970:970:970))
        (PORT datab (275:275:275) (314:314:314))
        (PORT datac (243:243:243) (284:284:284))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT ena (1154:1154:1154) (1135:1135:1135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (490:490:490))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datad (883:883:883) (862:862:862))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT asdata (1389:1389:1389) (1361:1361:1361))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (PORT ena (1523:1523:1523) (1500:1500:1500))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|local_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1693:1693:1693))
        (PORT datab (1091:1091:1091) (1127:1127:1127))
        (PORT datac (283:283:283) (367:367:367))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|local_read\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1850:1850:1850) (1875:1875:1875))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (999:999:999) (1005:1005:1005))
        (PORT datad (220:220:220) (250:250:250))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (851:851:851))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (864:864:864) (930:930:930))
        (PORT datad (769:769:769) (775:775:775))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (420:420:420))
        (PORT datad (271:271:271) (354:354:354))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (402:402:402))
        (PORT datab (325:325:325) (418:418:418))
        (PORT datad (316:316:316) (407:407:407))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (306:306:306))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (861:861:861) (926:926:926))
        (PORT datad (767:767:767) (773:773:773))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem_used\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|read_latency_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (849:849:849))
        (PORT datab (1000:1000:1000) (982:982:982))
        (PORT datac (860:860:860) (925:925:925))
        (PORT datad (1559:1559:1559) (1635:1635:1635))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|read_latency_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2125:2125:2125))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|rsp_xbar_demux\|src0_valid\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1838:1838:1838) (1868:1868:1868))
        (PORT datad (298:298:298) (383:383:383))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_payload\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1997:1997:1997) (2003:2003:2003))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2570:2570:2570))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT ena (4482:4482:4482) (4426:4426:4426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3833:3833:3833))
        (PORT d[1] (3884:3884:3884) (3946:3946:3946))
        (PORT d[2] (9209:9209:9209) (9161:9161:9161))
        (PORT d[3] (3158:3158:3158) (3118:3118:3118))
        (PORT d[4] (2404:2404:2404) (2440:2440:2440))
        (PORT d[5] (5608:5608:5608) (5832:5832:5832))
        (PORT d[6] (5599:5599:5599) (5707:5707:5707))
        (PORT d[7] (2996:2996:2996) (2981:2981:2981))
        (PORT d[8] (3379:3379:3379) (3348:3348:3348))
        (PORT d[9] (3170:3170:3170) (3222:3222:3222))
        (PORT d[10] (5390:5390:5390) (5463:5463:5463))
        (PORT d[11] (4189:4189:4189) (4353:4353:4353))
        (PORT d[12] (5650:5650:5650) (5810:5810:5810))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (PORT ena (4478:4478:4478) (4422:4422:4422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4427:4427:4427))
        (PORT clk (2504:2504:2504) (2535:2535:2535))
        (PORT ena (4478:4478:4478) (4422:4422:4422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3250:3250:3250))
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT ena (4482:4482:4482) (4426:4426:4426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2539:2539:2539))
        (PORT d[0] (4482:4482:4482) (4426:4426:4426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1537:1537:1537))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3615:3615:3615))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (3860:3860:3860) (3730:3730:3730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4057:4057:4057) (4236:4236:4236))
        (PORT d[1] (4338:4338:4338) (4496:4496:4496))
        (PORT d[2] (6505:6505:6505) (6321:6321:6321))
        (PORT d[3] (3073:3073:3073) (3240:3240:3240))
        (PORT d[4] (3531:3531:3531) (3622:3622:3622))
        (PORT d[5] (6567:6567:6567) (6369:6369:6369))
        (PORT d[6] (5669:5669:5669) (5808:5808:5808))
        (PORT d[7] (3857:3857:3857) (3877:3877:3877))
        (PORT d[8] (3369:3369:3369) (3452:3452:3452))
        (PORT d[9] (3533:3533:3533) (3675:3675:3675))
        (PORT d[10] (6124:6124:6124) (6217:6217:6217))
        (PORT d[11] (2859:2859:2859) (2937:2937:2937))
        (PORT d[12] (6843:6843:6843) (7110:7110:7110))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT ena (3856:3856:3856) (3726:3726:3726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4013:4013:4013))
        (PORT clk (2542:2542:2542) (2566:2566:2566))
        (PORT ena (3856:3856:3856) (3726:3726:3726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (3065:3065:3065))
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT ena (3860:3860:3860) (3730:3730:3730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2546:2546:2546) (2570:2570:2570))
        (PORT d[0] (3860:3860:3860) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2547:2547:2547) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1568:1568:1568))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2932:2932:2932))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT ena (4408:4408:4408) (4384:4384:4384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4347:4347:4347) (4486:4486:4486))
        (PORT d[1] (3842:3842:3842) (3904:3904:3904))
        (PORT d[2] (9895:9895:9895) (9839:9839:9839))
        (PORT d[3] (3908:3908:3908) (3863:3863:3863))
        (PORT d[4] (2374:2374:2374) (2411:2411:2411))
        (PORT d[5] (6335:6335:6335) (6577:6577:6577))
        (PORT d[6] (6289:6289:6289) (6388:6388:6388))
        (PORT d[7] (4034:4034:4034) (4009:4009:4009))
        (PORT d[8] (3023:3023:3023) (2994:2994:2994))
        (PORT d[9] (2874:2874:2874) (2942:2942:2942))
        (PORT d[10] (5372:5372:5372) (5445:5445:5445))
        (PORT d[11] (5190:5190:5190) (5346:5346:5346))
        (PORT d[12] (6738:6738:6738) (6888:6888:6888))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (PORT ena (4404:4404:4404) (4380:4380:4380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3024:3024:3024))
        (PORT clk (2492:2492:2492) (2521:2521:2521))
        (PORT ena (4404:4404:4404) (4380:4380:4380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2716:2716:2716))
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT ena (4408:4408:4408) (4384:4384:4384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2525:2525:2525))
        (PORT d[0] (4408:4408:4408) (4384:4384:4384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1523:1523:1523))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3580:3580:3580))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (3841:3841:3841) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3871:3871:3871))
        (PORT d[1] (4696:4696:4696) (4840:4840:4840))
        (PORT d[2] (6174:6174:6174) (5994:5994:5994))
        (PORT d[3] (2784:2784:2784) (2956:2956:2956))
        (PORT d[4] (3496:3496:3496) (3589:3589:3589))
        (PORT d[5] (6568:6568:6568) (6370:6370:6370))
        (PORT d[6] (5950:5950:5950) (6077:6077:6077))
        (PORT d[7] (3555:3555:3555) (3579:3579:3579))
        (PORT d[8] (3366:3366:3366) (3448:3448:3448))
        (PORT d[9] (3549:3549:3549) (3696:3696:3696))
        (PORT d[10] (5824:5824:5824) (5917:5917:5917))
        (PORT d[11] (2562:2562:2562) (2653:2653:2653))
        (PORT d[12] (7087:7087:7087) (7351:7351:7351))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (3837:3837:3837) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5780:5780:5780) (5877:5877:5877))
        (PORT clk (2544:2544:2544) (2568:2568:2568))
        (PORT ena (3837:3837:3837) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3034:3034:3034))
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT ena (3841:3841:3841) (3713:3713:3713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2572:2572:2572))
        (PORT d[0] (3841:3841:3841) (3713:3713:3713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1570:1570:1570))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1825:1825:1825))
        (PORT datab (1867:1867:1867) (1922:1922:1922))
        (PORT datac (3263:3263:3263) (3352:3352:3352))
        (PORT datad (2109:2109:2109) (2155:2155:2155))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2115:2115:2115) (2152:2152:2152))
        (PORT datab (2941:2941:2941) (2941:2941:2941))
        (PORT datac (1837:1837:1837) (1890:1890:1890))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3211:3211:3211))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT ena (5725:5725:5725) (5723:5723:5723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3072:3072:3072))
        (PORT d[1] (4625:4625:4625) (4758:4758:4758))
        (PORT d[2] (8666:8666:8666) (8556:8556:8556))
        (PORT d[3] (5000:5000:5000) (4898:4898:4898))
        (PORT d[4] (2847:2847:2847) (2931:2931:2931))
        (PORT d[5] (5552:5552:5552) (5736:5736:5736))
        (PORT d[6] (6019:6019:6019) (6157:6157:6157))
        (PORT d[7] (4440:4440:4440) (4358:4358:4358))
        (PORT d[8] (4321:4321:4321) (4309:4309:4309))
        (PORT d[9] (3211:3211:3211) (3308:3308:3308))
        (PORT d[10] (5868:5868:5868) (5982:5982:5982))
        (PORT d[11] (4221:4221:4221) (4387:4387:4387))
        (PORT d[12] (6037:6037:6037) (6234:6234:6234))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (5721:5721:5721) (5719:5719:5719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5934:5934:5934) (5964:5964:5964))
        (PORT clk (2513:2513:2513) (2543:2543:2543))
        (PORT ena (5721:5721:5721) (5719:5719:5719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4173:4173:4173))
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT ena (5725:5725:5725) (5723:5723:5723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2547:2547:2547))
        (PORT d[0] (5725:5725:5725) (5723:5723:5723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1545:1545:1545))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2929:2929:2929))
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (PORT ena (5729:5729:5729) (5728:5728:5728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2792:2792:2792))
        (PORT d[1] (4298:4298:4298) (4433:4433:4433))
        (PORT d[2] (8699:8699:8699) (8590:8590:8590))
        (PORT d[3] (4442:4442:4442) (4354:4354:4354))
        (PORT d[4] (3102:3102:3102) (3179:3179:3179))
        (PORT d[5] (5175:5175:5175) (5369:5369:5369))
        (PORT d[6] (6003:6003:6003) (6136:6136:6136))
        (PORT d[7] (4148:4148:4148) (4067:4067:4067))
        (PORT d[8] (4218:4218:4218) (4199:4199:4199))
        (PORT d[9] (3219:3219:3219) (3316:3316:3316))
        (PORT d[10] (6080:6080:6080) (6185:6185:6185))
        (PORT d[11] (4190:4190:4190) (4353:4353:4353))
        (PORT d[12] (6062:6062:6062) (6262:6262:6262))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (PORT ena (5725:5725:5725) (5724:5724:5724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4947:4947:4947) (5038:5038:5038))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (PORT ena (5725:5725:5725) (5724:5724:5724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4341:4341:4341) (4207:4207:4207))
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (PORT ena (5729:5729:5729) (5728:5728:5728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (PORT d[0] (5729:5729:5729) (5728:5728:5728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3397:3397:3397))
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (PORT ena (4706:4706:4706) (4691:4691:4691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3423:3423:3423))
        (PORT d[1] (3924:3924:3924) (4026:4026:4026))
        (PORT d[2] (9298:9298:9298) (9166:9166:9166))
        (PORT d[3] (5885:5885:5885) (5759:5759:5759))
        (PORT d[4] (3588:3588:3588) (3663:3663:3663))
        (PORT d[5] (5142:5142:5142) (5332:5332:5332))
        (PORT d[6] (5969:5969:5969) (6106:6106:6106))
        (PORT d[7] (5268:5268:5268) (5192:5192:5192))
        (PORT d[8] (5028:5028:5028) (5012:5012:5012))
        (PORT d[9] (4267:4267:4267) (4348:4348:4348))
        (PORT d[10] (6141:6141:6141) (6248:6248:6248))
        (PORT d[11] (4980:4980:4980) (5139:5139:5139))
        (PORT d[12] (6806:6806:6806) (7002:7002:7002))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (PORT ena (4702:4702:4702) (4687:4687:4687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5432:5432:5432) (5507:5507:5507))
        (PORT clk (2519:2519:2519) (2551:2551:2551))
        (PORT ena (4702:4702:4702) (4687:4687:4687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3514:3514:3514))
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (PORT ena (4706:4706:4706) (4691:4691:4691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2523:2523:2523) (2555:2555:2555))
        (PORT d[0] (4706:4706:4706) (4691:4691:4691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2524:2524:2524) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1552:1552:1552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1553:1553:1553))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1707:1707:1707))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT ena (4486:4486:4486) (4368:4368:4368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3839:3839:3839))
        (PORT d[1] (2452:2452:2452) (2448:2448:2448))
        (PORT d[2] (9909:9909:9909) (9885:9885:9885))
        (PORT d[3] (2438:2438:2438) (2425:2425:2425))
        (PORT d[4] (3549:3549:3549) (3655:3655:3655))
        (PORT d[5] (5162:5162:5162) (5260:5260:5260))
        (PORT d[6] (6068:6068:6068) (6217:6217:6217))
        (PORT d[7] (1922:1922:1922) (1931:1931:1931))
        (PORT d[8] (4634:4634:4634) (4762:4762:4762))
        (PORT d[9] (3881:3881:3881) (3979:3979:3979))
        (PORT d[10] (6568:6568:6568) (6679:6679:6679))
        (PORT d[11] (3696:3696:3696) (3832:3832:3832))
        (PORT d[12] (6099:6099:6099) (6302:6302:6302))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT ena (4482:4482:4482) (4364:4364:4364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3536:3536:3536))
        (PORT clk (2513:2513:2513) (2537:2537:2537))
        (PORT ena (4482:4482:4482) (4364:4364:4364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2975:2975:2975))
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT ena (4486:4486:4486) (4368:4368:4368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2541:2541:2541))
        (PORT d[0] (4486:4486:4486) (4368:4368:4368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1539:1539:1539))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2990:2990:2990) (2898:2898:2898))
        (PORT datab (1873:1873:1873) (1928:1928:1928))
        (PORT datac (3258:3258:3258) (3346:3346:3346))
        (PORT datad (2013:2013:2013) (1978:1978:1978))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2704:2704:2704) (2736:2736:2736))
        (PORT datab (2818:2818:2818) (2872:2872:2872))
        (PORT datac (3261:3261:3261) (3350:3350:3350))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1225:1225:1225))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (1401:1401:1401) (1402:1402:1402))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1181:1181:1181))
        (PORT datab (307:307:307) (352:352:352))
        (PORT datac (1053:1053:1053) (1111:1111:1111))
        (PORT datad (242:242:242) (270:270:270))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1693:1693:1693) (1659:1659:1659))
        (PORT sload (1818:1818:1818) (1826:1826:1826))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT asdata (1054:1054:1054) (1082:1082:1082))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1145:1145:1145))
        (PORT datab (666:666:666) (650:650:650))
        (PORT datac (1062:1062:1062) (1045:1045:1045))
        (PORT datad (756:756:756) (801:801:801))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2148:2148:2148) (2117:2117:2117))
        (PORT ena (1359:1359:1359) (1311:1311:1311))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1302:1302:1302))
        (PORT datab (2116:2116:2116) (2161:2161:2161))
        (PORT datac (1106:1106:1106) (1157:1157:1157))
        (PORT datad (1105:1105:1105) (1156:1156:1156))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal101\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1040:1040:1040))
        (PORT datab (1353:1353:1353) (1354:1354:1354))
        (PORT datac (2050:2050:2050) (2085:2085:2085))
        (PORT datad (1618:1618:1618) (1659:1659:1659))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal101\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (726:726:726))
        (PORT datab (1348:1348:1348) (1383:1383:1383))
        (PORT datac (1356:1356:1356) (1405:1405:1405))
        (PORT datad (783:783:783) (841:841:841))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|hbreak_enabled\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1270:1270:1270))
        (PORT datab (1568:1568:1568) (1553:1553:1553))
        (PORT datad (437:437:437) (497:497:497))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|hbreak_enabled\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (1874:1874:1874) (1914:1914:1914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer1\|din_s1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1468:1468:1468) (1501:1501:1501))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer1\|din_s1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|the_altera_std_synchronizer1\|dreg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|ir_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT asdata (660:660:660) (735:735:735))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (693:693:693))
        (PORT datab (807:807:807) (850:850:850))
        (PORT datad (783:783:783) (799:799:799))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1742:1742:1742) (1766:1766:1766))
        (PORT clrn (2015:2015:2015) (2018:2018:2018))
        (PORT sload (1687:1687:1687) (1660:1660:1660))
        (PORT ena (926:926:926) (915:915:915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (826:826:826))
        (PORT datab (774:774:774) (831:831:831))
        (PORT datac (1375:1375:1375) (1406:1406:1406))
        (PORT datad (758:758:758) (799:799:799))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (827:827:827))
        (PORT datac (736:736:736) (802:802:802))
        (PORT datad (761:761:761) (802:802:802))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (754:754:754) (765:765:765))
        (PORT datad (742:742:742) (744:744:744))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2117:2117:2117))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1208:1208:1208) (1249:1249:1249))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1121:1121:1121) (1144:1144:1144))
        (PORT datac (299:299:299) (379:379:379))
        (PORT datad (1077:1077:1077) (1106:1106:1106))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (419:419:419))
        (PORT datab (811:811:811) (853:853:853))
        (PORT datac (269:269:269) (357:357:357))
        (PORT datad (4579:4579:4579) (4499:4499:4499))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (789:789:789) (789:789:789))
        (PORT datad (429:429:429) (481:481:481))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2107:2107:2107) (2117:2117:2117))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1399:1399:1399) (1354:1354:1354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (444:444:444) (504:504:504))
        (PORT datad (443:443:443) (489:489:489))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2015:2015:2015) (2018:2018:2018))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (868:868:868) (927:927:927))
        (PORT datac (1033:1033:1033) (1073:1073:1073))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1185:1185:1185))
        (PORT datab (1033:1033:1033) (1056:1056:1056))
        (PORT datac (746:746:746) (746:746:746))
        (PORT datad (452:452:452) (505:505:505))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1232:1232:1232))
        (PORT datab (952:952:952) (1018:1018:1018))
        (PORT datac (1100:1100:1100) (1146:1146:1146))
        (PORT datad (1079:1079:1079) (1123:1123:1123))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (953:953:953) (1020:1020:1020))
        (PORT datac (281:281:281) (362:362:362))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (242:242:242) (279:279:279))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2015:2015:2015) (2018:2018:2018))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (693:693:693) (773:773:773))
        (PORT clrn (2015:2015:2015) (2018:2018:2018))
        (PORT sload (1687:1687:1687) (1660:1660:1660))
        (PORT ena (926:926:926) (915:915:915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1499:1499:1499) (1547:1547:1547))
        (PORT clrn (2015:2015:2015) (2018:2018:2018))
        (PORT sload (1687:1687:1687) (1660:1660:1660))
        (PORT ena (926:926:926) (915:915:915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (826:826:826))
        (PORT datac (729:729:729) (793:793:793))
        (PORT datad (757:757:757) (798:798:798))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (718:718:718))
        (PORT datab (816:816:816) (817:817:817))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2118:2118:2118))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (979:979:979) (1032:1032:1032))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1035:1035:1035) (1058:1058:1058))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (293:293:293) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|ir_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2119:2119:2119))
        (PORT asdata (662:662:662) (738:738:738))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (695:695:695))
        (PORT datab (801:801:801) (825:825:825))
        (PORT datad (1003:1003:1003) (1018:1018:1018))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2094:2094:2094) (2105:2105:2105))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT clrn (2015:2015:2015) (2018:2018:2018))
        (PORT sload (1687:1687:1687) (1660:1660:1660))
        (PORT ena (926:926:926) (915:915:915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (935:935:935))
        (PORT datab (868:868:868) (927:927:927))
        (PORT datac (1035:1035:1035) (1074:1074:1074))
        (PORT datad (802:802:802) (856:856:856))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (5259:5259:5259) (5331:5331:5331))
        (PORT datad (867:867:867) (943:943:943))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (988:988:988))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (996:996:996))
        (PORT datad (259:259:259) (332:332:332))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (990:990:990))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (466:466:466))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (499:499:499))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (458:458:458))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (620:620:620))
        (PORT datab (807:807:807) (848:848:848))
        (PORT datac (676:676:676) (717:717:717))
        (PORT datad (474:474:474) (536:536:536))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1350:1350:1350) (1398:1398:1398))
        (PORT ena (1676:1676:1676) (1626:1626:1626))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (319:319:319) (411:411:411))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1350:1350:1350) (1398:1398:1398))
        (PORT ena (1676:1676:1676) (1626:1626:1626))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (497:497:497))
        (PORT datab (350:350:350) (451:451:451))
        (PORT datac (305:305:305) (415:415:415))
        (PORT datad (306:306:306) (403:403:403))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (625:625:625))
        (PORT datab (806:806:806) (847:847:847))
        (PORT datac (880:880:880) (850:850:850))
        (PORT datad (988:988:988) (992:992:992))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1350:1350:1350) (1398:1398:1398))
        (PORT ena (1676:1676:1676) (1626:1626:1626))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (453:453:453))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1350:1350:1350) (1398:1398:1398))
        (PORT ena (1676:1676:1676) (1626:1626:1626))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2112:2112:2112))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1350:1350:1350) (1398:1398:1398))
        (PORT ena (1676:1676:1676) (1626:1626:1626))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (500:500:500))
        (PORT datac (308:308:308) (418:418:418))
        (PORT datad (311:311:311) (408:408:408))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (497:497:497))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (321:321:321) (428:428:428))
        (PORT datad (319:319:319) (411:411:411))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1118:1118:1118))
        (PORT datab (850:850:850) (900:900:900))
        (PORT datac (825:825:825) (889:889:889))
        (PORT datad (992:992:992) (1018:1018:1018))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (937:937:937))
        (PORT datab (1264:1264:1264) (1279:1279:1279))
        (PORT datac (1076:1076:1076) (1111:1111:1111))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2114:2114:2114))
        (PORT asdata (5669:5669:5669) (5735:5735:5735))
        (PORT ena (1159:1159:1159) (1140:1140:1140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1159:1159:1159) (1140:1140:1140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2114:2114:2114))
        (PORT asdata (686:686:686) (762:762:762))
        (PORT ena (1159:1159:1159) (1140:1140:1140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1159:1159:1159) (1140:1140:1140))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (482:482:482))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (875:875:875))
        (PORT datad (822:822:822) (883:883:883))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (1048:1048:1048) (1083:1083:1083))
        (PORT datac (1078:1078:1078) (1114:1114:1114))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1338:1338:1338) (1287:1287:1287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (500:500:500))
        (PORT datab (346:346:346) (459:459:459))
        (PORT datac (324:324:324) (431:431:431))
        (PORT datad (310:310:310) (408:408:408))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (450:450:450) (496:496:496))
        (PORT datad (395:395:395) (397:397:397))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (448:448:448))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datad (226:226:226) (258:258:258))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (499:499:499))
        (PORT datac (307:307:307) (417:417:417))
        (PORT datad (309:309:309) (407:407:407))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (497:497:497))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (321:321:321) (428:428:428))
        (PORT datad (319:319:319) (410:410:410))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (460:460:460) (512:512:512))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1338:1338:1338) (1287:1287:1287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (651:651:651))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datad (232:232:232) (264:264:264))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (529:529:529))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1338:1338:1338) (1287:1287:1287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (500:500:500))
        (PORT datab (349:349:349) (449:449:449))
        (PORT datac (308:308:308) (419:419:419))
        (PORT datad (312:312:312) (409:409:409))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (425:425:425))
        (PORT datab (346:346:346) (459:459:459))
        (PORT datac (324:324:324) (432:432:432))
        (PORT datad (311:311:311) (408:408:408))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (399:399:399) (413:413:413))
        (PORT datad (227:227:227) (259:259:259))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (501:501:501))
        (PORT datac (325:325:325) (432:432:432))
        (PORT datad (312:312:312) (410:410:410))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (320:320:320) (427:427:427))
        (PORT datad (324:324:324) (442:442:442))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (309:309:309) (420:420:420))
        (PORT datad (317:317:317) (409:409:409))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (526:526:526))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1338:1338:1338) (1287:1287:1287))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (449:449:449))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datad (231:231:231) (264:264:264))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1125:1125:1125) (1177:1177:1177))
        (PORT datad (1000:1000:1000) (1028:1028:1028))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1163:1163:1163) (1209:1209:1209))
        (PORT datac (812:812:812) (879:879:879))
        (PORT datad (1001:1001:1001) (1029:1029:1029))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (5640:5640:5640) (5715:5715:5715))
        (PORT sload (1086:1086:1086) (1140:1140:1140))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (662:662:662) (738:738:738))
        (PORT sload (1086:1086:1086) (1140:1140:1140))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT sload (1086:1086:1086) (1140:1140:1140))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2113:2113:2113))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (664:664:664) (739:739:739))
        (PORT sload (1086:1086:1086) (1140:1140:1140))
        (PORT ena (919:919:919) (904:904:904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (513:513:513))
        (PORT datab (661:661:661) (689:689:689))
        (PORT datac (1447:1447:1447) (1489:1489:1489))
        (PORT datad (759:759:759) (826:826:826))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (881:881:881))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1445:1445:1445) (1487:1487:1487))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1156:1156:1156))
        (PORT datab (5001:5001:5001) (5060:5060:5060))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2115:2115:2115))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (881:881:881))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (1050:1050:1050) (1080:1080:1080))
        (PORT datad (827:827:827) (888:888:888))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (439:439:439))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (451:451:451))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (296:296:296) (391:391:391))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1132:1132:1132))
        (PORT datac (1066:1066:1066) (1103:1103:1103))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1169:1169:1169))
        (PORT datab (1095:1095:1095) (1126:1126:1126))
        (PORT datac (796:796:796) (851:851:851))
        (PORT datad (242:242:242) (271:271:271))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (954:954:954) (995:995:995))
        (PORT ena (1124:1124:1124) (1101:1101:1101))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (456:456:456))
        (PORT datab (348:348:348) (466:466:466))
        (PORT datac (304:304:304) (413:413:413))
        (PORT datad (297:297:297) (392:392:392))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (438:438:438))
        (PORT datab (1018:1018:1018) (1061:1061:1061))
        (PORT datac (1051:1051:1051) (1088:1088:1088))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (954:954:954) (995:995:995))
        (PORT ena (1124:1124:1124) (1101:1101:1101))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (434:434:434))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (954:954:954) (995:995:995))
        (PORT ena (1124:1124:1124) (1101:1101:1101))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (459:459:459))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (954:954:954) (995:995:995))
        (PORT ena (1124:1124:1124) (1101:1101:1101))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2132:2132:2132))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (954:954:954) (995:995:995))
        (PORT ena (1124:1124:1124) (1101:1101:1101))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (902:902:902))
        (PORT datab (1019:1019:1019) (1061:1061:1061))
        (PORT datac (1050:1050:1050) (1086:1086:1086))
        (PORT datad (302:302:302) (389:389:389))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (449:449:449))
        (PORT datab (268:268:268) (305:305:305))
        (PORT datac (303:303:303) (416:416:416))
        (PORT datad (294:294:294) (388:388:388))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (440:440:440))
        (PORT datab (485:485:485) (536:536:536))
        (PORT datac (1014:1014:1014) (1047:1047:1047))
        (PORT datad (410:410:410) (418:418:418))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (461:461:461))
        (PORT datac (299:299:299) (406:406:406))
        (PORT datad (302:302:302) (403:403:403))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (466:466:466))
        (PORT datac (305:305:305) (413:413:413))
        (PORT datad (304:304:304) (406:406:406))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (437:437:437))
        (PORT datab (1044:1044:1044) (1078:1078:1078))
        (PORT datac (207:207:207) (239:239:239))
        (PORT datad (407:407:407) (415:415:415))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (454:454:454))
        (PORT datab (346:346:346) (464:464:464))
        (PORT datac (302:302:302) (409:409:409))
        (PORT datad (303:303:303) (390:390:390))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1178:1178:1178))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (5253:5253:5253) (5340:5340:5340))
        (PORT datad (247:247:247) (276:276:276))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1176:1176:1176))
        (PORT datab (1091:1091:1091) (1122:1122:1122))
        (PORT datac (800:800:800) (856:856:856))
        (PORT datad (246:246:246) (275:275:275))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (441:441:441))
        (PORT datab (348:348:348) (466:466:466))
        (PORT datac (304:304:304) (412:412:412))
        (PORT datad (236:236:236) (264:264:264))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1177:1177:1177))
        (PORT datac (1062:1062:1062) (1099:1099:1099))
        (PORT datad (1052:1052:1052) (1082:1082:1082))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (400:400:400) (405:405:405))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (345:345:345) (463:463:463))
        (PORT datac (301:301:301) (409:409:409))
        (PORT datad (303:303:303) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (400:400:400) (414:414:414))
        (PORT datac (398:398:398) (402:402:402))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1134:1134:1134))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (1066:1066:1066) (1103:1103:1103))
        (PORT datad (1070:1070:1070) (1120:1120:1120))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (625:625:625) (614:614:614))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2133:2133:2133))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (874:874:874))
        (PORT datab (808:808:808) (853:853:853))
        (PORT datac (1050:1050:1050) (1080:1080:1080))
        (PORT datad (821:821:821) (881:881:881))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1531:1531:1531))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|jtag_uart_0\|SoC_jtag_uart_0_alt_jtag_atlantic\|tdo\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2116:2116:2116))
        (PORT asdata (1191:1191:1191) (1235:1235:1235))
        (PORT clrn (1472:1472:1472) (1494:1494:1494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1119:1119:1119))
        (PORT datab (1056:1056:1056) (1102:1102:1102))
        (PORT datac (826:826:826) (890:890:890))
        (PORT datad (1036:1036:1036) (1035:1035:1035))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1446:1446:1446) (1487:1487:1487))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2117:2117:2117))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1691:1691:1691) (1699:1699:1699))
        (PORT ena (1141:1141:1141) (1117:1117:1117))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1488:1488:1488) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1374:1374:1374))
        (PORT datab (1063:1063:1063) (1075:1075:1075))
        (PORT datac (331:331:331) (440:440:440))
        (PORT datad (498:498:498) (569:569:569))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_break\|break_readreg\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1774:1774:1774) (1751:1751:1751))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1110:1110:1110))
        (PORT datac (725:725:725) (767:767:767))
        (PORT datad (1171:1171:1171) (1223:1223:1223))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1084:1084:1084))
        (PORT datab (297:297:297) (385:385:385))
        (PORT datac (1719:1719:1719) (1711:1711:1711))
        (PORT datad (372:372:372) (377:377:377))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_tck\|sr\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2126:2126:2126))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2095:2095:2095) (2057:2057:2057))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (453:453:453) (501:501:501))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_jtag_debug_module_wrapper\|the_SoC_cpu_jtag_debug_module_sysclk\|jdo\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2152:2152:2152))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2030:2030:2030) (2016:2016:2016))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|resetrequest\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1021:1021:1021) (1034:1034:1034))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|resetrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1372:1372:1372) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_oci_debug\|resetrequest\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2184:2184:2184) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2125:2125:2125) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT clrn (2125:2125:2125) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2125:2125:2125) (2096:2096:2096))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (282:282:282) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (283:283:283) (365:365:365))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (350:350:350))
        (PORT datad (277:277:277) (358:358:358))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst_chain\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (358:358:358))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|rst_controller\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (257:257:257) (328:328:328))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst2\|rst_controller\|r_sync_rst\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2142:2142:2142) (2140:2140:2140))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|arb\|top_priority_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (PORT ena (1154:1154:1154) (1135:1135:1135))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|arb\|grant\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (540:540:540))
        (PORT datab (278:278:278) (321:321:321))
        (PORT datac (941:941:941) (926:926:926))
        (PORT datad (955:955:955) (971:971:971))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|saved_grant\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2188:2188:2188))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2130:2130:2130))
        (PORT ena (993:993:993) (996:996:996))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1361:1361:1361))
        (PORT datab (1185:1185:1185) (1222:1222:1222))
        (PORT datac (782:782:782) (828:828:828))
        (PORT datad (1335:1335:1335) (1373:1373:1373))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|address\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|waitrequest\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1481:1481:1481))
        (PORT datab (1150:1150:1150) (1188:1188:1188))
        (PORT datac (844:844:844) (917:917:917))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (854:854:854))
        (PORT datab (1401:1401:1401) (1421:1421:1421))
        (PORT datad (771:771:771) (777:777:777))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1480:1480:1480))
        (PORT datab (1150:1150:1150) (1189:1189:1189))
        (PORT datac (843:843:843) (915:915:915))
        (PORT datad (763:763:763) (812:812:812))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (891:891:891) (955:955:955))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|waitrequest\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (893:893:893) (958:958:958))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (762:762:762) (811:811:811))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_ocimem\|waitrequest\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (979:979:979))
        (PORT datad (322:322:322) (413:413:413))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|addr_router\|Equal1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (928:928:928))
        (PORT datab (784:784:784) (794:794:794))
        (PORT datad (967:967:967) (941:941:941))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1154:1154:1154))
        (PORT datab (748:748:748) (801:801:801))
        (PORT datac (944:944:944) (928:928:928))
        (PORT datad (346:346:346) (443:443:443))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2140:2140:2140) (2186:2186:2186))
        (PORT datad (271:271:271) (349:349:349))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (985:985:985))
        (PORT datab (769:769:769) (773:773:773))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_instruction_master_translator\|read_accepted\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2147:2147:2147) (2116:2116:2116))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux\|src0_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datad (268:268:268) (345:345:345))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_demux\|src1_valid\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1048:1048:1048))
        (PORT datab (785:785:785) (795:795:795))
        (PORT datac (834:834:834) (888:888:888))
        (PORT datad (970:970:970) (944:944:944))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|arb\|grant\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1676:1676:1676))
        (PORT datab (1303:1303:1303) (1298:1298:1298))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|saved_grant\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2183:2183:2183))
        (PORT asdata (1074:1074:1074) (1060:1060:1060))
        (PORT clrn (2152:2152:2152) (2124:2124:2124))
        (PORT ena (1456:1456:1456) (1426:1426:1426))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux_001\|src_data\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1279:1279:1279))
        (PORT datab (337:337:337) (439:439:439))
        (PORT datac (1297:1297:1297) (1325:1325:1325))
        (PORT datad (1102:1102:1102) (1139:1139:1139))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|decode3\|w_anode2173w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (367:367:367))
        (PORT datab (297:297:297) (366:366:366))
        (PORT datac (259:259:259) (318:318:318))
        (PORT datad (256:256:256) (301:301:301))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2493:2493:2493))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT ena (5067:5067:5067) (5059:5059:5059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3116:3116:3116))
        (PORT d[1] (4977:4977:4977) (5104:5104:5104))
        (PORT d[2] (9026:9026:9026) (8904:8904:8904))
        (PORT d[3] (5481:5481:5481) (5368:5368:5368))
        (PORT d[4] (3191:3191:3191) (3272:3272:3272))
        (PORT d[5] (5502:5502:5502) (5690:5690:5690))
        (PORT d[6] (5994:5994:5994) (6134:6134:6134))
        (PORT d[7] (4887:4887:4887) (4813:4813:4813))
        (PORT d[8] (4686:4686:4686) (4674:4674:4674))
        (PORT d[9] (4247:4247:4247) (4328:4328:4328))
        (PORT d[10] (6119:6119:6119) (6224:6224:6224))
        (PORT d[11] (4593:4593:4593) (4751:4751:4751))
        (PORT d[12] (6448:6448:6448) (6647:6647:6647))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (PORT ena (5063:5063:5063) (5055:5055:5055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (4886:4886:4886))
        (PORT clk (2501:2501:2501) (2529:2529:2529))
        (PORT ena (5063:5063:5063) (5055:5055:5055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3995:3995:3995) (3866:3866:3866))
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT ena (5067:5067:5067) (5059:5059:5059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2533:2533:2533))
        (PORT d[0] (5067:5067:5067) (5059:5059:5059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1531:1531:1531))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1936:1936:1936))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT ena (3719:3719:3719) (3741:3741:3741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3938:3938:3938))
        (PORT d[1] (2468:2468:2468) (2469:2469:2469))
        (PORT d[2] (10301:10301:10301) (10278:10278:10278))
        (PORT d[3] (2340:2340:2340) (2299:2299:2299))
        (PORT d[4] (4272:4272:4272) (4377:4377:4377))
        (PORT d[5] (5542:5542:5542) (5643:5643:5643))
        (PORT d[6] (6477:6477:6477) (6627:6627:6627))
        (PORT d[7] (1558:1558:1558) (1566:1566:1566))
        (PORT d[8] (4943:4943:4943) (5059:5059:5059))
        (PORT d[9] (4261:4261:4261) (4367:4367:4367))
        (PORT d[10] (6879:6879:6879) (6985:6985:6985))
        (PORT d[11] (4328:4328:4328) (4454:4454:4454))
        (PORT d[12] (6074:6074:6074) (6281:6281:6281))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
        (PORT ena (3715:3715:3715) (3737:3737:3737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5880:5880:5880) (5900:5900:5900))
        (PORT clk (2494:2494:2494) (2524:2524:2524))
        (PORT ena (3715:3715:3715) (3737:3737:3737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3618:3618:3618))
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT ena (3719:3719:3719) (3741:3741:3741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (PORT d[0] (3719:3719:3719) (3741:3741:3741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1526:1526:1526))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2495:2495:2495))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (5042:5042:5042) (5030:5030:5030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (3073:3073:3073))
        (PORT d[1] (3839:3839:3839) (3923:3923:3923))
        (PORT d[2] (8677:8677:8677) (8571:8571:8571))
        (PORT d[3] (5210:5210:5210) (5113:5113:5113))
        (PORT d[4] (3177:3177:3177) (3256:3256:3256))
        (PORT d[5] (5826:5826:5826) (5991:5991:5991))
        (PORT d[6] (5987:5987:5987) (6126:6126:6126))
        (PORT d[7] (4822:4822:4822) (4741:4741:4741))
        (PORT d[8] (4684:4684:4684) (4673:4673:4673))
        (PORT d[9] (3926:3926:3926) (4013:4013:4013))
        (PORT d[10] (5845:5845:5845) (5957:5957:5957))
        (PORT d[11] (4230:4230:4230) (4389:4389:4389))
        (PORT d[12] (6479:6479:6479) (6682:6682:6682))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (PORT ena (5038:5038:5038) (5026:5026:5026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (2967:2967:2967))
        (PORT clk (2493:2493:2493) (2523:2523:2523))
        (PORT ena (5038:5038:5038) (5026:5026:5026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (3847:3847:3847))
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT ena (5042:5042:5042) (5030:5030:5030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2527:2527:2527))
        (PORT d[0] (5042:5042:5042) (5030:5030:5030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1525:1525:1525))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1557:1557:1557))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT ena (3722:3722:3722) (3747:3747:3747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4397:4397:4397) (4522:4522:4522))
        (PORT d[1] (2828:2828:2828) (2822:2822:2822))
        (PORT d[2] (1766:1766:1766) (1748:1748:1748))
        (PORT d[3] (1759:1759:1759) (1750:1750:1750))
        (PORT d[4] (4264:4264:4264) (4370:4370:4370))
        (PORT d[5] (5826:5826:5826) (5914:5914:5914))
        (PORT d[6] (6780:6780:6780) (6924:6924:6924))
        (PORT d[7] (1210:1210:1210) (1220:1220:1220))
        (PORT d[8] (3000:3000:3000) (3050:3050:3050))
        (PORT d[9] (4589:4589:4589) (4692:4692:4692))
        (PORT d[10] (7244:7244:7244) (7348:7348:7348))
        (PORT d[11] (4362:4362:4362) (4492:4492:4492))
        (PORT d[12] (6432:6432:6432) (6631:6631:6631))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (PORT ena (3718:3718:3718) (3743:3743:3743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1691:1691:1691))
        (PORT clk (2502:2502:2502) (2530:2530:2530))
        (PORT ena (3718:3718:3718) (3743:3743:3743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3852:3852:3852) (3937:3937:3937))
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT ena (3722:3722:3722) (3747:3747:3747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
      (HOLD ena (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2534:2534:2534))
        (PORT d[0] (3722:3722:3722) (3747:3747:3747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|ram_block1a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1532:1532:1532))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (1047:1047:1047))
        (PORT datab (3364:3364:3364) (3392:3392:3392))
        (PORT datac (2939:2939:2939) (2916:2916:2916))
        (PORT datad (1320:1320:1320) (1281:1281:1281))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|onchip_mem\|the_altsyncram\|auto_generated\|mux2\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3424:3424:3424) (3232:3232:3232))
        (PORT datab (3363:3363:3363) (3390:3390:3390))
        (PORT datac (1423:1423:1423) (1396:1396:1396))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1296:1296:1296))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (1327:1327:1327) (1323:1323:1323))
        (PORT datad (2041:2041:2041) (2163:2163:2163))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[4\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (759:759:759))
        (PORT datab (1077:1077:1077) (1091:1091:1091))
        (PORT datac (741:741:741) (758:758:758))
        (PORT datad (769:769:769) (815:815:815))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (PORT ena (2251:2251:2251) (2164:2164:2164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1292:1292:1292))
        (PORT datab (2120:2120:2120) (2167:2167:2167))
        (PORT datac (1114:1114:1114) (1165:1165:1165))
        (PORT datad (1113:1113:1113) (1165:1165:1165))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_br_cmp\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (998:998:998))
        (PORT datab (758:758:758) (769:769:769))
        (PORT datac (1706:1706:1706) (1761:1761:1761))
        (PORT datad (1621:1621:1621) (1574:1574:1574))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_br_cmp\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1328:1328:1328))
        (PORT datab (715:715:715) (710:710:710))
        (PORT datac (1028:1028:1028) (1036:1036:1036))
        (PORT datad (1465:1465:1465) (1530:1530:1530))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_br_cmp\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1670:1670:1670) (1792:1792:1792))
        (PORT datac (905:905:905) (888:888:888))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_br_cmp\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2156:2156:2156) (2127:2127:2127))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1972:1972:1972) (1957:1957:1957))
        (PORT datad (1308:1308:1308) (1323:1323:1323))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_crst\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1967:1967:1967) (1998:1998:1998))
        (PORT datad (1987:1987:1987) (2024:2024:2024))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_crst\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1321:1321:1321))
        (PORT datab (1059:1059:1059) (1039:1039:1039))
        (PORT datac (1398:1398:1398) (1486:1486:1486))
        (PORT datad (676:676:676) (678:678:678))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_ctrl_crst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2158:2158:2158) (2129:2129:2129))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_bstatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (289:289:289))
        (PORT datab (1332:1332:1332) (1358:1358:1358))
        (PORT datac (1038:1038:1038) (1079:1079:1079))
        (PORT datad (706:706:706) (751:751:751))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_bstatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1453:1453:1453) (1494:1494:1494))
        (PORT datac (280:280:280) (361:361:361))
        (PORT datad (728:728:728) (732:732:732))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_bstatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2071:2071:2071) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_wrctl_status\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1181:1181:1181))
        (PORT datab (1389:1389:1389) (1419:1419:1419))
        (PORT datac (814:814:814) (885:885:885))
        (PORT datad (709:709:709) (754:754:754))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_status_reg_pie_inst_nxt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (893:893:893) (946:946:946))
        (PORT datac (1296:1296:1296) (1320:1320:1320))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_status_reg_pie_inst_nxt\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1121:1121:1121))
        (PORT datab (473:473:473) (546:546:546))
        (PORT datac (1268:1268:1268) (1233:1233:1233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_wrctl_estatus\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1184:1184:1184))
        (PORT datab (1390:1390:1390) (1420:1420:1420))
        (PORT datac (814:814:814) (886:886:886))
        (PORT datad (710:710:710) (755:755:755))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_estatus_reg_inst_nxt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1463:1463:1463))
        (PORT datab (302:302:302) (391:391:391))
        (PORT datac (1293:1293:1293) (1317:1317:1317))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_estatus_reg_inst_nxt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1639:1639:1639))
        (PORT datab (898:898:898) (951:951:951))
        (PORT datac (1627:1627:1627) (1613:1613:1613))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_estatus_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (PORT ena (1868:1868:1868) (1910:1910:1910))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_status_reg_pie_inst_nxt\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (473:473:473) (545:545:545))
        (PORT datac (1267:1267:1267) (1233:1233:1233))
        (PORT datad (272:272:272) (352:352:352))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_status_reg_pie_inst_nxt\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1720:1720:1720))
        (PORT datab (1457:1457:1457) (1499:1499:1499))
        (PORT datac (1318:1318:1318) (1332:1332:1332))
        (PORT datad (724:724:724) (727:727:727))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_status_reg_pie\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2168:2168:2168) (2141:2141:2141))
        (PORT ena (2071:2071:2071) (2126:2126:2126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_control_rd_data\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1189:1189:1189))
        (PORT datab (894:894:894) (946:946:946))
        (PORT datac (1037:1037:1037) (1079:1079:1079))
        (PORT datad (706:706:706) (751:751:751))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_control_rd_data\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (768:768:768))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (813:813:813) (885:885:885))
        (PORT datad (273:273:273) (353:353:353))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_control_rd_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2160:2160:2160) (2132:2132:2132))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[0\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1742:1742:1742))
        (PORT datab (795:795:795) (850:850:850))
        (PORT datac (265:265:265) (351:351:351))
        (PORT datad (1899:1899:1899) (1869:1869:1869))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|data_out\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1229:1229:1229) (1274:1274:1274))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2131:2131:2131))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1446:1446:1446))
        (PORT datab (1455:1455:1455) (1488:1488:1488))
        (PORT datac (277:277:277) (357:357:357))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|led_out_s1_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2174:2174:2174))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2131:2131:2131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|jtag_uart_0\|av_readdata\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1646:1646:1646) (1585:1585:1585))
        (PORT datac (1796:1796:1796) (1816:1816:1816))
        (PORT datad (970:970:970) (1000:1000:1000))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2152:2152:2152) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2156:2156:2156))
        (PORT asdata (940:940:940) (1003:1003:1003))
        (PORT clrn (2126:2126:2126) (2097:2097:2097))
        (PORT ena (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1018:1018:1018) (1101:1101:1101))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|counter_snapshot\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2126:2126:2126) (2097:2097:2097))
        (PORT ena (1515:1515:1515) (1499:1499:1499))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (343:343:343))
        (PORT datab (263:263:263) (308:308:308))
        (PORT datad (254:254:254) (325:325:325))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_h_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT asdata (1696:1696:1696) (1700:1700:1700))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1401:1401:1401) (1364:1364:1364))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1056:1056:1056))
        (PORT datab (800:800:800) (817:817:817))
        (PORT datad (450:450:450) (502:502:502))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|control_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2162:2162:2162))
        (PORT asdata (1422:1422:1422) (1442:1442:1442))
        (PORT clrn (2132:2132:2132) (2103:2103:2103))
        (PORT ena (1141:1141:1141) (1118:1118:1118))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[0\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1648:1648:1648))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|read_mux_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1042:1042:1042))
        (PORT datac (1034:1034:1034) (1032:1032:1032))
        (PORT datad (735:735:735) (734:734:734))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|readdata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|timer_s1_translator\|av_readdata_pre\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2184:2184:2184))
        (PORT asdata (663:663:663) (738:738:738))
        (PORT clrn (2153:2153:2153) (2122:2122:2122))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[0\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (938:938:938))
        (PORT datab (767:767:767) (789:789:789))
        (PORT datad (998:998:998) (1083:1083:1083))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[0\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1041:1041:1041))
        (PORT datab (1154:1154:1154) (1183:1183:1183))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[0\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (287:287:287))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (2147:2147:2147) (2282:2282:2282))
        (PORT datad (1425:1425:1425) (1418:1418:1418))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[0\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (582:582:582))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (955:955:955) (929:929:929))
        (PORT datad (2434:2434:2434) (2447:2447:2447))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data_nxt\[0\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1137:1137:1137))
        (PORT datab (1004:1004:1004) (987:987:987))
        (PORT datac (726:726:726) (738:738:738))
        (PORT datad (1004:1004:1004) (1031:1031:1031))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|av_ld_byte0_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2134:2134:2134))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wr_data\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (741:741:741) (742:742:742))
        (PORT datac (252:252:252) (332:332:332))
        (PORT datad (864:864:864) (943:943:943))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (PORT asdata (1961:1961:1961) (1898:1898:1898))
        (PORT clrn (2136:2136:2136) (2106:2106:2106))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|period_l_register\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1289:1289:1289) (1298:1298:1298))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|period_l_register\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2120:2120:2120) (2089:2089:2089))
        (PORT ena (1430:1430:1430) (1415:1415:1415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1151:1151:1151) (1186:1186:1186))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[1\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (908:908:908) (970:970:970))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[2\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1103:1103:1103) (1136:1136:1136))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[3\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1121:1121:1121) (1145:1145:1145))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[4\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1132:1132:1132) (1172:1172:1172))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[5\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1132:1132:1132) (1167:1167:1167))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[6\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1207:1207:1207) (1252:1252:1252))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1185:1185:1185) (1238:1238:1238))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[8\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1482:1482:1482) (1511:1511:1511))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[9\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (926:926:926) (982:982:982))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[10\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1917:1917:1917) (1941:1941:1941))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[11\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1389:1389:1389) (1425:1425:1425))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[12\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1187:1187:1187) (1238:1238:1238))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[13\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1400:1400:1400) (1429:1429:1429))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[14\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1183:1183:1183) (1231:1231:1231))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[15\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1394:1394:1394) (1426:1426:1426))
        (PORT clrn (2129:2129:2129) (2098:2098:2098))
        (PORT sload (1637:1637:1637) (1726:1726:1726))
        (PORT ena (1636:1636:1636) (1629:1629:1629))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[16\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2025:2025:2025) (2044:2044:2044))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[17\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1985:1985:1985) (1983:1983:1983))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[18\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2054:2054:2054) (2058:2058:2058))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|internal_counter\[19\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (421:421:421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1322:1322:1322) (1380:1380:1380))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|internal_counter\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1743:1743:1743) (1761:1761:1761))
        (PORT clrn (2136:2136:2136) (2107:2107:2107))
        (PORT sload (1608:1608:1608) (1665:1665:1665))
        (PORT ena (1598:1598:1598) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1364:1364:1364))
        (PORT datab (1042:1042:1042) (1128:1128:1128))
        (PORT datac (1249:1249:1249) (1304:1304:1304))
        (PORT datad (1060:1060:1060) (1094:1094:1094))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (738:738:738))
        (PORT datab (789:789:789) (852:852:852))
        (PORT datac (667:667:667) (695:695:695))
        (PORT datad (819:819:819) (867:867:867))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (902:902:902))
        (PORT datab (853:853:853) (907:907:907))
        (PORT datac (711:711:711) (731:731:731))
        (PORT datad (682:682:682) (710:710:710))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (269:269:269))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (850:850:850))
        (PORT datab (770:770:770) (803:803:803))
        (PORT datac (535:535:535) (602:602:602))
        (PORT datad (515:515:515) (575:575:575))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1074:1074:1074))
        (PORT datab (881:881:881) (925:925:925))
        (PORT datac (761:761:761) (816:816:816))
        (PORT datad (789:789:789) (837:837:837))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1658:1658:1658))
        (PORT datab (1084:1084:1084) (1157:1157:1157))
        (PORT datac (1085:1085:1085) (1116:1116:1116))
        (PORT datad (1299:1299:1299) (1369:1369:1369))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1078:1078:1078))
        (PORT datab (1046:1046:1046) (1137:1137:1137))
        (PORT datac (1029:1029:1029) (1112:1112:1112))
        (PORT datad (1032:1032:1032) (1068:1068:1068))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (889:889:889))
        (PORT datab (1081:1081:1081) (1158:1158:1158))
        (PORT datac (828:828:828) (875:875:875))
        (PORT datad (788:788:788) (835:835:835))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (965:965:965))
        (PORT datab (968:968:968) (1011:1011:1011))
        (PORT datac (1124:1124:1124) (1110:1110:1110))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (730:730:730))
        (PORT datab (1036:1036:1036) (1021:1021:1021))
        (PORT datac (670:670:670) (679:679:679))
        (PORT datad (420:420:420) (439:439:439))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|delayed_unxcounter_is_zeroxx0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2132:2132:2132) (2103:2103:2103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|status_wr_strobe\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2294:2294:2294) (2316:2316:2316))
        (PORT datab (2078:2078:2078) (2113:2113:2113))
        (PORT datac (1527:1527:1527) (1588:1588:1588))
        (PORT datad (1530:1530:1530) (1595:1595:1595))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|timer\|timeout_occurred\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (524:524:524))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (218:218:218) (248:248:248))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|timer\|timeout_occurred\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2162:2162:2162))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2132:2132:2132) (2103:2103:2103))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_ipending_reg_nxt\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1095:1095:1095))
        (PORT datab (1167:1167:1167) (1213:1213:1213))
        (PORT datac (782:782:782) (839:839:839))
        (PORT datad (702:702:702) (735:735:735))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|W_ipending_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2151:2151:2151) (2120:2120:2120))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_iw\[21\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (832:832:832))
        (PORT datab (895:895:895) (947:947:947))
        (PORT datad (767:767:767) (816:816:816))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_iw\[21\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (492:492:492))
        (PORT datab (332:332:332) (424:424:424))
        (PORT datad (783:783:783) (791:791:791))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[13\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1413:1413:1413))
        (PORT datab (2465:2465:2465) (2588:2588:2588))
        (PORT datac (212:212:212) (250:250:250))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[13\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (340:340:340))
        (PORT datab (1359:1359:1359) (1385:1385:1385))
        (PORT datac (1296:1296:1296) (1260:1260:1260))
        (PORT datad (1038:1038:1038) (1040:1040:1040))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2189:2189:2189))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2159:2159:2159) (2131:2131:2131))
        (PORT ena (2240:2240:2240) (2199:2199:2199))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_alu_subtract\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1432:1432:1432))
        (PORT datab (1445:1445:1445) (1524:1524:1524))
        (PORT datac (1691:1691:1691) (1750:1750:1750))
        (PORT datad (2089:2089:2089) (2134:2134:2134))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_alu_subtract\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1466:1466:1466))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1177:1177:1177) (1268:1268:1268))
        (PORT datad (447:447:447) (471:471:471))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_alu_subtract\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (244:244:244) (284:284:284))
        (PORT datac (218:218:218) (257:257:257))
        (PORT datad (2150:2150:2150) (2226:2226:2226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|E_alu_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (997:997:997))
        (PORT datab (1658:1658:1658) (1618:1618:1618))
        (PORT datac (746:746:746) (789:789:789))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|E_alu_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2163:2163:2163) (2134:2134:2134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_pc\[6\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1383:1383:1383))
        (PORT datab (731:731:731) (739:739:739))
        (PORT datad (1034:1034:1034) (1034:1034:1034))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|F_pc\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2198:2198:2198))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (636:636:636) (663:663:663))
        (PORT clrn (2164:2164:2164) (2136:2136:2136))
        (PORT sclr (1575:1575:1575) (1643:1643:1643))
        (PORT sload (1701:1701:1701) (1759:1759:1759))
        (PORT ena (2079:2079:2079) (2089:2089:2089))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|mm_interconnect_0\|cmd_xbar_mux\|src_data\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1192:1192:1192))
        (PORT datab (815:815:815) (861:861:861))
        (PORT datac (984:984:984) (1034:1034:1034))
        (PORT datad (1290:1290:1290) (1299:1299:1299))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|address\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (385:385:385))
        (PORT datab (308:308:308) (391:391:391))
        (PORT datac (727:727:727) (786:786:786))
        (PORT datad (261:261:261) (335:335:335))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|the_SoC_cpu_nios2_avalon_reg\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (978:978:978))
        (PORT datab (1100:1100:1100) (1119:1119:1119))
        (PORT datad (712:712:712) (714:714:714))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (539:539:539))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datac (1055:1055:1055) (1100:1100:1100))
        (PORT datad (417:417:417) (427:427:427))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|the_SoC_cpu_nios2_oci\|readdata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1770:1770:1770) (1743:1743:1743))
        (PORT sload (1746:1746:1746) (1779:1779:1779))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|mm_interconnect_0\|cpu_jtag_debug_module_translator\|av_readdata_pre\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2189:2189:2189))
        (PORT asdata (1932:1932:1932) (1905:1905:1905))
        (PORT clrn (2159:2159:2159) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2278:2278:2278))
        (PORT datab (767:767:767) (782:782:782))
        (PORT datac (1524:1524:1524) (1473:1473:1473))
        (PORT datad (656:656:656) (652:652:652))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|F_iw\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1048:1048:1048))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (738:738:738) (755:755:755))
        (PORT datad (1026:1026:1026) (1044:1044:1044))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|D_iw\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2190:2190:2190))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2161:2161:2161) (2132:2132:2132))
        (PORT ena (2251:2251:2251) (2164:2164:2164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal133\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1021:1021:1021) (1069:1069:1069))
        (PORT datad (1370:1370:1370) (1420:1420:1420))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_implicit_dst_retaddr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (797:797:797))
        (PORT datab (1760:1760:1760) (1810:1810:1810))
        (PORT datac (1710:1710:1710) (1765:1765:1765))
        (PORT datad (1624:1624:1624) (1735:1735:1735))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_ctrl_b_is_dst\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1486:1486:1486))
        (PORT datab (1761:1761:1761) (1811:1811:1811))
        (PORT datac (762:762:762) (767:767:767))
        (PORT datad (1622:1622:1622) (1732:1732:1732))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_dst_regnum\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1185:1185:1185))
        (PORT datab (1586:1586:1586) (1564:1564:1564))
        (PORT datac (1093:1093:1093) (1123:1123:1123))
        (PORT datad (718:718:718) (722:722:722))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_dst_regnum\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1060:1060:1060) (1021:1021:1021))
        (PORT datac (248:248:248) (307:307:307))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_dst_regnum\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1742:1742:1742) (1766:1766:1766))
        (PORT datab (1090:1090:1090) (1078:1078:1078))
        (PORT datac (975:975:975) (1008:1008:1008))
        (PORT datad (716:716:716) (717:717:717))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_dst_regnum\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1127:1127:1127))
        (PORT datab (748:748:748) (758:758:758))
        (PORT datac (1055:1055:1055) (1040:1040:1040))
        (PORT datad (1017:1017:1017) (1052:1052:1052))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (793:793:793) (794:794:794))
        (PORT datac (249:249:249) (307:307:307))
        (PORT datad (705:705:705) (709:709:709))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_wr_dst_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (1757:1757:1757) (1805:1805:1805))
        (PORT datac (1395:1395:1395) (1446:1446:1446))
        (PORT datad (1634:1634:1634) (1747:1747:1747))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (848:848:848))
        (PORT datab (1777:1777:1777) (1814:1814:1814))
        (PORT datac (1386:1386:1386) (1407:1407:1407))
        (PORT datad (1087:1087:1087) (1119:1119:1119))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|Equal2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (855:855:855))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (249:249:249) (307:307:307))
        (PORT datad (1052:1052:1052) (1090:1090:1090))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|D_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (730:730:730) (724:724:724))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|R_wr_dst_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2162:2162:2162) (2133:2133:2133))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|cpu\|W_rf_wren\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1354:1354:1354) (1375:1375:1375))
        (PORT datac (1718:1718:1718) (1742:1742:1742))
        (PORT datad (1627:1627:1627) (1692:1692:1692))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|cpu\|d_writedata\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT asdata (1978:1978:1978) (1923:1923:1923))
        (PORT clrn (2137:2137:2137) (2108:2108:2108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst2\|led_out\|data_out\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (288:288:288) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst2\|led_out\|data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2170:2170:2170))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2137:2137:2137) (2108:2108:2108))
        (PORT ena (1687:1687:1687) (1638:1638:1638))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (535:535:535) (595:595:595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (498:498:498))
      )
    )
  )
)
