<models>
<model name="555 Timer" category="Analog" footprint="DIP8">
<data>RES {r}.R1 {8} {5}  res=5000
RES {r}.R2 {5} {r}.VL res=5000
RES {r}.R3 {r}.VL {1} res=5000
OPAMP {r}.U1 {6} {5} {r}.UC {1} {8}
OPAMP {r}.U2 {r}.VL {2} {r}.LC {1} {8}
LOGIC_NOT {r}.U3 {4} {r}.R_INV {1} {8}
LOGIC_OR {r}.U4 {r}.R_INV {r}.UC {r}.RES {1} {8}
LOGIC_RS_FLIP_FLOP {r}.U5 {r}.RES {r}.LC {3} {r}.QB {1} {8}
RES {r}.R4 {r}.QB {r}.DC res=1000
BJT {r}.Q1 {7} {r}.DC {1} type=npn is=19e-15 bf=150 br=7.5 rb=50 re=0.4 rc=0.3</data>
<label pin="1" name="Ground"/>
<label pin="2" name="Trigger"/>
<label pin="3" name="Output"/>
<label pin="4" name="Reset"/>
<label pin="5" name="Control Voltage"/>
<label pin="6" name="Threshold"/>
<label pin="7" name="Discharge"/>
<label pin="8" name="Supply"/>
</model>

<model name="Op-amp (ideal)" category="Analog" footprint="DIP8-SMALLFONT">
<data>
OPAMP {r} {r}.inP {r}.inN {6} {4} {7} rin=1e12  vosatn=0 vosatp=0 rout=1
RES {r}.R1 {3} {r}.inP res=1
RES {r}.R2 {2} {r}.inN res=1</data>
<label pin="1" name="No Connect"/>
<label pin="2" name="Inverting Input"/>
<label pin="3" name="Non-Inverting Input"/>
<label pin="4" name="Negative Supply"/>
<label pin="5" name="No Connect"/>
<label pin="6" name="Output"/>
<label pin="7" name="Positive Supply"/>
<label pin="8" name="No Connect"/>
</model>
<model name="LM741 Op-amp" category="Analog" footprint="DIP8-SMALLFONT">
<data>OPAMP {r} {r}.inP {r}.inN {6} {4} {7} rin=1e6  vosatn=1.5 vosatp=1 rout=20
RES {r}.R1 {3} {r}.inP res=1
RES {r}.R2 {2} {r}.inN res=1</data>
<label pin="1" name="No Connect"/>
<label pin="2" name="Inverting Input"/>
<label pin="3" name="Non-Inverting Input"/>
<label pin="4" name="Negative Supply"/>
<label pin="5" name="No Connect"/>
<label pin="6" name="Output"/>
<label pin="7" name="Positive Supply"/>
<label pin="8" name="No Connect"/>
</model>


<model name="TL074 Op-amp" category="Analog" footprint="DIP14">
<data>OPAMP {r}a {r}.ainP {r}.ainN {1} {11} {4} rin=1e12 vosatp=1 vosatn=1 rout=20 
RES {r}.R1a {3} {r}.ainP res=1
RES {r}.R2a {2} {r}.ainN res=1
OPAMP {r}b {r}.binP {r}.binN {7} {11} {4} rin=1e12 vosatp=1 vosatn=1 rout=20 
RES {r}.R1b {5} {r}.binP res=1
RES {r}.R2b {6} {r}.binN res=1
OPAMP {r}c {r}.cinP {r}.cinN {8} {11} {4} rin=1e12 vosatp=1 vosatn=1 rout=20 
RES {r}.R1c {10} {r}.cinP res=1
RES {r}.R2c {9} {r}.cinN res=1
OPAMP {r}d {r}.dinP {r}.dinN {14} {11} {4} rin=1e12 vosatp=1 vosatn=1 rout=20
RES {r}.R1d {12} {r}.dinP res=1
RES {r}.R2d {13} {r}.dinN res=1</data>
<label pin="1" name="Output 1"/>
<label pin="2" name="Inverting Input 1"/>
<label pin="3" name="Non-Inverting Input 1"/>
<label pin="4" name="Positive Supply"/>
<label pin="5" name="Non-Inverting Input 2"/>
<label pin="6" name="Inverting Input 2"/>
<label pin="7" name="Output 2"/>
<label pin="8" name="Output 3"/>
<label pin="9" name="Inverting Input 3"/>
<label pin="10" name="Non-Inverting Input 3"/>
<label pin="11" name="Negative Supply"/>
<label pin="12" name="Non-Inverting Input 4"/>
<label pin="13" name="Inverting Input 4"/>
<label pin="14" name="Output 4"/>
</model>
<model name="LM324 Op-amp" category="Analog" footprint="DIP14">
<data>OPAMP {r}a {r}.ainP {r}.ainN {1} {11} {4} rin=2e6 vosatp=1 vosatn=0 rout=20 
RES {r}.R1a {3} {r}.ainP res=1
RES {r}.R2a {2} {r}.ainN res=1
OPAMP {r}b {r}.binP {r}.binN {7} {11} {4} rin=2e6 vosatp=1 vosatn=0 rout=20 
RES {r}.R1b {5} {r}.binP res=1
RES {r}.R2b {6} {r}.binN res=1
OPAMP {r}c {r}.cinP {r}.cinN {8} {11} {4} rin=2e6 vosatp=1 vosatn=0 rout=20 
RES {r}.R1c {10} {r}.cinP res=1
RES {r}.R2c {9} {r}.cinN res=1
OPAMP {r}d {r}.dinP {r}.dinN {14} {11} {4} rin=2e6 vosatp=1 vosatn=0 rout=20 
RES {r}.R1d {12} {r}.dinP res=1
RES {r}.R2d {13} {r}.dinN res=1</data>
<label pin="1" name="Output 1"/>
<label pin="2" name="Inverting Input 1"/>
<label pin="3" name="Non-Inverting Input 1"/>
<label pin="4" name="Positive Supply"/>
<label pin="5" name="Non-Inverting Input 2"/>
<label pin="6" name="Inverting Input 2"/>
<label pin="7" name="Output 2"/>
<label pin="8" name="Output 3"/>
<label pin="9" name="Inverting Input 3"/>
<label pin="10" name="Non-Inverting Input 3"/>
<label pin="11" name="Negative Supply"/>
<label pin="12" name="Non-Inverting Input 4"/>
<label pin="13" name="Inverting Input 4"/>
<label pin="14" name="Output 4"/>
</model>
<!--BASIC GATES-->
<model name="4001 NOR" category="Digital" footprint="DIP14">
<data>LOGIC_NOR {r}a {1} {2} {3} {7} {14}
LOGIC_NOR {r}b {6} {5} {4} {7} {14}
LOGIC_NOR {r}c {8} {9} {10} {7} {14}
LOGIC_NOR {r}d {13} {12} {11} {7} {14}</data>
<label pin="1" name="Gate A Input 1"/>
<label pin="2" name="Gate A Input 2"/>
<label pin="3" name="Gate A Output"/>
<label pin="4" name="Gate B Output"/>
<label pin="5" name="Gate B Input 2"/>
<label pin="6" name="Gate B Input 1"/>
<label pin="7" name="Ground"/>
<label pin="8" name="Gate C Input 1"/>
<label pin="9" name="Gate C Input 2"/>
<label pin="10" name="Gate C Output"/>
<label pin="11" name="Gate D Output"/>
<label pin="12" name="Gate D Input 2"/>
<label pin="13" name="Gate D Input 1"/>
<label pin="14" name="Supply"/>
</model>

<model name="4011 NAND" category="Digital" footprint="DIP14">
<data>LOGIC_NAND {r}a {1} {2} {3} {7} {14}
LOGIC_NAND {r}b {6} {5} {4} {7} {14}
LOGIC_NAND {r}c {8} {9} {10} {7} {14}
LOGIC_NAND {r}d {13} {12} {11} {7} {14}</data>
<label pin="1" name="Gate A Input 1"/>
<label pin="2" name="Gate A Input 2"/>
<label pin="3" name="Gate A Output"/>
<label pin="4" name="Gate B Output"/>
<label pin="5" name="Gate B Input 2"/>
<label pin="6" name="Gate B Input 1"/>
<label pin="7" name="Ground"/>
<label pin="8" name="Gate C Input 1"/>
<label pin="9" name="Gate C Input 2"/>
<label pin="10" name="Gate C Output"/>
<label pin="11" name="Gate D Output"/>
<label pin="12" name="Gate D Input 2"/>
<label pin="13" name="Gate D Input 1"/>
<label pin="14" name="Supply"/>
</model>
<model name="4069 NOT" category="Digital" footprint="DIP14">
<data>LOGIC_NOT {r}a {1} {2} {7} {14}
LOGIC_NOT {r}b {3} {4} {7} {14}
LOGIC_NOT {r}c {5} {6} {7} {14}
LOGIC_NOT {r}d {9} {8} {7} {14}
LOGIC_NOT {r}e {11} {10} {7} {14}
LOGIC_NOT {r}f {13} {12} {7} {14}</data>
<label pin="1" name="Gate A Input"/>
<label pin="2" name="Gate A Output"/>
<label pin="3" name="Gate B Input"/>
<label pin="4" name="Gate B Output"/>
<label pin="5" name="Gate C Input"/>
<label pin="6" name="Gate C Output"/>
<label pin="7" name="Ground"/>
<label pin="8" name="Gate D Output"/>
<label pin="9" name="Gate D Input"/>
<label pin="10" name="Gate E Output"/>
<label pin="11" name="Gate E Input"/>
<label pin="12" name="Gate F Output"/>
<label pin="13" name="Gate F Input"/>
<label pin="14" name="Supply"/>
</model>
<model name="4070 XOR" category="Digital" footprint="DIP14">
<data>LOGIC_XOR {r}a {1} {2} {3} {7} {14}
LOGIC_XOR {r}b {6} {5} {4} {7} {14}
LOGIC_XOR {r}c {8} {9} {10} {7} {14}
LOGIC_XOR {r}d {13} {12} {11} {7} {14}</data>
<label pin="1" name="Gate A Input 1"/>
<label pin="2" name="Gate A Input 2"/>
<label pin="3" name="Gate A Output"/>
<label pin="4" name="Gate B Output"/>
<label pin="5" name="Gate B Input 2"/>
<label pin="6" name="Gate B Input 1"/>
<label pin="7" name="Ground"/>
<label pin="8" name="Gate C Input 1"/>
<label pin="9" name="Gate C Input 2"/>
<label pin="10" name="Gate C Output"/>
<label pin="11" name="Gate D Output"/>
<label pin="12" name="Gate D Input 2"/>
<label pin="13" name="Gate D Input 1"/>
<label pin="14" name="Supply"/>
</model>
<model name="4071 OR" category="Digital" footprint="DIP14">
<data>LOGIC_OR {r}a {1} {2} {3} {7} {14}
LOGIC_OR {r}b {6} {5} {4} {7} {14}
LOGIC_OR {r}c {8} {9} {10} {7} {14}
LOGIC_OR {r}d {13} {12} {11} {7} {14}</data>
<label pin="1" name="Gate A Input 1"/>
<label pin="2" name="Gate A Input 2"/>
<label pin="3" name="Gate A Output"/>
<label pin="4" name="Gate B Output"/>
<label pin="5" name="Gate B Input 2"/>
<label pin="6" name="Gate B Input 1"/>
<label pin="7" name="Ground"/>
<label pin="8" name="Gate C Input 1"/>
<label pin="9" name="Gate C Input 2"/>
<label pin="10" name="Gate C Output"/>
<label pin="11" name="Gate D Output"/>
<label pin="12" name="Gate D Input 2"/>
<label pin="13" name="Gate D Input 1"/>
<label pin="14" name="Supply"/>
</model>
<model name="4081 AND" category="Digital" footprint="DIP14">
<data>LOGIC_AND {r}a {1} {2} {3} {7} {14} 
LOGIC_AND {r}b {6} {5} {4} {7} {14} 
LOGIC_AND {r}c {8} {9} {10} {7} {14} 
LOGIC_AND {r}d {13} {12} {11} {7} {14} </data>
<label pin="1" name="Gate A Input 1"/>
<label pin="2" name="Gate A Input 2"/>
<label pin="3" name="Gate A Output"/>
<label pin="4" name="Gate B Output"/>
<label pin="5" name="Gate B Input 2"/>
<label pin="6" name="Gate B Input 1"/>
<label pin="7" name="Ground"/>
<label pin="8" name="Gate C Input 1"/>
<label pin="9" name="Gate C Input 2"/>
<label pin="10" name="Gate C Output"/>
<label pin="11" name="Gate D Output"/>
<label pin="12" name="Gate D Input 2"/>
<label pin="13" name="Gate D Input 1"/>
<label pin="14" name="Supply"/>
</model>
<!-- SEQUENTIAL LOGIC -->
<model name="4013 D Flip Flop" category="Digital" footprint="DIP14">
<data>LOGIC_DTYPE {r}a {5} {3} {6} {4} {1} {2} {7} {14} 
LOGIC_DTYPE {r}b {9} {11} {8} {10} {13} {12} {7} {14}</data>
<label pin="1" name="Gate A Output Q"/>
<label pin="2" name="Gate A Output /Q"/>
<label pin="3" name="Gate A Clock Input"/>
<label pin="4" name="Gate A Reset Input"/>
<label pin="5" name="Gate A Data Input"/>
<label pin="6" name="Gate A Set Input"/>
<label pin="7" name="Ground"/>
<label pin="8" name="Gate B Set Input"/>
<label pin="9" name="Gate B Data Input"/>
<label pin="10" name="Gate B Reset Input"/>
<label pin="11" name="Gate B Clock Input"/>
<label pin="12" name="Gate B Output /Q"/>
<label pin="13" name="Gate B Output Q"/>
<label pin="14" name="Supply"/>
</model>
<model name="4017 Decade Counter" category="Digital" footprint="DIP16">
<data>LOGIC_DCOUNTER {r} {14} {13} {15} {3} {2} {4} {7} {10} {1} {5} {6} {9} {11} {12} {8} {16}</data>
<label pin="1" name="Output 5"/>
<label pin="2" name="Output 1"/>
<label pin="3" name="Output 0"/>
<label pin="4" name="Output 2"/>
<label pin="5" name="Output 6"/>
<label pin="6" name="Output 7"/>
<label pin="7" name="Output 3"/>
<label pin="8" name="Ground"/>
<label pin="9" name="Output 8"/>
<label pin="10" name="Output 4"/>
<label pin="11" name="Output 9"/>
<label pin="12" name="Carry Out"/>
<label pin="13" name="Inhibit"/>
<label pin="14" name="Clock"/>
<label pin="15" name="Reset"/>
<label pin="16" name="Supply"/>
</model>
<model name="4024 Binary Counter" category="Digital" footprint="DIP14">
<data>LOGIC_BRCOUNTER {r} {1} {2} {12} {11} {9} {6} {5} {4} {3} {7} {14}</data>
<label pin="1" name="Clock"/>
<label pin="2" name="Reset"/>
<label pin="3" name="Output 7"/>
<label pin="4" name="Output 6"/>
<label pin="5" name="Output 5"/>
<label pin="6" name="Output 4"/>
<label pin="7" name="Ground"/>
<label pin="8" name="No Connect"/>
<label pin="9" name="Output 3"/>
<label pin="10" name="No Connect"/>
<label pin="11" name="Output 2"/>
<label pin="12" name="Output 1"/>
<label pin="13" name="No Connect"/>
<label pin="14" name="Supply"/>

</model>
<model name="4511 Display Decoder" category="Digital" footprint="DIP16">
<data>LOGIC_DISPDECODER {r} {7} {1} {2} {6} {5} {4} {3} {13} {12} {11} {10} {9} {15} {14} {8} {16}</data>
<label pin="1" name="B Input"/>
<label pin="2" name="C Input"/>
<label pin="3" name="Lamp Test"/>
<label pin="4" name="Blank"/>
<label pin="5" name="Latch"/>
<label pin="6" name="D Input"/>
<label pin="7" name="A Input"/>
<label pin="8" name="Ground"/>
<label pin="9" name="Segment e"/>
<label pin="10" name="Segment d"/>
<label pin="11" name="Segment c"/>
<label pin="12" name="Segment b"/>
<label pin="13" name="Segment a"/>
<label pin="14" name="Segment g"/>
<label pin="15" name="Segment f"/>
<label pin="16" name="Supply"/>

</model>

<!-- Custom Gates -->

<model name="7400 (741G00) single NAND" category="Digital" footprint="DBV">
<data>LOGIC_NAND {r}a {1} {2} {4} {3} {5}
</data>
<label pin="1" name="A Input"/>
<label pin="2" name="B Input"/>
<label pin="3" name="Ground"/>
<label pin="4" name="Y Output"/>
<label pin="5" name="Supply"/>
</model>

<model name="7400 (742G00) dual NAND" category="Digital" footprint="DIP8">
<data>LOGIC_NAND {r}a {1} {2} {7} {4} {8}
LOGIC_NAND {r}b {5} {6} {3} {4} {8}
</data>
<label pin="1" name="A1 Input"/>
<label pin="2" name="B1 Input"/>
<label pin="3" name="Y2 Output"/>
<label pin="4" name="Ground"/>
<label pin="5" name="A2 Input"/>
<label pin="6" name="B2 Input"/>
<label pin="7" name="Y1 Output"/>
<label pin="8" name="Supply"/>
</model>


<model name="7402 (741G02) single NOR" category="Digital" footprint="DBV">
<data>LOGIC_NOR {r}a {1} {2} {4} {3} {5}
</data>
<label pin="1" name="B Input"/>
<label pin="2" name="A Input"/>
<label pin="3" name="Ground"/>
<label pin="4" name="Y Output"/>
<label pin="5" name="Supply"/>
</model>

<model name="7402 (742G02) dual NOR" category="Digital" footprint="DIP8">
<data>LOGIC_NOR {r}a {1} {2} {7} {4} {8}
LOGIC_NOR {r}b {5} {6} {3} {4} {8}
</data>
<label pin="1" name="A1 Input"/>
<label pin="2" name="B1 Input"/>
<label pin="3" name="Y2 Output"/>
<label pin="4" name="Ground"/>
<label pin="5" name="A2 Input"/>
<label pin="6" name="B2 Input"/>
<label pin="7" name="Y1 Output"/>
<label pin="8" name="Supply"/>
</model>


<model name="7404 (741G04) single NOT" category="Digital" footprint="DBV">
<data>LOGIC_NOT {r}a {2} {4} {3} {5}
</data>
<label pin="1" name="NC"/>
<label pin="2" name="A Input"/>
<label pin="3" name="Ground"/>
<label pin="4" name="Y Output"/>
<label pin="5" name="Supply"/>
</model>

<model name="7404 (742G04) dual NOT" category="Digital" footprint="SOT363">
<data>LOGIC_NOT {r}a {1} {6} {2} {5}
LOGIC_NOT {r}b {3} {4} {2} {5}  
</data>
<label pin="1" name="A1 Input"/>
<label pin="2" name="Ground"/>
<label pin="3" name="A2 Input"/>
<label pin="4" name="Y2 Output"/>
<label pin="5" name="Supply"/>
<label pin="6" name="Y1 Output"/>
</model>

<model name="7408 (741G08) single AND" category="Digital" footprint="DBV">
<data>LOGIC_AND {r}a {1} {2} {4} {3} {5}
</data>
<label pin="1" name="A Input"/>
<label pin="2" name="B Input"/>
<label pin="3" name="Ground"/>
<label pin="4" name="Y Output"/>
<label pin="5" name="Supply"/>
</model>

<model name="7408 (742G08) dual AND" category="Digital" footprint="DIP8">
<data>LOGIC_AND {r}a {1} {2} {7} {4} {8}
LOGIC_AND {r}b {5} {6} {3} {4} {8}
</data>
<label pin="1" name="A1 Input"/>
<label pin="2" name="B1 Input"/>
<label pin="3" name="Y2 Output"/>
<label pin="4" name="Ground"/>
<label pin="5" name="A2 Input"/>
<label pin="6" name="B2 Input"/>
<label pin="7" name="Y1 Output"/>
<label pin="8" name="Supply"/>
</model>



<model name="7432 (741G32) single OR" category="Digital" footprint="DBV">
<data>LOGIC_OR {r}a {1} {2} {4} {3} {5}
</data>
<label pin="1" name="B Input"/>
<label pin="2" name="A Input"/>
<label pin="3" name="Ground"/>
<label pin="4" name="Y Output"/>
<label pin="5" name="Supply"/>
</model>

<model name="7432 (742G32) dual OR" category="Digital" footprint="DIP8">
<data>LOGIC_OR {r}a {1} {2} {7} {4} {8}
LOGIC_OR {r}b {5} {6} {3} {4} {8}
</data>
<label pin="1" name="A1 Input"/>
<label pin="2" name="B1 Input"/>
<label pin="3" name="Y2 Output"/>
<label pin="4" name="Ground"/>
<label pin="5" name="A2 Input"/>
<label pin="6" name="B2 Input"/>
<label pin="7" name="Y1 Output"/>
<label pin="8" name="Supply"/>
</model>


<model name="7486 (741G86) single XOR" category="Digital" footprint="DBV">
<data>LOGIC_XOR {r}a {1} {2} {4} {3} {5}
</data>
<label pin="1" name="A Input"/>
<label pin="2" name="B Input"/>
<label pin="3" name="Ground"/>
<label pin="4" name="Y Output"/>
<label pin="5" name="Supply"/>
</model>

<model name="7486 (742G86) dual XOR" category="Digital" footprint="DIP8">
<data>LOGIC_XOR {r}a {1} {2} {7} {4} {8}
LOGIC_XOR {r}b {5} {6} {3} {4} {8}
</data>
<label pin="1" name="A1 Input"/>
<label pin="2" name="B1 Input"/>
<label pin="3" name="Y2 Output"/>
<label pin="4" name="Ground"/>
<label pin="5" name="A2 Input"/>
<label pin="6" name="B2 Input"/>
<label pin="7" name="Y1 Output"/>
<label pin="8" name="Supply"/>
</model>



<model name="74147 decoded decimal to BCD encoder" category="Digital" footprint="DIP16">
<data>LOGIC_AND {r}.and5_1 {r}.and5_1_i1 {r}.and5_1_i2 {r}.and5_1_o {8} {16}
LOGIC_AND {r}.and5_11 {r}.A0 {r}.A1b {r}.and5_1_i1 {8} {16}
LOGIC_AND {r}.and5_12 {r}.A3b {r}.and5_12_i2 {r}.and5_1_i2 {8} {16}
LOGIC_AND {r}.and5_13 {r}.A5b {r}.nor_1_o {r}.and5_12_i2 {8} {16}

LOGIC_AND {r}.and4_1 {r}.and4_1_i1 {r}.and4_1_i2 {r}.and4_1_o {8} {16}
LOGIC_AND {r}.and4_11 {r}.A2 {r}.A3b {r}.and4_1_i1 {8} {16}
LOGIC_AND {r}.and4_12 {r}.A5b {r}.nor_1_o {r}.and4_1_i2 {8} {16}

LOGIC_AND {r}.and3 {r}.A4 {r}.and3_i2 {r}.and3_o {8} {16}
LOGIC_AND {r}.and3_1 {r}.A5b {r}.nor_1_o {r}.and3_i2 {8} {16}

LOGIC_AND {r}.and_1 {r}.A6 {r}.nor_1_o {r}.and_1_o {8} {16}



LOGIC_AND {r}.and4_2 {r}.and4_2_i1 {r}.and4_2_i2 {r}.and4_2_o {8} {16}
LOGIC_AND {r}.and4_21 {r}.A1 {r}.A3b {r}.and4_2_i1 {8} {16}
LOGIC_AND {r}.and4_22 {r}.A4b {r}.nor_1_o {r}.and4_2_i2 {8} {16}

LOGIC_AND {r}.and4_3 {r}.and4_3_i1 {r}.and4_3_i2 {r}.and4_3_o {8} {16}
LOGIC_AND {r}.and4_31 {r}.A2 {r}.A3b {r}.and4_3_i1 {8} {16}
LOGIC_AND {r}.and4_32 {r}.A4b {r}.nor_1_o {r}.and4_3_i2 {8} {16}

LOGIC_AND {r}.and_2 {r}.A5 {r}.nor_1_o {r}.and_2_o {8} {16}

LOGIC_AND {r}.and_3 {r}.A6 {r}.nor_1_o {r}.and_3_o {8} {16}



LOGIC_AND {r}.and_4 {r}.A3 {r}.nor_1_o {r}.and_4_o {8} {16}
LOGIC_AND {r}.and_5 {r}.A4 {r}.nor_1_o {r}.and_5_o {8} {16}
LOGIC_AND {r}.and_6 {r}.A5 {r}.nor_1_o {r}.and_6_o {8} {16}
LOGIC_AND {r}.and_7 {r}.A6 {r}.nor_1_o {r}.and_7_o {8} {16}


LOGIC_NOR {r}.nor_1 {r}.A7 {r}.A8 {r}.nor_1_o {8} {16}
LOGIC_NOR {r}.nor_2 {r}.A7 {r}.A8 {14} {8} {16}


LOGIC_NOT {r}.nor5 {r}.nor5_i {9} {8} {16}
LOGIC_OR {r}.nor5_1 {r}.nor5_1_i1 {r}.nor5_1_i2 {r}.nor5_i {8} {16}
LOGIC_OR {r}.nor5_2 {r}.and5_1_o {r}.and4_1_o {r}.nor5_1_i1 {8} {16}
LOGIC_OR {r}.nor5_3 {r}.and3_o {r}.nor5_3_i2 {r}.nor5_1_i2 {8} {16}
LOGIC_OR {r}.nor5_4 {r}.and_1_o {r}.A8 {r}.nor5_3_i2 {8} {16}

LOGIC_NOT {r}.nor4_1 {r}.nor4_1_i {7} {8} {16}
LOGIC_OR {r}.nor4_11 {r}.nor4_11_i1 {r}.nor4_11_i2 {r}.nor4_1_i {8} {16}
LOGIC_OR {r}.nor4_12 {r}.and4_2_o {r}.and4_3_o {r}.nor4_11_i1 {8} {16}
LOGIC_OR {r}.nor4_13 {r}.and_2_o {r}.and_3_o {r}.nor4_11_i2 {8} {16}

LOGIC_NOT {r}.nor4_2 {r}.nor4_2_i {6} {8} {16}
LOGIC_OR {r}.nor4_21 {r}.nor4_21_i1 {r}.nor4_21_i2 {r}.nor4_2_i {8} {16}
LOGIC_OR {r}.nor4_22 {r}.and_4_o {r}.and_5_o {r}.nor4_21_i1 {8} {16}
LOGIC_OR {r}.nor4_23 {r}.and_6_o {r}.and_7_o {r}.nor4_21_i2 {8} {16}

LOGIC_NOT {r}.not1 {11} {r}.A0 {8} {16}
LOGIC_NOT {r}.not2 {12} {r}.A1 {8} {16}
LOGIC_NOT {r}.not3 {r}.A1 {r}.A1b {8} {16}
LOGIC_NOT {r}.not4 {13} {r}.A2 {8} {16}
LOGIC_NOT {r}.not5 {1} {r}.A3 {8} {16}
LOGIC_NOT {r}.not6 {r}.A3 {r}.A3b {8} {16}
LOGIC_NOT {r}.not7 {2} {r}.A4 {8} {16}
LOGIC_NOT {r}.not8 {r}.A4 {r}.A4b {8} {16}
LOGIC_NOT {r}.not9 {3} {r}.A5 {8} {16}
LOGIC_NOT {r}.not10 {r}.A5 {r}.A5b {8} {16}
LOGIC_NOT {r}.not11 {4} {r}.A6 {8} {16}
LOGIC_NOT {r}.not12 {5} {r}.A7 {8} {16}
LOGIC_NOT {r}.not13 {10} {r}.A8 {8} {16}

</data>
<label pin="1" name="A3b Input"/>
<label pin="2" name="A4b Input"/>
<label pin="3" name="A5b Input"/>
<label pin="4" name="A6b Input"/>
<label pin="5" name="A7b Input"/>
<label pin="6" name="Y2b Output"/>
<label pin="7" name="Y1b Output"/>
<label pin="8" name="Ground"/>
<label pin="9" name="Y0b Output"/>
<label pin="10" name="A8b Input"/>
<label pin="11" name="A0b Input"/>
<label pin="12" name="A1b Input"/>
<label pin="13" name="A2b Input"/>
<label pin="14" name="Y3b Output"/>
<label pin="15" name="NC Output"/>
<label pin="16" name="Supply"/>

</model>

<model name="74153 4 to 1 multiplexor" category="Digital" footprint="DIP16">
<data>LOGIC_AND {r}.a0 {r}.a0_i1 {r}.a0_i2 {r}.a0_o {8} {16}
LOGIC_AND {r}.a0l {r}.Ea {r}.S1B {r}.a0_i1 {8} {16}
LOGIC_AND {r}.a0r {r}.S0B {6} {r}.a0_i2 {8} {16}

LOGIC_AND {r}.a1 {r}.a1_i1 {r}.a1_i2 {r}.a1_o {8} {16}
LOGIC_AND {r}.a1l {r}.Ea {r}.S1B {r}.a1_i1 {8} {16}
LOGIC_AND {r}.a1r {r}.S0 {5} {r}.a1_i2 {8} {16}

LOGIC_AND {r}.a2 {r}.a2_i1 {r}.a2_i2 {r}.a2_o {8} {16}
LOGIC_AND {r}.a2l {r}.Ea {r}.S1 {r}.a2_i1 {8} {16}
LOGIC_AND {r}.a2r {r}.S0B {4} {r}.a2_i2 {8} {16}

LOGIC_AND {r}.a3 {r}.a3_i1 {r}.a3_i2 {r}.a3_o {8} {16}
LOGIC_AND {r}.a3l {r}.Ea {r}.S1 {r}.a3_i1 {8} {16}
LOGIC_AND {r}.a3r {r}.S0 {3} {r}.a3_i2 {8} {16}



LOGIC_AND {r}.a4 {r}.a4_i1 {r}.a4_i2 {r}.a4_o {8} {16}
LOGIC_AND {r}.a4r {r}.Eb {r}.S0 {r}.a4_i1 {8} {16}
LOGIC_AND {r}.a4l {r}.S1 {13} {r}.a4_i2 {8} {16}

LOGIC_AND {r}.a5 {r}.a5_i1 {r}.a5_i2 {r}.a5_o {8} {16}
LOGIC_AND {r}.a5r {r}.Eb {r}.S0B {r}.a5_i1 {8} {16}
LOGIC_AND {r}.a5l {r}.S1 {12} {r}.a1_i2 {8} {16}

LOGIC_AND {r}.a6 {r}.a6_i1 {r}.a6_i2 {r}.a6_o {8} {16}
LOGIC_AND {r}.a6r {r}.Eb {r}.S0 {r}.a6_i1 {8} {16}
LOGIC_AND {r}.a6l {r}.S1B {11} {r}.a6_i2 {8} {16}

LOGIC_AND {r}.a7 {r}.a7_i1 {r}.a7_i2 {r}.a7_o {8} {16}
LOGIC_AND {r}.a7r {r}.Ea {r}.S0B {r}.a7_i1 {8} {16}
LOGIC_AND {r}.a7l {r}.S1B {10} {r}.a7_i2 {8} {16}

LOGIC_NOT {r}.i0 {r}.S1B {r}.S1 {8} {16}
LOGIC_NOT {r}.i1 {r}.S0B {r}.S0 {8} {16}
LOGIC_NOT {r}.i2 {2} {r}.S1B {8} {16}
LOGIC_NOT {r}.i3 {14} {r}.S0B {8} {16}

LOGIC_NOT {r}.i4 {1} {r}.Ea {8} {16}
LOGIC_NOT {r}.i5 {15} {r}.Eb {8} {16}

LOGIC_OR {r}.o0 {r}.oi1 {r}.oi2 {7} {8} {16}
LOGIC_OR {r}.o0l {r}.a0_o {r}.a1_o {r}.oi1 {8} {16}
LOGIC_OR {r}.o0r {r}.a2_o {r}.a3_o {r}.oi2 {8} {16}

LOGIC_OR {r}.o1 {r}.oi3 {r}.oi4 {9} {8} {16}
LOGIC_OR {r}.o1l {r}.a4_o {r}.a5_o {r}.oi3 {8} {16}
LOGIC_OR {r}.o1r {r}.a6_o {r}.a7_o {r}.oi4 {8} {16}

</data>
<label pin="1" name="EaB Input"/>
<label pin="2" name="S1 Input"/>
<label pin="3" name="I3a Input"/>
<label pin="4" name="I2a Input"/>
<label pin="5" name="I1a Input"/>
<label pin="6" name="I0A Input"/>
<label pin="7" name="Za Output"/>
<label pin="8" name="Ground"/>
<label pin="9" name="Zb Output"/>
<label pin="10" name="I0b Input"/>
<label pin="11" name="I1b Input"/>
<label pin="12" name="I2b Input"/>
<label pin="13" name="I3b Input"/>
<label pin="14" name="S0 Input"/>
<label pin="15" name="EbB Input"/>
<label pin="16" name="Supply"/>

</model>



<model name="74157 Quad 2 to 1 multiplexor non-invert out" category="Digital" footprint="DIP16">
<data>LOGIC_OR {r}.XX1 {r}.N002 {r}.N005 {4} {8} {16}
LOGIC_AND {r}.XX2 {2} {r}.N003 {r}.N002 {8} {16}
LOGIC_AND {r}.XX3 {r}.N001 {r}.N004 {r}.N003 {8} {16}
LOGIC_AND {r}.XX4 {3} {r}.N007 {r}.N005 {8} {16}
LOGIC_AND {r}.XX5 {r}.N006 {r}.N004 {r}.N007 {8} {16}
LOGIC_OR {r}.XX6 {r}.N008 {r}.N010 {7} {8} {16}
LOGIC_AND {r}.XX7 {5} {r}.N009 {r}.N008 {8} {16}
LOGIC_AND {r}.XX8 {r}.N001 {r}.N004 {r}.N009 {8} {16}
LOGIC_AND {r}.XX9 {6} {r}.N011 {r}.N010 {8} {16}
LOGIC_AND {r}.XX10 {r}.N006 {r}.N004 {r}.N011 {8} {16}
LOGIC_OR {r}.XX11 {r}.N012 {r}.N014 {9} {8} {16}
LOGIC_AND {r}.XX12 {11} {r}.N013 {r}.N012 {8} {16}
LOGIC_AND {r}.XX13 {r}.N001 {r}.N004 {r}.N013 {8} {16}
LOGIC_AND {r}.XX14 {10} {r}.N015 {r}.N014 {8} {16}
LOGIC_AND {r}.XX15 {r}.N006 {r}.N004 {r}.N015 {8} {16}
LOGIC_OR {r}.XX16 {r}.N016 {r}.N018 {12} {8} {16}
LOGIC_AND {r}.XX17 {14} {r}.N017 {r}.N016 {8} {16}
LOGIC_AND {r}.XX18 {r}.N001 {r}.N004 {r}.N017 {8} {16}
LOGIC_AND {r}.XX19 {13} {r}.N019 {r}.N018 {8} {16}
LOGIC_AND {r}.XX20 {r}.N006 {r}.N004 {r}.N019 {8} {16}
LOGIC_NOT {r}.XX21 {15} {r}.N004 {8} {16}
LOGIC_NOT {r}.XX22 {r}.N001 {r}.N006 {8} {16}
LOGIC_NOT {r}.XX23 {1} {r}.N001 {8} {16}
</data>
  
<label pin="1" name="Select S Input"/>
<label pin="2" name="A1 Input"/>
<label pin="3" name="B1 Input"/>
<label pin="4" name="Y1 Output"/>
<label pin="5" name="A2 Input"/>
<label pin="6" name="B2 Input"/>
<label pin="7" name="Y2 Output"/>
<label pin="8" name="Ground"/>
<label pin="9" name="Y3 Output"/>
<label pin="10" name="B3 Input"/>
<label pin="11" name="A3 Input"/>
<label pin="12" name="Y4 Output"/>
<label pin="13" name="B4 Input"/>
<label pin="14" name="A4 Input"/>
<label pin="15" name="Strobe G Input"/>
<label pin="16" name="Supply"/>

</model>

<model name="74158 Quad 2 to 1 multiplexor invert out" category="Digital" footprint="DIP16">
<data>LOGIC_NOR {r}.XX1 {r}.N002 {r}.N005 {4} {8} {16}
LOGIC_AND {r}.XX2 {2} {r}.N003 {r}.N002 {8} {16}
LOGIC_AND {r}.XX3 {r}.N001 {r}.N004 {r}.N003 {8} {16}
LOGIC_AND {r}.XX4 {3} {r}.N007 {r}.N005 {8} {16}
LOGIC_AND {r}.XX5 {r}.N006 {r}.N004 {r}.N007 {8} {16}
LOGIC_NOR {r}.XX6 {r}.N008 {r}.N010 {7} {8} {16}
LOGIC_AND {r}.XX7 {5} {r}.N009 {r}.N008 {8} {16}
LOGIC_AND {r}.XX8 {r}.N001 {r}.N004 {r}.N009 {8} {16}
LOGIC_AND {r}.XX9 {6} {r}.N011 {r}.N010 {8} {16}
LOGIC_AND {r}.XX10 {r}.N006 {r}.N004 {r}.N011 {8} {16}
LOGIC_NOR {r}.XX11 {r}.N012 {r}.N014 {9} {8} {16}
LOGIC_AND {r}.XX12 {11} {r}.N013 {r}.N012 {8} {16}
LOGIC_AND {r}.XX13 {r}.N001 {r}.N004 {r}.N013 {8} {16}
LOGIC_AND {r}.XX14 {10} {r}.N015 {r}.N014 {8} {16}
LOGIC_AND {r}.XX15 {r}.N006 {r}.N004 {r}.N015 {8} {16}
LOGIC_NOR {r}.XX16 {r}.N016 {r}.N018 {12} {8} {16}
LOGIC_AND {r}.XX17 {14} {r}.N017 {r}.N016 {8} {16}
LOGIC_AND {r}.XX18 {r}.N001 {r}.N004 {r}.N017 {8} {16}
LOGIC_AND {r}.XX19 {13} {r}.N019 {r}.N018 {8} {16}
LOGIC_AND {r}.XX20 {r}.N006 {r}.N004 {r}.N019 {8} {16}
LOGIC_NOT {r}.XX21 {15} {r}.N004 {8} {16}
LOGIC_NOT {r}.XX22 {r}.N001 {r}.N006 {8} {16}
LOGIC_NOT {r}.XX23 {1} {r}.N001 {8} {16}
</data>
  
<label pin="1" name="Select S Input"/>
<label pin="2" name="A1 Input"/>
<label pin="3" name="B1 Input"/>
<label pin="4" name="Y1 Output"/>
<label pin="5" name="A2 Input"/>
<label pin="6" name="B2 Input"/>
<label pin="7" name="Y2 Output"/>
<label pin="8" name="Ground"/>
<label pin="9" name="Y3 Output"/>
<label pin="10" name="B3 Input"/>
<label pin="11" name="A3 Input"/>
<label pin="12" name="Y4 Output"/>
<label pin="13" name="B4 Input"/>
<label pin="14" name="A4 Input"/>
<label pin="15" name="Strobe G Input"/>
<label pin="16" name="Supply"/>

</model>





<model name="74163 4 bit synchronous counter" category="Digital" footprint="DIP16">

<data>LOGIC_DTYPE {r}.XX1 {r}.N006 {2} {8} {8} {14} {r}.N007 {8} {16}
LOGIC_AND {r}.XX2 {r}.N007 {r}.N011 {r}.N009 {8} {16}
LOGIC_AND {r}.XX3 {r}.KbA {14} {r}.N005 {8} {16}
LOGIC_OR {r}.XX4 {r}.N009 {r}.N005 {r}.N006 {8} {16}
LOGIC_NOT {r}.XX5 {r}.JbA {r}.N011 {8} {16}
LOGIC_AND {r}.XX21 {14} {r}.N002 {r}.N001 {8} {16}
LOGIC_AND {r}.XX22 {r}.N004 {r}.JbA {r}.N003 {8} {16}
LOGIC_NOR {r}.XX23 {r}.N001 {r}.N003 {r}.KbA {8} {16}
LOGIC_AND {r}.XX24 {r}.N008 {r}.N004 {r}.N010 {8} {16}
LOGIC_AND {r}.XX25 {r}.N002 {r}.N007 {r}.N012 {8} {16}
LOGIC_NOR {r}.XX26 {r}.N010 {r}.N012 {r}.JbA {8} {16}
LOGIC_AND {r}.XX27 {3} {1} {r}.N008 {8} {16}
LOGIC_AND {r}.XX28 {r}.N013 {r}.N002 {r}.N014 {8} {16}
LOGIC_AND {r}.XX29 {r}.N004 {r}.JbB {r}.N015 {8} {16}
LOGIC_NOR {r}.XX30 {r}.N014 {r}.N015 {r}.KbB {8} {16}
LOGIC_AND {r}.XX31 {13} {14} {r}.N013 {8} {16}
LOGIC_AND {r}.XX32 {r}.N018 {r}.N004 {r}.N021 {8} {16}
LOGIC_AND {r}.XX33 {r}.N024 {r}.N020 {r}.N023 {8} {16}
LOGIC_NOR {r}.XX34 {r}.N021 {r}.N023 {r}.JbB {8} {16}
LOGIC_AND {r}.XX35 {4} {1} {r}.N018 {8} {16}
LOGIC_AND {r}.XX36 {r}.N002 {14} {r}.N024 {8} {16}
LOGIC_AND {r}.XX37 {r}.N028 {r}.N030 {r}.N029 {8} {16}
LOGIC_AND {r}.XX38 {r}.N004 {r}.JbC {r}.N031 {8} {16}
LOGIC_NOR {r}.XX39 {r}.N029 {r}.N031 {r}.KbC {8} {16}
LOGIC_AND {r}.XX40 {12} {14} {r}.N028 {8} {16}
LOGIC_AND {r}.XX41 {13} {r}.N002 {r}.N030 {8} {16}
LOGIC_AND {r}.XX42 {r}.N036 {r}.N004 {r}.N038 {8} {16}
LOGIC_AND {r}.XX43 {r}.N040 {r}.N041 {r}.N039 {8} {16}
LOGIC_NOR {r}.XX44 {r}.N038 {r}.N039 {r}.JbC {8} {16}
LOGIC_AND {r}.XX45 {5} {1} {r}.N036 {8} {16}
LOGIC_AND {r}.XX46 {r}.N002 {14} {r}.N040 {8} {16}
LOGIC_AND {r}.XX47 {13} {r}.N034 {r}.N041 {8} {16}
LOGIC_AND {r}.XX48 {r}.N042 {r}.N045 {r}.N044 {8} {16}
LOGIC_AND {r}.XX49 {r}.N004 {r}.JbD {r}.N046 {8} {16}
LOGIC_NOR {r}.XX50 {r}.N044 {r}.N046 {r}.KbD {8} {16}
LOGIC_AND {r}.XX51 {11} {r}.N043 {r}.N042 {8} {16}
LOGIC_AND {r}.XX52 {12} {r}.N002 {r}.N045 {8} {16}
LOGIC_AND {r}.XX53 {r}.N052 {r}.N004 {r}.N053 {8} {16}
LOGIC_AND {r}.XX54 {r}.N056 {r}.N057 {r}.N054 {8} {16}
LOGIC_NOR {r}.XX55 {r}.N053 {r}.N054 {r}.JbD {8} {16}
LOGIC_AND {r}.XX56 {6} {1} {r}.N052 {8} {16}
LOGIC_AND {r}.XX57 {r}.N002 {r}.N055 {r}.N056 {8} {16}
LOGIC_AND {r}.XX58 {12} {r}.N050 {r}.N057 {8} {16}
LOGIC_AND {r}.XX59 {14} {13} {r}.N043 {8} {16}
LOGIC_AND {r}.XX60 {14} {13} {r}.N055 {8} {16}
LOGIC_NOR {r}.XX61 {r}.N058 {r}.N059 {15} {8} {16}
LOGIC_OR {r}.XX62 {r}.N050 {r}.N034 {r}.N058 {8} {16}
LOGIC_OR {r}.XX63 {r}.N020 {r}.N060 {r}.N059 {8} {16}
LOGIC_OR {r}.XX64 {r}.N007 {r}.N027 {r}.N060 {8} {16}
LOGIC_DTYPE {r}.XX6 {r}.N017 {2} {8} {8} {13} {r}.N020 {8} {16}
LOGIC_AND {r}.XX7 {r}.N020 {r}.N022 {r}.N019 {8} {16}
LOGIC_AND {r}.XX8 {r}.KbB {13} {r}.N016 {8} {16}
LOGIC_OR {r}.XX9 {r}.N019 {r}.N016 {r}.N017 {8} {16}
LOGIC_NOT {r}.XX10 {r}.JbB {r}.N022 {8} {16}
LOGIC_DTYPE {r}.XX11 {r}.N033 {2} {8} {8} {12} {r}.N034 {8} {16}
LOGIC_AND {r}.XX12 {r}.N034 {r}.N037 {r}.N035 {8} {16}
LOGIC_AND {r}.XX13 {r}.KbC {12} {r}.N032 {8} {16}
LOGIC_OR {r}.XX14 {r}.N035 {r}.N032 {r}.N033 {8} {16}
LOGIC_NOT {r}.XX15 {r}.JbC {r}.N037 {8} {16}
LOGIC_DTYPE {r}.XX16 {r}.N048 {2} {8} {8} {11} {r}.N050 {8} {16}
LOGIC_AND {r}.XX17 {r}.N050 {r}.N051 {r}.N049 {8} {16}
LOGIC_AND {r}.XX18 {r}.KbD {11} {r}.N047 {8} {16}
LOGIC_OR {r}.XX19 {r}.N049 {r}.N047 {r}.N048 {8} {16}
LOGIC_NOT {r}.XX20 {r}.JbD {r}.N051 {8} {16}
LOGIC_NOR {r}.XX65 {r}.N025 {r}.N027 {r}.N002 {8} {16}
LOGIC_OR {r}.XX66 {r}.N026 {r}.N004 {r}.N025 {8} {16}
LOGIC_NAND {r}.XX67 {1} {9} {r}.N004 {8} {16}
LOGIC_NOT {r}.XX68 {7} {r}.N026 {8} {16}
LOGIC_NOT {r}.XX69 {10} {r}.N027 {8} {16}
</data>
  
<label pin="1" name="MRb Input"/>
<label pin="2" name="CP Input"/>
<label pin="3" name="D0 Input"/>
<label pin="4" name="D1 Input"/>
<label pin="5" name="D2 Input"/>
<label pin="6" name="D3 Input"/>
<label pin="7" name="CEP Input"/>
<label pin="8" name="Ground"/>
<label pin="9" name="PEb Input"/>
<label pin="10" name="CET Input"/>
<label pin="11" name="Q3 Output"/>
<label pin="12" name="Q2 Output"/>
<label pin="13" name="Q1 Output"/>
<label pin="14" name="Q0 Output"/>
<label pin="15" name="TC Output"/>
<label pin="16" name="Supply"/>

</model>


<model name="74164 8 bit serial in parallel out shift register" category="Digital" footprint="DIP14">
<data>LOGIC_DTYPE {r}.XX1 {r}.N001 {8} {7} {r}.N002 {3} {r}.NC_01 {7} {14}
LOGIC_DTYPE {r}.XX2 {3} {8} {7} {r}.N002 {4} {r}.NC_02 {7} {14}
LOGIC_DTYPE {r}.XX3 {4} {8} {7} {r}.N002 {5} {r}.NC_03 {7} {14}
LOGIC_DTYPE {r}.XX4 {5} {8} {7} {r}.N002 {6} {r}.NC_04 {7} {14}
LOGIC_DTYPE {r}.XX5 {6} {8} {7} {r}.N002 {10} {r}.NC_05 {7} {14}
LOGIC_DTYPE {r}.XX6 {10} {8} {7} {r}.N002 {11} {r}.NC_06 {7} {14}
LOGIC_DTYPE {r}.XX7 {11} {8} {7} {r}.N002 {12} {r}.NC_07 {7} {14}
LOGIC_DTYPE {r}.XX8 {12} {8} {7} {r}.N002 {13} {r}.NC_08 {7} {14}
LOGIC_NOT {r}.XX9 {9} {r}.N002 {7} {14}
LOGIC_AND {r}.XX10 {1} {2} {r}.N001 {7} {14}
</data>
  
<label pin="1" name="A Input"/>
<label pin="2" name="B Input"/>
<label pin="3" name="QA Output"/>
<label pin="4" name="QB Output"/>
<label pin="5" name="QC Output"/>
<label pin="6" name="QD Output"/>
<label pin="7" name="Ground"/>
<label pin="8" name="CLK Input"/>
<label pin="9" name="CLRb Input"/>
<label pin="10" name="QE Output"/>
<label pin="11" name="QF Output"/>
<label pin="12" name="QG Output"/>
<label pin="13" name="QH Output"/>
<label pin="14" name="Supply"/>

</model>




<model name="74165 8 bit parallel load serial out shift register" category="Digital" footprint="DIP16">

<data>LOGIC_DTYPE {r}.XX1 {r}.N009 {r}.N002 {r}.N032 {r}.N017 {9} {7} {8} {16}
LOGIC_AND {r}.XX2 {r}.N040 {r}.N001 {r}.N017 {8} {16}
LOGIC_AND {r}.XX3 {6} {r}.N001 {r}.N032 {8} {16}
LOGIC_NOT {r}.XX4 {r}.N032 {r}.N040 {8} {16}
LOGIC_DTYPE {r}.XX5 {r}.N008 {r}.N002 {r}.N031 {r}.N016 {r}.N009 {r}.N024 {8} {16}
LOGIC_AND {r}.XX6 {r}.N039 {r}.N001 {r}.N016 {8} {16}
LOGIC_AND {r}.XX7 {5} {r}.N001 {r}.N031 {8} {16}
LOGIC_NOT {r}.XX8 {r}.N031 {r}.N039 {8} {16}
LOGIC_DTYPE {r}.XX9 {r}.N007 {r}.N002 {r}.N030 {r}.N015 {r}.N008 {r}.N023 {8} {16}
LOGIC_AND {r}.XX10 {r}.N038 {r}.N001 {r}.N015 {8} {16}
LOGIC_AND {r}.XX11 {4} {r}.N001 {r}.N030 {8} {16}
LOGIC_NOT {r}.XX12 {r}.N030 {r}.N038 {8} {16}
LOGIC_DTYPE {r}.XX13 {r}.N006 {r}.N002 {r}.N029 {r}.N014 {r}.N007 {r}.N022 {8} {16}
LOGIC_AND {r}.XX14 {r}.N037 {r}.N001 {r}.N014 {8} {16}
LOGIC_AND {r}.XX15 {3} {r}.N001 {r}.N029 {8} {16}
LOGIC_NOT {r}.XX16 {r}.N029 {r}.N037 {8} {16}
LOGIC_DTYPE {r}.XX17 {r}.N005 {r}.N002 {r}.N028 {r}.N013 {r}.N006 {r}.N021 {8} {16}
LOGIC_AND {r}.XX18 {r}.N036 {r}.N001 {r}.N013 {8} {16}
LOGIC_AND {r}.XX19 {14} {r}.N001 {r}.N028 {8} {16}
LOGIC_NOT {r}.XX20 {r}.N028 {r}.N036 {8} {16}
LOGIC_DTYPE {r}.XX21 {r}.N004 {r}.N002 {r}.N027 {r}.N012 {r}.N005 {r}.N020 {8} {16}
LOGIC_AND {r}.XX22 {r}.N035 {r}.N001 {r}.N012 {8} {16}
LOGIC_AND {r}.XX23 {13} {r}.N001 {r}.N027 {8} {16}
LOGIC_NOT {r}.XX24 {r}.N027 {r}.N035 {8} {16}
LOGIC_DTYPE {r}.XX25 {r}.N003 {r}.N002 {r}.N026 {r}.N011 {r}.N004 {r}.N019 {8} {16}
LOGIC_AND {r}.XX26 {r}.N034 {r}.N001 {r}.N011 {8} {16}
LOGIC_AND {r}.XX27 {12} {r}.N001 {r}.N026 {8} {16}
LOGIC_NOT {r}.XX28 {r}.N026 {r}.N034 {8} {16}
LOGIC_DTYPE {r}.XX29 {10} {r}.N002 {r}.N025 {r}.N010 {r}.N003 {r}.N018 {8} {16}
LOGIC_AND {r}.XX30 {r}.N033 {r}.N001 {r}.N010 {8} {16}
LOGIC_AND {r}.XX31 {11} {r}.N001 {r}.N025 {8} {16}
LOGIC_NOT {r}.XX32 {r}.N025 {r}.N033 {8} {16}
LOGIC_OR {r}.XX33 {15} {2} {r}.N002 {8} {16}
LOGIC_NOT {r}.XX34 {1} {r}.N001 {8} {16}
</data>
  
<label pin="1" name="PLb Input"/>
<label pin="2" name="CP1 Input"/>
<label pin="3" name="P4 Input"/>
<label pin="4" name="P5 Input"/>
<label pin="5" name="P6 Input"/>
<label pin="6" name="P7 Input"/>
<label pin="7" name="Q7b Output"/>
<label pin="8" name="Ground"/>
<label pin="9" name="Q7 Output"/>
<label pin="10" name="DS Input"/>
<label pin="11" name="P0 Input"/>
<label pin="12" name="P1 Input"/>
<label pin="13" name="P2 Input"/>
<label pin="14" name="P3 Input"/>
<label pin="15" name="CP2 Input"/>
<label pin="16" name="Supply"/>

</model>

<model name="74174 Hex D-Type Flip-Flops with clear" category="Digital" footprint="DIP16">
<data>LOGIC_DTYPE {r}.XX1 {3} {9} {8} {r}.N001 {2} {r}.NC_01 {8} {16}
LOGIC_DTYPE {r}.XX2 {4} {9} {8} {r}.N001 {5} {r}.NC_02 {8} {16}
LOGIC_DTYPE {r}.XX3 {6} {9} {8} {r}.N001 {7} {r}.NC_03 {8} {16}
LOGIC_DTYPE {r}.XX4 {11} {9} {8} {r}.N001 {10} {r}.NC_04 {8} {16}
LOGIC_DTYPE {r}.XX5 {13} {9} {8} {r}.N001 {12} {r}.NC_05 {8} {16}
LOGIC_DTYPE {r}.XX6 {14} {9} {8} {r}.N001 {15} {r}.NC_06 {8} {16}
LOGIC_NOT {r}.XX9 {1} {r}.N001 {8} {16}
</data>

  
<label pin="1" name="CLRb Input"/>
<label pin="2" name="Q1 Output"/>
<label pin="3" name="D1 Input"/>
<label pin="4" name="D2 Input"/>
<label pin="5" name="Q2 Output"/>
<label pin="6" name="D3 Input"/>
<label pin="7" name="Q3 Output"/>
<label pin="8" name="Ground"/>
<label pin="9" name="CLK Input"/>
<label pin="10" name="Q4 Output"/>
<label pin="11" name="D4 Input"/>
<label pin="12" name="Q5 Output"/>
<label pin="13" name="D5 Input"/>
<label pin="14" name="D6 Input"/>
<label pin="15" name="Q6 Output"/>
<label pin="16" name="Supply"/>

</model>

<model name="74175 Quad D-Type Flip-Flops with clear" category="Digital" footprint="DIP16">
<data>LOGIC_DTYPE {r}.XX1 {4} {9} {8} {r}.N001 {2} {3} {8} {16}
LOGIC_DTYPE {r}.XX2 {5} {9} {8} {r}.N001 {7} {6} {8} {16}
LOGIC_DTYPE {r}.XX3 {12} {9} {8} {r}.N001 {10} {11} {8} {16}
LOGIC_DTYPE {r}.XX4 {13} {9} {8} {r}.N001 {15} {14} {8} {16}
LOGIC_NOT {r}.XX9 {1} {r}.N001 {8} {16}
</data>

  
<label pin="1" name="CLRb Input"/>
<label pin="2" name="Q1 Output"/>
<label pin="3" name="Q1b Output"/>
<label pin="4" name="D1 Input"/>
<label pin="5" name="D2 Input"/>
<label pin="6" name="Q2b Output"/>
<label pin="7" name="Q2 Output"/>
<label pin="8" name="Ground"/>
<label pin="9" name="CLK Input"/>
<label pin="10" name="Q3 Output"/>
<label pin="11" name="Q3b Output"/>
<label pin="12" name="D3 Input"/>
<label pin="13" name="D4 Input"/>
<label pin="14" name="Q4b Output"/>
<label pin="15" name="Q4 Output"/>
<label pin="16" name="Supply"/>

</model>



<model name="74283 4 bit adder" category="Digital" footprint="DIP16">

<data>LOGIC_XOR {r}.XX1 {r}.N032 {r}.N043 {4} {8} {16}
LOGIC_NOR {r}.XX5 {r}.N004 {r}.N033 {r}.N047 {8} {16}
LOGIC_NOR {r}.XX8 {r}.N045 {r}.N042 {9} {8} {16}
LOGIC_NOT {r}.XX9 {r}.N009 {r}.N043 {8} {16}
LOGIC_NOT {r}.XX10 {r}.N004 {r}.N023 {8} {16}
LOGIC_AND {r}.XX11 {r}.N008 {r}.N023 {r}.N032 {8} {16}
LOGIC_AND {r}.XX12 {r}.N008 {r}.N009 {r}.N033 {8} {16}
LOGIC_AND {r}.XX13 {r}.N007 {r}.N024 {r}.N046 {8} {16}
LOGIC_XOR {r}.XX2 {r}.N046 {r}.N047 {1} {8} {16}
LOGIC_XOR {r}.XX3 {r}.N031 {r}.N049 {13} {8} {16}
LOGIC_NOT {r}.XX14 {r}.N003 {r}.N024 {8} {16}
LOGIC_OR {r}.XX15 {r}.N003 {r}.N038 {r}.N044 {8} {16}
LOGIC_OR {r}.XX6 {r}.N028 {r}.N030 {r}.N038 {8} {16}
LOGIC_NOT {r}.XX16 {r}.N044 {r}.N049 {8} {16}
LOGIC_AND {r}.XX17 {r}.N007 {r}.N017 {r}.N030 {8} {16}
LOGIC_AND {r}.XX18 {r}.N008 {r}.N009 {r}.N017 {8} {16}
LOGIC_AND {r}.XX20 {r}.N004 {r}.N007 {r}.N028 {8} {16}
LOGIC_AND {r}.XX21 {r}.N006 {r}.N018 {r}.N031 {8} {16}
LOGIC_NOT {r}.XX22 {r}.N002 {r}.N018 {8} {16}
LOGIC_XOR {r}.XX7 {r}.N034 {r}.N048 {10} {8} {16}
LOGIC_OR {r}.XX23 {r}.N037 {r}.N036 {r}.N041 {8} {16}
LOGIC_OR {r}.XX24 {r}.N027 {r}.N029 {r}.N036 {8} {16}
LOGIC_NOT {r}.XX25 {r}.N041 {r}.N048 {8} {16}
LOGIC_AND {r}.XX26 {r}.N019 {r}.N016 {r}.N029 {8} {16}
LOGIC_AND {r}.XX27 {r}.N008 {r}.N009 {r}.N016 {8} {16}
LOGIC_AND {r}.XX28 {r}.N006 {r}.N007 {r}.N019 {8} {16}
LOGIC_AND {r}.XX29 {r}.N020 {r}.N007 {r}.N027 {8} {16}
LOGIC_AND {r}.XX30 {r}.N005 {r}.N015 {r}.N034 {8} {16}
LOGIC_NOT {r}.XX31 {r}.N001 {r}.N015 {8} {16}
LOGIC_AND {r}.XX4 {r}.N004 {r}.N006 {r}.N020 {8} {16}
LOGIC_OR {r}.XX19 {r}.N002 {r}.N026 {r}.N037 {8} {16}
LOGIC_AND {r}.XX32 {r}.N003 {r}.N006 {r}.N026 {8} {16}
LOGIC_OR {r}.XX34 {r}.N035 {r}.N039 {r}.N042 {8} {16}
LOGIC_OR {r}.XX35 {r}.N001 {r}.N040 {r}.N045 {8} {16}
LOGIC_OR {r}.XX36 {r}.N021 {r}.N025 {r}.N039 {8} {16}
LOGIC_AND {r}.XX33 {r}.N013 {r}.N014 {r}.N025 {8} {16}
LOGIC_AND {r}.XX37 {r}.N007 {r}.N010 {r}.N014 {8} {16}
LOGIC_AND {r}.XX38 {r}.N005 {r}.N006 {r}.N013 {8} {16}
LOGIC_AND {r}.XX39 {r}.N008 {r}.N009 {r}.N010 {8} {16}
LOGIC_AND {r}.XX40 {r}.N012 {r}.N011 {r}.N021 {8} {16}
LOGIC_AND {r}.XX41 {r}.N006 {r}.N007 {r}.N011 {8} {16}
LOGIC_AND {r}.XX42 {r}.N004 {r}.N005 {r}.N012 {8} {16}
LOGIC_AND {r}.XX43 {r}.N022 {r}.N006 {r}.N035 {8} {16}
LOGIC_AND {r}.XX44 {r}.N003 {r}.N005 {r}.N022 {8} {16}
LOGIC_AND {r}.XX45 {r}.N002 {r}.N005 {r}.N040 {8} {16}
LOGIC_NOT {r}.XX46 {7} {r}.N009 {8} {16}
LOGIC_NOR {r}.XX47 {6} {5} {r}.N004 {8} {16}
LOGIC_NAND {r}.XX48 {6} {5} {r}.N008 {8} {16}
LOGIC_NOR {r}.XX49 {2} {3} {r}.N003 {8} {16}
LOGIC_NAND {r}.XX50 {2} {3} {r}.N007 {8} {16}
LOGIC_NOR {r}.XX51 {15} {14} {r}.N002 {8} {16}
LOGIC_NAND {r}.XX52 {15} {14} {r}.N006 {8} {16}
LOGIC_NOR {r}.XX53 {11} {12} {r}.N001 {8} {16}
LOGIC_NAND {r}.XX54 {11} {12} {r}.N005 {8} {16}
</data>
  
<label pin="1" name="S2 Output"/>
<label pin="2" name="B2 Input"/>
<label pin="3" name="A2 Input"/>
<label pin="4" name="S1 Output"/>
<label pin="5" name="A1 Input"/>
<label pin="6" name="B1 Input"/>
<label pin="7" name="Cin Input"/>
<label pin="8" name="Ground"/>
<label pin="9" name="Cout Output"/>
<label pin="10" name="S4 Output"/>
<label pin="11" name="B4 Input"/>
<label pin="12" name="A4 Input"/>
<label pin="13" name="S3 Output"/>
<label pin="14" name="A3 Input"/>
<label pin="15" name="B3 Input"/>
<label pin="16" name="Supply"/>

</model>



</models>
