Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 21 19:02:42 2025
| Host         : DESKTOP-2R1EJAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   34          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.959        0.000                      0                   40        0.144        0.000                      0                   40        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.959        0.000                      0                   40        0.144        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.959ns  (required time - arrival time)
  Source:                 MonoPulseGenerator/cnt_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MonoPulseGenerator/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.704ns (25.403%)  route 2.067ns (74.597%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.551 - 10.000 ) 
    Source Clock Delay      (SCD):    4.929ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.624     4.929    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456     5.385 r  MonoPulseGenerator/cnt_int_reg[17]/Q
                         net (fo=2, routed)           0.875     6.260    MonoPulseGenerator/cnt_int_reg[17]
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.124     6.384 r  MonoPulseGenerator/Q1_i_3/O
                         net (fo=1, routed)           0.790     7.174    MonoPulseGenerator/Q1_i_3_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     7.298 r  MonoPulseGenerator/Q1_i_1/O
                         net (fo=1, routed)           0.402     7.700    MonoPulseGenerator/eqOp
    SLICE_X4Y25          FDRE                                         r  MonoPulseGenerator/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.503    14.551    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  MonoPulseGenerator/Q1_reg/C
                         clock pessimism              0.348    14.900    
                         clock uncertainty           -0.035    14.864    
    SLICE_X4Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.659    MonoPulseGenerator/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  6.959    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.642ns (25.182%)  route 1.907ns (74.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 14.553 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     4.925    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.443 r  cnt_reg[0]/Q
                         net (fo=20, routed)          1.907     7.350    MonoPulseGenerator/led_OBUF[0]
    SLICE_X2Y25          LUT3 (Prop_lut3_I2_O)        0.124     7.474 r  MonoPulseGenerator/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.474    MonoPulseGenerator_n_0
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.505    14.553    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.371    14.925    
                         clock uncertainty           -0.035    14.889    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.077    14.966    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.492    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.664ns (25.822%)  route 1.907ns (74.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns = ( 14.553 - 10.000 ) 
    Source Clock Delay      (SCD):    4.925ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     4.925    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.443 r  cnt_reg[0]/Q
                         net (fo=20, routed)          1.907     7.350    MonoPulseGenerator/led_OBUF[0]
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.146     7.496 r  MonoPulseGenerator/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.496    MonoPulseGenerator_n_1
    SLICE_X2Y25          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.505    14.553    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.371    14.925    
                         clock uncertainty           -0.035    14.889    
    SLICE_X2Y25          FDRE (Setup_fdre_C_D)        0.118    15.007    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.695ns (69.477%)  route 0.745ns (30.523%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 14.559 - 10.000 ) 
    Source Clock Delay      (SCD):    4.927ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.622     4.927    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  SevenSegmentDisplay/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.383 r  SevenSegmentDisplay/counter_reg[1]/Q
                         net (fo=1, routed)           0.745     6.127    SevenSegmentDisplay/counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.801 r  SevenSegmentDisplay/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    SevenSegmentDisplay/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.915 r  SevenSegmentDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    SevenSegmentDisplay/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  SevenSegmentDisplay/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    SevenSegmentDisplay/counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  SevenSegmentDisplay/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.143    SevenSegmentDisplay/counter_reg[12]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.366 r  SevenSegmentDisplay/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.366    SevenSegmentDisplay/counter_reg[16]_i_1_n_7
    SLICE_X0Y30          FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.511    14.559    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
                         clock pessimism              0.349    14.909    
                         clock uncertainty           -0.035    14.873    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    14.935    SevenSegmentDisplay/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 1.692ns (69.439%)  route 0.745ns (30.561%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 14.559 - 10.000 ) 
    Source Clock Delay      (SCD):    4.927ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.622     4.927    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  SevenSegmentDisplay/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.383 r  SevenSegmentDisplay/counter_reg[1]/Q
                         net (fo=1, routed)           0.745     6.127    SevenSegmentDisplay/counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.801 r  SevenSegmentDisplay/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    SevenSegmentDisplay/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.915 r  SevenSegmentDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    SevenSegmentDisplay/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  SevenSegmentDisplay/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    SevenSegmentDisplay/counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.363 r  SevenSegmentDisplay/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.363    SevenSegmentDisplay/counter_reg[12]_i_1_n_6
    SLICE_X0Y29          FDRE                                         r  SevenSegmentDisplay/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.511    14.559    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  SevenSegmentDisplay/counter_reg[13]/C
                         clock pessimism              0.349    14.909    
                         clock uncertainty           -0.035    14.873    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    14.935    SevenSegmentDisplay/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  7.572    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.671ns (69.174%)  route 0.745ns (30.826%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 14.559 - 10.000 ) 
    Source Clock Delay      (SCD):    4.927ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.622     4.927    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  SevenSegmentDisplay/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.383 r  SevenSegmentDisplay/counter_reg[1]/Q
                         net (fo=1, routed)           0.745     6.127    SevenSegmentDisplay/counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.801 r  SevenSegmentDisplay/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    SevenSegmentDisplay/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.915 r  SevenSegmentDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    SevenSegmentDisplay/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  SevenSegmentDisplay/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    SevenSegmentDisplay/counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.342 r  SevenSegmentDisplay/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.342    SevenSegmentDisplay/counter_reg[12]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  SevenSegmentDisplay/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.511    14.559    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  SevenSegmentDisplay/counter_reg[15]/C
                         clock pessimism              0.349    14.909    
                         clock uncertainty           -0.035    14.873    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    14.935    SevenSegmentDisplay/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.597ns (68.199%)  route 0.745ns (31.801%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 14.559 - 10.000 ) 
    Source Clock Delay      (SCD):    4.927ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.622     4.927    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  SevenSegmentDisplay/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.383 r  SevenSegmentDisplay/counter_reg[1]/Q
                         net (fo=1, routed)           0.745     6.127    SevenSegmentDisplay/counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.801 r  SevenSegmentDisplay/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    SevenSegmentDisplay/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.915 r  SevenSegmentDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    SevenSegmentDisplay/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  SevenSegmentDisplay/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    SevenSegmentDisplay/counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.268 r  SevenSegmentDisplay/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.268    SevenSegmentDisplay/counter_reg[12]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  SevenSegmentDisplay/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.511    14.559    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  SevenSegmentDisplay/counter_reg[14]/C
                         clock pessimism              0.349    14.909    
                         clock uncertainty           -0.035    14.873    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    14.935    SevenSegmentDisplay/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.683ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 1.581ns (67.981%)  route 0.745ns (32.019%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 14.559 - 10.000 ) 
    Source Clock Delay      (SCD):    4.927ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.622     4.927    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  SevenSegmentDisplay/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.383 r  SevenSegmentDisplay/counter_reg[1]/Q
                         net (fo=1, routed)           0.745     6.127    SevenSegmentDisplay/counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.801 r  SevenSegmentDisplay/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    SevenSegmentDisplay/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.915 r  SevenSegmentDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    SevenSegmentDisplay/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  SevenSegmentDisplay/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.029    SevenSegmentDisplay/counter_reg[8]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.252 r  SevenSegmentDisplay/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.252    SevenSegmentDisplay/counter_reg[12]_i_1_n_7
    SLICE_X0Y29          FDRE                                         r  SevenSegmentDisplay/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.511    14.559    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  SevenSegmentDisplay/counter_reg[12]/C
                         clock pessimism              0.349    14.909    
                         clock uncertainty           -0.035    14.873    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    14.935    SevenSegmentDisplay/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -7.252    
  -------------------------------------------------------------------
                         slack                                  7.683    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 1.578ns (67.939%)  route 0.745ns (32.061%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 14.558 - 10.000 ) 
    Source Clock Delay      (SCD):    4.927ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.622     4.927    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  SevenSegmentDisplay/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.383 r  SevenSegmentDisplay/counter_reg[1]/Q
                         net (fo=1, routed)           0.745     6.127    SevenSegmentDisplay/counter_reg_n_0_[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.801 r  SevenSegmentDisplay/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    SevenSegmentDisplay/counter_reg[0]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.915 r  SevenSegmentDisplay/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.915    SevenSegmentDisplay/counter_reg[4]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.249 r  SevenSegmentDisplay/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.249    SevenSegmentDisplay/counter_reg[8]_i_1_n_6
    SLICE_X0Y28          FDRE                                         r  SevenSegmentDisplay/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.510    14.558    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  SevenSegmentDisplay/counter_reg[9]/C
                         clock pessimism              0.349    14.908    
                         clock uncertainty           -0.035    14.872    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    14.934    SevenSegmentDisplay/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 MonoPulseGenerator/cnt_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MonoPulseGenerator/cnt_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 1.654ns (71.244%)  route 0.668ns (28.756%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 14.557 - 10.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.617     4.922    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     5.378 r  MonoPulseGenerator/cnt_int_reg[2]/Q
                         net (fo=2, routed)           0.668     6.045    MonoPulseGenerator/cnt_int_reg[2]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.567 r  MonoPulseGenerator/cnt_int_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.567    MonoPulseGenerator/cnt_int_reg[0]_i_1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.681 r  MonoPulseGenerator/cnt_int_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.681    MonoPulseGenerator/cnt_int_reg[4]_i_1_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.795 r  MonoPulseGenerator/cnt_int_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.795    MonoPulseGenerator/cnt_int_reg[8]_i_1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.909 r  MonoPulseGenerator/cnt_int_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.909    MonoPulseGenerator/cnt_int_reg[12]_i_1_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.243 r  MonoPulseGenerator/cnt_int_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.243    MonoPulseGenerator/cnt_int_reg[16]_i_1_n_6
    SLICE_X5Y29          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    C15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802    10.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.557    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[17]/C
                         clock pessimism              0.348    14.906    
                         clock uncertainty           -0.035    14.870    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.062    14.932    MonoPulseGenerator/cnt_int_reg[17]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                  7.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 MonoPulseGenerator/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.575    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  MonoPulseGenerator/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  MonoPulseGenerator/Q2_reg/Q
                         net (fo=3, routed)           0.099     1.816    MonoPulseGenerator/Q2
    SLICE_X2Y25          LUT5 (Prop_lut5_I2_O)        0.048     1.864 r  MonoPulseGenerator/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    MonoPulseGenerator_n_1
    SLICE_X2Y25          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.852     2.098    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.510     1.588    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.131     1.719    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MonoPulseGenerator/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.575    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  MonoPulseGenerator/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  MonoPulseGenerator/Q2_reg/Q
                         net (fo=3, routed)           0.099     1.816    MonoPulseGenerator/Q2
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.045     1.861 r  MonoPulseGenerator/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    MonoPulseGenerator_n_0
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.852     2.098    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.510     1.588    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120     1.708    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 MonoPulseGenerator/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MonoPulseGenerator/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.575    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  MonoPulseGenerator/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.716 r  MonoPulseGenerator/Q2_reg/Q
                         net (fo=3, routed)           0.181     1.898    MonoPulseGenerator/Q2
    SLICE_X3Y25          FDRE                                         r  MonoPulseGenerator/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.852     2.098    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  MonoPulseGenerator/Q3_reg/C
                         clock pessimism             -0.523     1.575    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.066     1.641    MonoPulseGenerator/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MonoPulseGenerator/cnt_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MonoPulseGenerator/cnt_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.576    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  MonoPulseGenerator/cnt_int_reg[15]/Q
                         net (fo=2, routed)           0.117     1.835    MonoPulseGenerator/cnt_int_reg[15]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.943 r  MonoPulseGenerator/cnt_int_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    MonoPulseGenerator/cnt_int_reg[12]_i_1_n_4
    SLICE_X5Y28          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     2.100    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[15]/C
                         clock pessimism             -0.524     1.576    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.105     1.681    MonoPulseGenerator/cnt_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MonoPulseGenerator/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MonoPulseGenerator/cnt_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.573    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.714 r  MonoPulseGenerator/cnt_int_reg[3]/Q
                         net (fo=2, routed)           0.119     1.834    MonoPulseGenerator/cnt_int_reg[3]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.942 r  MonoPulseGenerator/cnt_int_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    MonoPulseGenerator/cnt_int_reg[0]_i_1_n_4
    SLICE_X5Y25          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     2.096    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[3]/C
                         clock pessimism             -0.523     1.573    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.105     1.678    MonoPulseGenerator/cnt_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MonoPulseGenerator/cnt_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MonoPulseGenerator/cnt_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.576    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  MonoPulseGenerator/cnt_int_reg[11]/Q
                         net (fo=2, routed)           0.119     1.837    MonoPulseGenerator/cnt_int_reg[11]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.945 r  MonoPulseGenerator/cnt_int_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    MonoPulseGenerator/cnt_int_reg[8]_i_1_n_4
    SLICE_X5Y27          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     2.099    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[11]/C
                         clock pessimism             -0.523     1.576    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.105     1.681    MonoPulseGenerator/cnt_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MonoPulseGenerator/cnt_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MonoPulseGenerator/cnt_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.574    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.715 r  MonoPulseGenerator/cnt_int_reg[7]/Q
                         net (fo=2, routed)           0.119     1.835    MonoPulseGenerator/cnt_int_reg[7]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.943 r  MonoPulseGenerator/cnt_int_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    MonoPulseGenerator/cnt_int_reg[4]_i_1_n_4
    SLICE_X5Y26          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     2.097    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[7]/C
                         clock pessimism             -0.523     1.574    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.105     1.679    MonoPulseGenerator/cnt_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MonoPulseGenerator/cnt_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MonoPulseGenerator/cnt_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.576    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  MonoPulseGenerator/cnt_int_reg[12]/Q
                         net (fo=2, routed)           0.116     1.834    MonoPulseGenerator/cnt_int_reg[12]
    SLICE_X5Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.949 r  MonoPulseGenerator/cnt_int_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    MonoPulseGenerator/cnt_int_reg[12]_i_1_n_7
    SLICE_X5Y28          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     2.100    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[12]/C
                         clock pessimism             -0.524     1.576    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.105     1.681    MonoPulseGenerator/cnt_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MonoPulseGenerator/cnt_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MonoPulseGenerator/cnt_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.574    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.715 r  MonoPulseGenerator/cnt_int_reg[4]/Q
                         net (fo=2, routed)           0.116     1.832    MonoPulseGenerator/cnt_int_reg[4]
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.947 r  MonoPulseGenerator/cnt_int_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    MonoPulseGenerator/cnt_int_reg[4]_i_1_n_7
    SLICE_X5Y26          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     2.097    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[4]/C
                         clock pessimism             -0.523     1.574    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.105     1.679    MonoPulseGenerator/cnt_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 MonoPulseGenerator/cnt_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MonoPulseGenerator/cnt_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.576    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.717 r  MonoPulseGenerator/cnt_int_reg[8]/Q
                         net (fo=2, routed)           0.116     1.834    MonoPulseGenerator/cnt_int_reg[8]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.949 r  MonoPulseGenerator/cnt_int_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    MonoPulseGenerator/cnt_int_reg[8]_i_1_n_7
    SLICE_X5Y27          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     2.099    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  MonoPulseGenerator/cnt_int_reg[8]/C
                         clock pessimism             -0.523     1.576    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.105     1.681    MonoPulseGenerator/cnt_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25     cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25     cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y25     MonoPulseGenerator/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25     MonoPulseGenerator/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25     MonoPulseGenerator/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25     MonoPulseGenerator/cnt_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27     MonoPulseGenerator/cnt_int_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27     MonoPulseGenerator/cnt_int_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28     MonoPulseGenerator/cnt_int_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25     MonoPulseGenerator/Q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25     MonoPulseGenerator/Q1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     MonoPulseGenerator/Q2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     MonoPulseGenerator/Q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     MonoPulseGenerator/Q3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     MonoPulseGenerator/Q3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25     MonoPulseGenerator/Q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25     MonoPulseGenerator/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     MonoPulseGenerator/Q2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     MonoPulseGenerator/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     MonoPulseGenerator/Q3_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     MonoPulseGenerator/Q3_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_sw_A_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.957ns  (logic 4.288ns (33.093%)  route 8.669ns (66.907%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          LDCE                         0.000     0.000 r  s_sw_A_reg[0]/G
    SLICE_X1Y28          LDCE (EnToQ_ldce_G_Q)        0.733     0.733 f  s_sw_A_reg[0]/Q
                         net (fo=3, routed)           0.815     1.548    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_0[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.152     1.700 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.610     2.310    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.326     2.636 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.953     3.589    SevenSegmentDisplay/p_0_in[15]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.150     3.739 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.422     5.161    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.326     5.487 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.869    10.356    cat_OBUF[6]
    A17                  OBUF (Prop_obuf_I_O)         2.601    12.957 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.957    cat[6]
    A17                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sw_A_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.538ns  (logic 4.272ns (34.074%)  route 8.266ns (65.926%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          LDCE                         0.000     0.000 r  s_sw_A_reg[0]/G
    SLICE_X1Y28          LDCE (EnToQ_ldce_G_Q)        0.733     0.733 f  s_sw_A_reg[0]/Q
                         net (fo=3, routed)           0.815     1.548    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_0[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.152     1.700 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.610     2.310    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.326     2.636 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.953     3.589    SevenSegmentDisplay/p_0_in[15]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.150     3.739 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.398     5.137    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.326     5.463 r  SevenSegmentDisplay/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.489     9.953    cat_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         2.585    12.538 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.538    cat[5]
    C16                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sw_A_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.382ns  (logic 4.287ns (34.622%)  route 8.095ns (65.378%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          LDCE                         0.000     0.000 r  s_sw_A_reg[0]/G
    SLICE_X1Y28          LDCE (EnToQ_ldce_G_Q)        0.733     0.733 f  s_sw_A_reg[0]/Q
                         net (fo=3, routed)           0.815     1.548    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_0[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.152     1.700 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.610     2.310    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.326     2.636 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.953     3.589    SevenSegmentDisplay/p_0_in[15]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.150     3.739 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.215     4.954    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.326     5.280 r  SevenSegmentDisplay/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.502     9.782    cat_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         2.600    12.382 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.382    cat[2]
    B17                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sw_A_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.249ns  (logic 4.055ns (33.108%)  route 8.193ns (66.892%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          LDCE                         0.000     0.000 r  s_sw_A_reg[0]/G
    SLICE_X1Y28          LDCE (EnToQ_ldce_G_Q)        0.733     0.733 r  s_sw_A_reg[0]/Q
                         net (fo=3, routed)           0.815     1.548    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_0[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.152     1.700 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           1.034     2.734    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.326     3.060 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.849     3.909    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.089     5.122    SevenSegmentDisplay/number__24[3]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.246 r  SevenSegmentDisplay/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.407     9.652    cat_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         2.596    12.249 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.249    cat[3]
    C17                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sw_A_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.137ns  (logic 4.063ns (33.477%)  route 8.074ns (66.523%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          LDCE                         0.000     0.000 r  s_sw_A_reg[0]/G
    SLICE_X1Y28          LDCE (EnToQ_ldce_G_Q)        0.733     0.733 r  s_sw_A_reg[0]/Q
                         net (fo=3, routed)           0.815     1.548    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_0[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.152     1.700 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           1.034     2.734    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.326     3.060 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.849     3.909    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     4.033 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.473     5.506    SevenSegmentDisplay/number__24[3]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.630 r  SevenSegmentDisplay/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.903     9.533    cat_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         2.604    12.137 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.137    cat[1]
    B18                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sw_A_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.883ns  (logic 4.283ns (36.043%)  route 7.600ns (63.957%))
  Logic Levels:           6  (LDCE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          LDCE                         0.000     0.000 r  s_sw_A_reg[0]/G
    SLICE_X1Y28          LDCE (EnToQ_ldce_G_Q)        0.733     0.733 f  s_sw_A_reg[0]/Q
                         net (fo=3, routed)           0.815     1.548    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_0[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.152     1.700 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.610     2.310    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.326     2.636 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.953     3.589    SevenSegmentDisplay/p_0_in[15]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.150     3.739 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.400     5.139    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.326     5.465 r  SevenSegmentDisplay/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.822     9.287    cat_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         2.596    11.883 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.883    cat[4]
    B16                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_sw_A_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.590ns  (logic 4.070ns (35.114%)  route 7.520ns (64.886%))
  Logic Levels:           6  (LDCE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          LDCE                         0.000     0.000 r  s_sw_A_reg[0]/G
    SLICE_X1Y28          LDCE (EnToQ_ldce_G_Q)        0.733     0.733 r  s_sw_A_reg[0]/Q
                         net (fo=3, routed)           0.815     1.548    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_0[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.152     1.700 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           1.034     2.734    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.326     3.060 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.849     3.909    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     4.033 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.483     5.516    SevenSegmentDisplay/number__24[3]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.640 r  SevenSegmentDisplay/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.340     8.979    cat_OBUF[0]
    A18                  OBUF (Prop_obuf_I_O)         2.611    11.590 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.590    cat[0]
    A18                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            s_sw_C_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.321ns  (logic 1.450ns (43.651%)  route 1.871ns (56.349%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  switches_IBUF[6]_inst/O
                         net (fo=2, routed)           1.871     3.321    switches_IBUF[6]
    SLICE_X1Y25          LDCE                                         r  s_sw_C_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            s_sw_C_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.309ns  (logic 1.459ns (44.091%)  route 1.850ns (55.909%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  switches_IBUF[7]_inst/O
                         net (fo=2, routed)           1.850     3.309    switches_IBUF[7]
    SLICE_X1Y25          LDCE                                         r  s_sw_C_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            s_sw_C_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.281ns  (logic 1.453ns (44.277%)  route 1.828ns (55.723%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_IBUF[0]_inst/O
                         net (fo=3, routed)           1.828     3.281    switches_IBUF[0]
    SLICE_X1Y29          LDCE                                         r  s_sw_C_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            s_sw_C_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.790ns  (logic 0.229ns (29.023%)  route 0.561ns (70.977%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=2, routed)           0.561     0.790    switches_IBUF[1]
    SLICE_X1Y26          LDCE                                         r  s_sw_C_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            s_sw_A_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.229ns (27.139%)  route 0.616ns (72.861%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_IBUF[1]_inst/O
                         net (fo=2, routed)           0.616     0.845    switches_IBUF[1]
    SLICE_X1Y27          LDCE                                         r  s_sw_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            s_sw_C_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.847ns  (logic 0.217ns (25.573%)  route 0.631ns (74.427%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switches_IBUF[3]_inst/O
                         net (fo=2, routed)           0.631     0.847    switches_IBUF[3]
    SLICE_X1Y25          LDCE                                         r  s_sw_C_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            s_sw_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.217ns (25.397%)  route 0.636ns (74.603%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switches_IBUF[3]_inst/O
                         net (fo=2, routed)           0.636     0.853    switches_IBUF[3]
    SLICE_X0Y25          LDCE                                         r  s_sw_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            s_sw_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.232ns (26.848%)  route 0.632ns (73.152%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_IBUF[2]_inst/O
                         net (fo=2, routed)           0.632     0.863    switches_IBUF[2]
    SLICE_X1Y28          LDCE                                         r  s_sw_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            s_sw_C_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.234ns (26.927%)  route 0.635ns (73.073%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  switches_IBUF[5]_inst/O
                         net (fo=2, routed)           0.635     0.869    switches_IBUF[5]
    SLICE_X1Y26          LDCE                                         r  s_sw_C_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            s_sw_C_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.903ns  (logic 0.232ns (25.659%)  route 0.672ns (74.341%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_IBUF[2]_inst/O
                         net (fo=2, routed)           0.672     0.903    switches_IBUF[2]
    SLICE_X1Y29          LDCE                                         r  s_sw_C_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            s_sw_B_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.227ns (24.785%)  route 0.689ns (75.215%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  switches_IBUF[7]_inst/O
                         net (fo=2, routed)           0.689     0.916    switches_IBUF[7]
    SLICE_X0Y25          LDCE                                         r  s_sw_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            s_sw_B_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.218ns (23.427%)  route 0.712ns (76.573%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  switches_IBUF[6]_inst/O
                         net (fo=2, routed)           0.712     0.930    switches_IBUF[6]
    SLICE_X0Y25          LDCE                                         r  s_sw_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            s_sw_A_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.221ns (23.671%)  route 0.712ns (76.329%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.712     0.933    switches_IBUF[0]
    SLICE_X1Y28          LDCE                                         r  s_sw_A_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.255ns  (logic 4.073ns (30.727%)  route 9.182ns (69.273%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     4.925    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.443 r  cnt_reg[0]/Q
                         net (fo=20, routed)          1.328     6.771    SevenSegmentDisplay/led_OBUF[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I3_O)        0.152     6.923 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.610     7.533    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.326     7.859 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.953     8.812    SevenSegmentDisplay/p_0_in[15]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.150     8.962 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.422    10.384    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.326    10.710 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.869    15.579    cat_OBUF[6]
    A17                  OBUF (Prop_obuf_I_O)         2.601    18.180 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.180    cat[6]
    A17                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.836ns  (logic 4.057ns (31.608%)  route 8.779ns (68.392%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     4.925    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.443 r  cnt_reg[0]/Q
                         net (fo=20, routed)          1.328     6.771    SevenSegmentDisplay/led_OBUF[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I3_O)        0.152     6.923 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.610     7.533    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.326     7.859 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.953     8.812    SevenSegmentDisplay/p_0_in[15]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.150     8.962 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.398    10.360    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.326    10.686 r  SevenSegmentDisplay/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.489    15.176    cat_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         2.585    17.761 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.761    cat[5]
    C16                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.680ns  (logic 4.072ns (32.112%)  route 8.608ns (67.888%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     4.925    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.443 r  cnt_reg[0]/Q
                         net (fo=20, routed)          1.328     6.771    SevenSegmentDisplay/led_OBUF[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I3_O)        0.152     6.923 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.610     7.533    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.326     7.859 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.953     8.812    SevenSegmentDisplay/p_0_in[15]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.150     8.962 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.215    10.177    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.326    10.503 r  SevenSegmentDisplay/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.502    15.005    cat_OBUF[2]
    B17                  OBUF (Prop_obuf_I_O)         2.600    17.605 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.605    cat[2]
    B17                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.547ns  (logic 3.840ns (30.607%)  route 8.707ns (69.393%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     4.925    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.443 r  cnt_reg[0]/Q
                         net (fo=20, routed)          1.328     6.771    SevenSegmentDisplay/led_OBUF[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I3_O)        0.152     6.923 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           1.034     7.957    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.326     8.283 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.849     9.132    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.089    10.345    SevenSegmentDisplay/number__24[3]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.124    10.469 r  SevenSegmentDisplay/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.407    14.875    cat_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         2.596    17.472 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.472    cat[3]
    C17                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.435ns  (logic 3.848ns (30.945%)  route 8.587ns (69.055%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     4.925    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.443 r  cnt_reg[0]/Q
                         net (fo=20, routed)          1.328     6.771    SevenSegmentDisplay/led_OBUF[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I3_O)        0.152     6.923 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           1.034     7.957    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.326     8.283 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.849     9.132    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.256 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.473    10.729    SevenSegmentDisplay/number__24[3]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.853 r  SevenSegmentDisplay/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.903    14.756    cat_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         2.604    17.360 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.360    cat[1]
    B18                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.182ns  (logic 4.068ns (33.396%)  route 8.113ns (66.604%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     4.925    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.443 r  cnt_reg[0]/Q
                         net (fo=20, routed)          1.328     6.771    SevenSegmentDisplay/led_OBUF[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I3_O)        0.152     6.923 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           0.610     7.533    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.326     7.859 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_8/O
                         net (fo=5, routed)           0.953     8.812    SevenSegmentDisplay/p_0_in[15]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.150     8.962 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.400    10.362    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.326    10.688 r  SevenSegmentDisplay/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.822    14.510    cat_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         2.596    17.106 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.106    cat[4]
    B16                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.888ns  (logic 3.855ns (32.425%)  route 8.034ns (67.575%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     4.925    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.443 r  cnt_reg[0]/Q
                         net (fo=20, routed)          1.328     6.771    SevenSegmentDisplay/led_OBUF[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I3_O)        0.152     6.923 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_18/O
                         net (fo=4, routed)           1.034     7.957    SevenSegmentDisplay/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I4_O)        0.326     8.283 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.849     9.132    SevenSegmentDisplay/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.483    10.739    SevenSegmentDisplay/number__24[3]
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124    10.863 r  SevenSegmentDisplay/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.340    14.202    cat_OBUF[0]
    A18                  OBUF (Prop_obuf_I_O)         2.611    16.813 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.813    cat[0]
    A18                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.926ns  (logic 3.421ns (38.322%)  route 5.506ns (61.678%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.627     4.932    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  SevenSegmentDisplay/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.388 r  SevenSegmentDisplay/counter_reg[15]/Q
                         net (fo=15, routed)          0.861     6.249    SevenSegmentDisplay/sel[0]
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.152     6.401 r  SevenSegmentDisplay/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.644    11.045    an_OBUF[0]
    A16                  OBUF (Prop_obuf_I_O)         2.813    13.858 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.858    an[0]
    A16                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 3.198ns (37.939%)  route 5.231ns (62.061%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.627     4.932    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  SevenSegmentDisplay/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.388 f  SevenSegmentDisplay/counter_reg[15]/Q
                         net (fo=15, routed)          1.154     6.541    SevenSegmentDisplay/sel[0]
    SLICE_X1Y29          LUT2 (Prop_lut2_I1_O)        0.124     6.665 r  SevenSegmentDisplay/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.077    10.743    an_OBUF[1]
    B15                  OBUF (Prop_obuf_I_O)         2.618    13.360 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.360    an[1]
    B15                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.426ns  (logic 3.176ns (37.694%)  route 5.250ns (62.306%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.208    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.304 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.628     4.933    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.456     5.389 f  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=15, routed)          1.007     6.396    SevenSegmentDisplay/sel[1]
    SLICE_X2Y28          LUT2 (Prop_lut2_I1_O)        0.124     6.520 r  SevenSegmentDisplay/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           4.243    10.763    an_OBUF[2]
    A15                  OBUF (Prop_obuf_I_O)         2.596    13.359 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.359    an[2]
    A15                                                               r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.370ns (65.524%)  route 0.721ns (34.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.575    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.739 r  cnt_reg[0]/Q
                         net (fo=20, routed)          0.721     2.460    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.666 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.666    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.432ns (61.710%)  route 0.888ns (38.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.575    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.148     1.723 r  cnt_reg[1]/Q
                         net (fo=34, routed)          0.888     2.612    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.284     3.895 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.895    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.316ns (48.086%)  route 1.421ns (51.914%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.580    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.721 f  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=15, routed)          0.157     1.878    SevenSegmentDisplay/sel[1]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.045     1.923 r  SevenSegmentDisplay/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.264     3.187    an_OBUF[3]
    A14                  OBUF (Prop_obuf_I_O)         1.130     4.317 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.317    an[3]
    A14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.970ns  (logic 1.299ns (43.744%)  route 1.671ns (56.256%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.579    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  SevenSegmentDisplay/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.720 r  SevenSegmentDisplay/counter_reg[15]/Q
                         net (fo=15, routed)          0.330     2.050    SevenSegmentDisplay/sel[0]
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.045     2.095 r  SevenSegmentDisplay/an_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.341     3.436    an_OBUF[2]
    A15                  OBUF (Prop_obuf_I_O)         1.113     4.549 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.549    an[2]
    A15                                                               r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.032ns  (logic 1.321ns (43.560%)  route 1.711ns (56.440%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.580    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.721 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=15, routed)          0.428     2.149    SevenSegmentDisplay/sel[1]
    SLICE_X1Y29          LUT2 (Prop_lut2_I0_O)        0.045     2.194 r  SevenSegmentDisplay/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.283     3.478    an_OBUF[1]
    B15                  OBUF (Prop_obuf_I_O)         1.135     4.612 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.612    an[1]
    B15                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.037ns  (logic 1.424ns (46.885%)  route 1.613ns (53.115%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.580    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.721 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=15, routed)          0.157     1.878    SevenSegmentDisplay/sel[1]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.048     1.926 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.485     2.411    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.107     2.518 r  SevenSegmentDisplay/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.972     3.489    cat_OBUF[0]
    A18                  OBUF (Prop_obuf_I_O)         1.128     4.617 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.617    cat[0]
    A18                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.056ns  (logic 1.389ns (45.466%)  route 1.666ns (54.534%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.580    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.721 f  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=15, routed)          0.158     1.879    SevenSegmentDisplay/sel[1]
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     1.924 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.049     1.973    SevenSegmentDisplay/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I4_O)        0.045     2.018 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.293     2.311    SevenSegmentDisplay/number__24[3]
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.045     2.356 r  SevenSegmentDisplay/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.167     3.523    cat_OBUF[4]
    B16                  OBUF (Prop_obuf_I_O)         1.113     4.636 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.636    cat[4]
    B16                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.099ns  (logic 1.379ns (44.497%)  route 1.720ns (55.503%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.580    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.721 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=15, routed)          0.158     1.879    SevenSegmentDisplay/sel[1]
    SLICE_X1Y30          LUT2 (Prop_lut2_I1_O)        0.049     1.928 r  SevenSegmentDisplay/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.562     3.490    an_OBUF[0]
    A16                  OBUF (Prop_obuf_I_O)         1.189     4.679 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.679    an[0]
    A16                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.362ns  (logic 1.417ns (42.145%)  route 1.945ns (57.855%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.580    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.721 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=15, routed)          0.157     1.878    SevenSegmentDisplay/sel[1]
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.048     1.926 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.484     2.410    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.107     2.517 r  SevenSegmentDisplay/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.305     3.822    cat_OBUF[1]
    B18                  OBUF (Prop_obuf_I_O)         1.121     4.943 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.943    cat[1]
    B18                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.410ns  (logic 1.378ns (40.420%)  route 2.032ns (59.580%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.580    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.721 f  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=15, routed)          0.158     1.879    SevenSegmentDisplay/sel[1]
    SLICE_X1Y30          LUT5 (Prop_lut5_I0_O)        0.045     1.924 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.049     1.973    SevenSegmentDisplay/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I4_O)        0.045     2.018 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.292     2.310    SevenSegmentDisplay/number__24[3]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.045     2.355 r  SevenSegmentDisplay/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.533     3.888    cat_OBUF[5]
    C16                  OBUF (Prop_obuf_I_O)         1.102     4.991 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.991    cat[5]
    C16                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.320ns  (logic 1.601ns (48.217%)  route 1.719ns (51.783%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_IBUF[0]_inst/O
                         net (fo=3, routed)           1.719     3.172    MonoPulseGenerator/D[0]
    SLICE_X2Y25          LUT5 (Prop_lut5_I1_O)        0.148     3.320 r  MonoPulseGenerator/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.320    MonoPulseGenerator_n_1
    SLICE_X2Y25          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.505     4.553    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MonoPulseGenerator/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.799ns  (logic 1.441ns (51.490%)  route 1.358ns (48.510%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.358     2.799    MonoPulseGenerator/btn_IBUF[0]
    SLICE_X4Y25          FDRE                                         r  MonoPulseGenerator/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     2.957    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.048 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.503     4.551    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  MonoPulseGenerator/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            MonoPulseGenerator/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.210ns (26.441%)  route 0.583ns (73.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.583     0.792    MonoPulseGenerator/btn_IBUF[0]
    SLICE_X4Y25          FDRE                                         r  MonoPulseGenerator/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     2.096    MonoPulseGenerator/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  MonoPulseGenerator/Q1_reg/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.264ns (27.178%)  route 0.707ns (72.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.707     0.928    MonoPulseGenerator/D[0]
    SLICE_X2Y25          LUT5 (Prop_lut5_I1_O)        0.043     0.971 r  MonoPulseGenerator/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.971    MonoPulseGenerator_n_1
    SLICE_X2Y25          FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.852     2.098    clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  cnt_reg[1]/C





