<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="117" />
   <description preferredWidth="294" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1853" height="1055" x="67" y="25" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" testbench_simulation="VHDL" />
</preferences>
