<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7cg-fbvb900-1-i</Part>
        <TopModelName>fwd_fft</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>2.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>64</Best-caseLatency>
            <Average-caseLatency>91532</Average-caseLatency>
            <Worst-caseLatency>301271</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.320 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.458 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.506 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>37</min>
                    <max>301244</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>37</Interval-min>
            <Interval-max>301244</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>147</BRAM_18K>
            <DSP>255</DSP>
            <FF>32400</FF>
            <LUT>34812</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_bus_AWVALID</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_AWREADY</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_AWADDR</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_WVALID</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_WREADY</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_WDATA</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_WSTRB</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_ARVALID</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_ARREADY</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_ARADDR</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_RVALID</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_RREADY</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_RDATA</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_RRESP</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_BVALID</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_BREADY</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_BRESP</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fwd_fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fwd_fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>fwd_fft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="9">
            <ModuleName>fwd_fft</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Mem_Patch_Gen_U0</InstName>
                    <ModuleName>Mem_Patch_Gen</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>312</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4_fu_260</InstName>
                            <ModuleName>Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>260</ID>
                            <BindInstances>add_ln210_fu_130_p2 add_ln214_fu_160_p2 add_ln210_1_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9_fu_270</InstName>
                            <ModuleName>Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>270</ID>
                            <BindInstances>add_i_i_fu_307_p2 add_ln1057_fu_236_p2 pnx_5_fu_248_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U12 add_ln231_fu_344_p2 add_i_i_mid1_fu_404_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U12 add_ln130_fu_483_p2 sub_ln130_fu_525_p2 x_fu_385_p2 add_ln1057_2_fu_271_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6_fu_286</InstName>
                            <ModuleName>Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>286</ID>
                            <BindInstances>add_ln220_fu_130_p2 add_ln224_fu_160_p2 add_ln220_1_fu_170_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>burst_buffer1_U burst_buffer2_U sub_i_i_fu_359_p2 add_ln207_fu_388_p2 add_ln210_fu_412_p2 add_ln207_1_fu_434_p2 add_ln210_2_fu_440_p2 mul_8ns_8ns_16_1_1_U25 mul_mul_8ns_16ns_24_4_1_U27 mul_mul_16ns_8ns_24_4_1_U28 add_ln1057_fu_463_p2 mul_8ns_8ns_16_1_1_U26 chunk_size_fu_505_p2 add_ln207_3_fu_531_p2 add_ln210_1_fu_564_p2 add_ln207_2_fu_579_p2 add_ln217_1_fu_604_p2 add_ln220_fu_637_p2 add_ln217_fu_652_p2 pny_6_fu_673_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Col_Wise_Overlap_Gen_U0</InstName>
                    <ModuleName>Col_Wise_Overlap_Gen</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>332</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116</InstName>
                            <ModuleName>Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>116</ID>
                            <BindInstances>add_ln1057_3_fu_264_p2 pnx_8_fu_471_p2 x_14_fu_553_p2 add_ln1057_fu_330_p2 add_ln1057_4_fu_356_p2 add_ln1057_5_fu_370_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>Col_Buffer_fifo_U sub_i_i_fu_210_p2 mul_8ns_8ns_16_1_1_U59 mul_mul_8ns_16ns_24_4_1_U61 mul_mul_8ns_24ns_32_4_1_U62 mul_16ns_32ns_48_2_1_U60</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FFT_R_U0</InstName>
                    <ModuleName>FFT_R</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>344</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dataflow_parent_loop_proc11_fu_112</InstName>
                            <ModuleName>dataflow_parent_loop_proc11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>112</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>dataflow_in_loop_VITIS_LOOP_91_1_U0</InstName>
                                    <ModuleName>dataflow_in_loop_VITIS_LOOP_91_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>97</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>stream_2_buf17_U0</InstName>
                                            <ModuleName>stream_2_buf17</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>104</ID>
                                            <BindInstances>i_2_fu_121_p2 sub_ln708_fu_137_p2 sub_ln708_1_fu_143_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_0_018_U0</InstName>
                                            <ModuleName>fft_stage_0_018</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>114</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1_fu_66</InstName>
                                                    <ModuleName>fft_stage_0_018_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>66</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_0_018_Pipeline_SKIP_X_fu_75</InstName>
                                                    <ModuleName>fft_stage_0_018_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>75</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_1_019_U0</InstName>
                                            <ModuleName>fft_stage_1_019</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>125</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_1_019_Pipeline_SKIP_X_fu_48</InstName>
                                                    <ModuleName>fft_stage_1_019_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>48</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_1_019_Pipeline_VITIS_LOOP_40_1_fu_61</InstName>
                                                    <ModuleName>fft_stage_1_019_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>61</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_2_020_U0</InstName>
                                            <ModuleName>fft_stage_2_020</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>136</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_2_020_Pipeline_SKIP_X_fu_50</InstName>
                                                    <ModuleName>fft_stage_2_020_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>50</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_2_020_Pipeline_VITIS_LOOP_40_1_fu_63</InstName>
                                                    <ModuleName>fft_stage_2_020_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>63</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_3_021_U0</InstName>
                                            <ModuleName>fft_stage_3_021</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>147</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_3_021_Pipeline_SKIP_X_fu_50</InstName>
                                                    <ModuleName>fft_stage_3_021_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>50</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_3_021_Pipeline_VITIS_LOOP_40_1_fu_63</InstName>
                                                    <ModuleName>fft_stage_3_021_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>63</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_4_022_U0</InstName>
                                            <ModuleName>fft_stage_4_022</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>158</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_4_022_Pipeline_SKIP_X_fu_50</InstName>
                                                    <ModuleName>fft_stage_4_022_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>50</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_4_022_Pipeline_VITIS_LOOP_40_1_fu_63</InstName>
                                                    <ModuleName>fft_stage_4_022_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>63</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_5_023_U0</InstName>
                                            <ModuleName>fft_stage_5_023</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>169</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_5_023_Pipeline_SKIP_X_fu_46</InstName>
                                                    <ModuleName>fft_stage_5_023_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>46</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_5_023_Pipeline_VITIS_LOOP_40_1_fu_59</InstName>
                                                    <ModuleName>fft_stage_5_023_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>59</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>buf_2_stream24_U0</InstName>
                                            <ModuleName>buf_2_stream24</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>180</ID>
                                            <BindInstances>add_ln80_fu_95_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>input_data1_U out_data_12_U out_data_23_U out_data_34_U out_data_45_U out_data_56_U out_data_67_U ctrl1_reg_c6_channel_U ctrl1_reg_c5_channel_U ctrl1_reg_c4_channel_U ctrl1_reg_c3_channel_U ctrl1_reg_c2_channel_U ctrl1_reg_c1_channel_U ctrl1_reg_c_channel_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_8ns_8ns_16_1_1_U218 mul_mul_16ns_8ns_24_4_1_U219 mul_mul_24ns_16ns_32_4_1_U220</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Row_Wise_Synch_U0</InstName>
                    <ModuleName>Row_Wise_Synch</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>380</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152</InstName>
                            <ModuleName>Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>152</ID>
                            <BindInstances>add_ln1057_fu_95_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161</InstName>
                            <ModuleName>Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>161</ID>
                            <BindInstances>add_ln1057_fu_155_p2 y_fu_167_p2 add_ln343_fu_212_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>Row_Buffer_fifo_U sub_i_i_fu_285_p2 mul_8ns_8ns_16_1_1_U244 sub_ln319_fu_260_p2 mul_32ns_8ns_40_2_1_U243 mul_8ns_8ns_16_1_1_U242 mul_mul_16ns_16ns_32_4_1_U245 add_ln1057_1_fu_340_p2 pny_5_fu_377_p2 add_ln325_fu_383_p2 add_ln1057_fu_403_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Transpose_U0</InstName>
                    <ModuleName>Transpose</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>392</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dataflow_parent_loop_proc15_fu_82</InstName>
                            <ModuleName>dataflow_parent_loop_proc15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>dataflow_parent_loop_proc14_U0</InstName>
                                    <ModuleName>dataflow_parent_loop_proc14</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>75</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>dataflow_parent_loop_proc_U0</InstName>
                                            <ModuleName>dataflow_parent_loop_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>65</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>dataflow_in_loop_VITIS_LOOP_442_3_U0</InstName>
                                                    <ModuleName>dataflow_in_loop_VITIS_LOOP_442_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>65</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>ifmap_gen_x_U0</InstName>
                                                            <ModuleName>ifmap_gen_x</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>40</ID>
                                                            <BindInstances>mul_8ns_8ns_16_1_1_U257 add_ln1057_fu_144_p2 add_ln370_fu_156_p2 add_ln376_fu_200_p2 add_ln373_fu_220_p2</BindInstances>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>ifmap_cons_y_U0</InstName>
                                                            <ModuleName>ifmap_cons_y</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>52</ID>
                                                            <BindInstances>mul_8ns_8ns_16_1_1_U262 add_ln1057_fu_141_p2 add_ln385_fu_153_p2 add_ln391_fu_197_p2 add_ln388_fu_203_p2</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>ifmap_RF_M_real_U ifmap_RF_M_imag_U ctrl1_reg_c_channel1_U</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>FFT_C_U0</InstName>
                    <ModuleName>FFT_C</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>404</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dataflow_parent_loop_proc12_fu_106</InstName>
                            <ModuleName>dataflow_parent_loop_proc12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>106</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>dataflow_in_loop_VITIS_LOOP_139_1_U0</InstName>
                                    <ModuleName>dataflow_in_loop_VITIS_LOOP_139_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>101</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>stream_2_buf_U0</InstName>
                                            <ModuleName>stream_2_buf</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>104</ID>
                                            <BindInstances>i_4_fu_121_p2 sub_ln708_fu_137_p2 sub_ln708_2_fu_143_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_0_0_U0</InstName>
                                            <ModuleName>fft_stage_0_0</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>114</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_0_0_Pipeline_VITIS_LOOP_40_1_fu_66</InstName>
                                                    <ModuleName>fft_stage_0_0_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>66</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_0_0_Pipeline_SKIP_X_fu_75</InstName>
                                                    <ModuleName>fft_stage_0_0_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>75</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_1_0_U0</InstName>
                                            <ModuleName>fft_stage_1_0</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>125</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_1_0_Pipeline_SKIP_X_fu_48</InstName>
                                                    <ModuleName>fft_stage_1_0_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>48</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_1_0_Pipeline_VITIS_LOOP_40_1_fu_61</InstName>
                                                    <ModuleName>fft_stage_1_0_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>61</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_2_0_U0</InstName>
                                            <ModuleName>fft_stage_2_0</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>136</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_2_0_Pipeline_SKIP_X_fu_50</InstName>
                                                    <ModuleName>fft_stage_2_0_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>50</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_2_0_Pipeline_VITIS_LOOP_40_1_fu_63</InstName>
                                                    <ModuleName>fft_stage_2_0_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>63</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_3_0_U0</InstName>
                                            <ModuleName>fft_stage_3_0</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>147</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_3_0_Pipeline_SKIP_X_fu_50</InstName>
                                                    <ModuleName>fft_stage_3_0_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>50</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_3_0_Pipeline_VITIS_LOOP_40_1_fu_63</InstName>
                                                    <ModuleName>fft_stage_3_0_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>63</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_4_0_U0</InstName>
                                            <ModuleName>fft_stage_4_0</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>158</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_4_0_Pipeline_SKIP_X_fu_50</InstName>
                                                    <ModuleName>fft_stage_4_0_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>50</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_4_0_Pipeline_VITIS_LOOP_40_1_fu_63</InstName>
                                                    <ModuleName>fft_stage_4_0_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>63</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_5_0_U0</InstName>
                                            <ModuleName>fft_stage_5_0</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>169</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_5_0_Pipeline_SKIP_X_fu_50</InstName>
                                                    <ModuleName>fft_stage_5_0_Pipeline_SKIP_X</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>50</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_5_0_Pipeline_VITIS_LOOP_40_1_fu_63</InstName>
                                                    <ModuleName>fft_stage_5_0_Pipeline_VITIS_LOOP_40_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>63</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>buf_2_stream_U0</InstName>
                                            <ModuleName>buf_2_stream</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>180</ID>
                                            <BindInstances>add_ln80_fu_95_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>input_data1_U out_data_12_U out_data_23_U out_data_34_U out_data_45_U out_data_56_U out_data_67_U ctrl1_reg_c6_channel_U ctrl1_reg_c5_channel_U ctrl1_reg_c4_channel_U ctrl1_reg_c3_channel_U ctrl1_reg_c2_channel_U ctrl1_reg_c1_channel_U ctrl1_reg_c_channel_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_8ns_8ns_16_1_1_U429 mul_mul_16ns_8ns_24_4_1_U430 mul_mul_24ns_16ns_32_4_1_U431</BindInstances>
                </Instance>
                <Instance>
                    <InstName>entry_proc47_U0</InstName>
                    <ModuleName>entry_proc47</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>440</ID>
                </Instance>
                <Instance>
                    <InstName>Mem_patch_Wr_U0</InstName>
                    <ModuleName>Mem_patch_Wr</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>445</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dataflow_parent_loop_proc16_fu_70</InstName>
                            <ModuleName>dataflow_parent_loop_proc16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>70</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>dataflow_parent_loop_proc13_U0</InstName>
                                    <ModuleName>dataflow_parent_loop_proc13</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>97</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>dataflow_parent_loop_proc10_U0</InstName>
                                            <ModuleName>dataflow_parent_loop_proc10</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>87</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>dataflow_in_loop_VITIS_LOOP_471_3_U0</InstName>
                                                    <ModuleName>dataflow_in_loop_VITIS_LOOP_471_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>87</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>ifmap_gen_y_U0</InstName>
                                                            <ModuleName>ifmap_gen_y</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>66</ID>
                                                            <BindInstances>mul_8ns_8ns_16_1_1_U441 add_ln1057_fu_166_p2 add_ln400_fu_178_p2 add_ln406_fu_250_p2 add_ln403_fu_268_p2</BindInstances>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>entry_proc_U0</InstName>
                                                            <ModuleName>entry_proc</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>78</ID>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>ifmap_vec_write_U0</InstName>
                                                            <ModuleName>ifmap_vec_write</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>84</ID>
                                                            <InstancesList>
                                                                <Instance>
                                                                    <InstName>grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107</InstName>
                                                                    <ModuleName>ifmap_vec_write_Pipeline_VITIS_LOOP_419_2</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>107</ID>
                                                                    <BindInstances>add_ln419_fu_186_p2 add_ln424_fu_209_p2 add_ln424_1_fu_230_p2 add_ln419_1_fu_241_p2</BindInstances>
                                                                </Instance>
                                                            </InstancesList>
                                                            <BindInstances>add_ln416_fu_134_p2 add_ln416_1_fu_174_p2 add_ln416_2_fu_180_p2 add_ln419_2_fu_190_p2 add_ln416_5_fu_213_p2 mul_31ns_8ns_32_2_1_U452 add_ln419_fu_241_p2 add_ln419_1_fu_257_p2 mul_31ns_9s_32_2_1_U453 add_ln416_3_fu_290_p2 add_ln416_4_fu_294_p2</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>ifmap_CF_M_real_U ifmap_CF_M_imag_U fft_out_c_channel_U ctrl1_reg_c_channel1_U</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>layer1_reg_c31_U layer1_reg_c30_U layer1_reg_c29_U layer1_reg_c28_U layer1_reg_c27_U layer1_reg_c_U ctrl2_reg_c26_U ctrl2_reg_c25_U ctrl2_reg_c24_U ctrl2_reg_c23_U ctrl2_reg_c22_U ctrl2_reg_c_U ctrl1_reg_c21_U ctrl1_reg_c20_U ctrl1_reg_c19_U ctrl1_reg_c18_U ctrl1_reg_c17_U ctrl1_reg_c_U c_ifmap_patch_st_U c_ifmap_col_op_st_U c_fft_row_op_st_U c_fft_col_op_st_U c_row_op_st_U c_row_op_trans_st_U out_c_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc47</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Mem_Patch_Gen_Pipeline_VITIS_LOOP_210_4</Name>
            <Loops>
                <VITIS_LOOP_210_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>17</Average-caseLatency>
                    <Worst-caseLatency>31</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>85.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.155 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 31</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_210_4>
                        <Name>VITIS_LOOP_210_4</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>28</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 29</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 0.145 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_210_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>261</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>246</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_210_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_130_p2" SOURCE="src/main.cpp:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_210_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_160_p2" SOURCE="src/main.cpp:214" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_210_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_1_fu_170_p2" SOURCE="src/main.cpp:210" URAM="0" VARIABLE="add_ln210_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mem_Patch_Gen_Pipeline_VITIS_LOOP_220_6</Name>
            <Loops>
                <VITIS_LOOP_220_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>17</Average-caseLatency>
                    <Worst-caseLatency>31</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>85.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.155 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 31</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_220_6>
                        <Name>VITIS_LOOP_220_6</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>28</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 29</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 0.145 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_220_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>261</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>246</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_220_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_130_p2" SOURCE="src/main.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_220_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_160_p2" SOURCE="src/main.cpp:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_220_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_1_fu_170_p2" SOURCE="src/main.cpp:220" URAM="0" VARIABLE="add_ln220_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mem_Patch_Gen_Pipeline_VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9</Name>
            <Loops>
                <VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.961</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>398</Average-caseLatency>
                    <Worst-caseLatency>3142</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 3142</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9>
                        <Name>VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3136</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 3140</Latency>
                        <AbsoluteTimeLatency>5.000 ns ~ 15.700 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>610</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2611</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i_fu_307_p2" SOURCE="" URAM="0" VARIABLE="add_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_fu_236_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9" OPTYPE="add" PRAGMA="" RTLNAME="pnx_5_fu_248_p2" SOURCE="src/main.cpp:228" URAM="0" VARIABLE="pnx_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U12" SOURCE="src/main.cpp:188" URAM="0" VARIABLE="mul_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_344_p2" SOURCE="src/main.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i_mid1_fu_404_p2" SOURCE="src/main.cpp:231" URAM="0" VARIABLE="add_i_i_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U12" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1525" URAM="0" VARIABLE="ret"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_483_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:130" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln130_fu_525_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/complex:130" URAM="0" VARIABLE="sub_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9" OPTYPE="add" PRAGMA="" RTLNAME="x_fu_385_p2" SOURCE="src/main.cpp:234" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_7_VITIS_LOOP_231_8_VITIS_LOOP_234_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_2_fu_271_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mem_Patch_Gen</Name>
            <Loops>
                <VITIS_LOOP_192_1_VITIS_LOOP_195_2>
                    <VITIS_LOOP_207_3/>
                    <VITIS_LOOP_217_5/>
                </VITIS_LOOP_192_1_VITIS_LOOP_195_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4076</Average-caseLatency>
                    <Worst-caseLatency>206212</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.031 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 206212</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_192_1_VITIS_LOOP_195_2>
                        <Name>VITIS_LOOP_192_1_VITIS_LOOP_195_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>48</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 206208</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.031 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>8</min>
                                <max>4296</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>8 ~ 4296</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_207_3>
                            <Name>VITIS_LOOP_207_3</Name>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>14</max>
                                </range>
                            </TripCount>
                            <Latency>2 ~ 574</Latency>
                            <AbsoluteTimeLatency>10.000 ns ~ 2.870 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>2</min>
                                    <max>41</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>2 ~ 41</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_207_3>
                        <VITIS_LOOP_217_5>
                            <Name>VITIS_LOOP_217_5</Name>
                            <TripCount>
                                <range>
                                    <min>1</min>
                                    <max>14</max>
                                </range>
                            </TripCount>
                            <Latency>2 ~ 574</Latency>
                            <AbsoluteTimeLatency>10.000 ns ~ 2.870 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>2</min>
                                    <max>41</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>2 ~ 41</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_217_5>
                    </VITIS_LOOP_192_1_VITIS_LOOP_195_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1787</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4368</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="15" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="burst_buffer1_U" SOURCE="" URAM="0" VARIABLE="burst_buffer1"/>
                <BindNode BINDTYPE="storage" BRAM="15" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="burst_buffer2_U" SOURCE="" URAM="0" VARIABLE="burst_buffer2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i_fu_359_p2" SOURCE="" URAM="0" VARIABLE="sub_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_388_p2" SOURCE="src/main.cpp:207" URAM="0" VARIABLE="add_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_412_p2" SOURCE="src/main.cpp:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_1_fu_434_p2" SOURCE="src/main.cpp:207" URAM="0" VARIABLE="add_ln207_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_2_fu_440_p2" SOURCE="src/main.cpp:210" URAM="0" VARIABLE="add_ln210_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U25" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_16ns_24_4_1_U27" SOURCE="" URAM="0" VARIABLE="bound4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_8ns_24_4_1_U28" SOURCE="" URAM="0" VARIABLE="bound24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_1_VITIS_LOOP_195_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_fu_463_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_1_VITIS_LOOP_195_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U26" SOURCE="src/main.cpp:205" URAM="0" VARIABLE="mul_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_1_VITIS_LOOP_195_2" OPTYPE="sub" PRAGMA="" RTLNAME="chunk_size_fu_505_p2" SOURCE="src/main.cpp:205" URAM="0" VARIABLE="chunk_size"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_1_VITIS_LOOP_195_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_3_fu_531_p2" SOURCE="src/main.cpp:207" URAM="0" VARIABLE="add_ln207_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_1_VITIS_LOOP_195_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_1_fu_564_p2" SOURCE="src/main.cpp:210" URAM="0" VARIABLE="add_ln210_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_1_VITIS_LOOP_195_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_2_fu_579_p2" SOURCE="src/main.cpp:207" URAM="0" VARIABLE="add_ln207_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_1_VITIS_LOOP_195_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln217_1_fu_604_p2" SOURCE="src/main.cpp:217" URAM="0" VARIABLE="add_ln217_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_1_VITIS_LOOP_195_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln220_fu_637_p2" SOURCE="src/main.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_1_VITIS_LOOP_195_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln217_fu_652_p2" SOURCE="src/main.cpp:217" URAM="0" VARIABLE="add_ln217"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_1_VITIS_LOOP_195_2" OPTYPE="add" PRAGMA="" RTLNAME="pny_6_fu_673_p2" SOURCE="src/main.cpp:195" URAM="0" VARIABLE="pny_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5</Name>
            <Loops>
                <VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3587</Average-caseLatency>
                    <Worst-caseLatency>172035</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.860 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 172035</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5>
                        <Name>VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>172032</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 172033</Latency>
                        <AbsoluteTimeLatency>5.000 ns ~ 0.860 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>150</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>608</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_3_fu_264_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5" OPTYPE="add" PRAGMA="" RTLNAME="pnx_8_fu_471_p2" SOURCE="src/main.cpp:269" URAM="0" VARIABLE="pnx_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5" OPTYPE="add" PRAGMA="" RTLNAME="x_14_fu_553_p2" SOURCE="src/main.cpp:275" URAM="0" VARIABLE="x_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_fu_330_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_4_fu_356_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_5_fu_370_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Col_Wise_Overlap_Gen</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>3597</Average-caseLatency>
                    <Worst-caseLatency>172045</Worst-caseLatency>
                    <Best-caseRealTimeLatency>65.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.985 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.860 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13 ~ 172045</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>675</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1006</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Col_Buffer_fifo_U" SOURCE="src/main.cpp:260" URAM="0" VARIABLE="Col_Buffer"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i_fu_210_p2" SOURCE="" URAM="0" VARIABLE="sub_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U59" SOURCE="src/main.cpp:266" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_16ns_24_4_1_U61" SOURCE="src/main.cpp:266" URAM="0" VARIABLE="bound4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_24ns_32_4_1_U62" SOURCE="src/main.cpp:266" URAM="0" VARIABLE="bound16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_32ns_48_2_1_U60" SOURCE="src/main.cpp:266" URAM="0" VARIABLE="bound42"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stream_2_buf17</Name>
            <Loops>
                <VITIS_LOOP_70_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.356</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_70_1>
                        <Name>VITIS_LOOP_70_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 16</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_70_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>140</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_121_p2" SOURCE="src/main.cpp:70" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_fu_137_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_1_fu_143_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_0_018_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.105 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.125 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 25</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 23</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.115 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1499</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1015</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_0_018_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_0_018</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1640</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1407</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_1_019_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 24</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1631</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1308</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_1_019_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_1_019</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1706</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1591</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_2_020_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 24</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1631</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1377</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_2_020_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_2_020</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1690</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1652</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_3_021_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 24</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1631</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1377</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_3_021_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_3_021</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1690</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1660</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_4_022_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 24</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1631</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1371</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_4_022_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_4_022</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1690</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1655</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_5_023_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.105 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.125 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 25</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 23</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.115 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1621</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1371</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_5_023_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_5_023</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1664</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1646</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>buf_2_stream24</Name>
            <Loops>
                <VITIS_LOOP_80_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_1>
                        <Name>VITIS_LOOP_80_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 16</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_80_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_95_p2" SOURCE="src/main.cpp:80" URAM="0" VARIABLE="add_ln80"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_91_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.708</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>118</Average-caseLatency>
                    <Worst-caseLatency>204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>5</min>
                            <max>28</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>5 ~ 28</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>28</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>120</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>10879</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>10509</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="input_data1_U" SOURCE="" URAM="0" VARIABLE="input_data1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_12_U" SOURCE="" URAM="0" VARIABLE="out_data_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_23_U" SOURCE="" URAM="0" VARIABLE="out_data_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_34_U" SOURCE="" URAM="0" VARIABLE="out_data_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_45_U" SOURCE="" URAM="0" VARIABLE="out_data_45"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_56_U" SOURCE="" URAM="0" VARIABLE="out_data_56"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_67_U" SOURCE="" URAM="0" VARIABLE="out_data_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c6_channel_U" SOURCE="src/main.cpp:121" URAM="0" VARIABLE="ctrl1_reg_c6_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c5_channel_U" SOURCE="src/main.cpp:123" URAM="0" VARIABLE="ctrl1_reg_c5_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c4_channel_U" SOURCE="src/main.cpp:124" URAM="0" VARIABLE="ctrl1_reg_c4_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c3_channel_U" SOURCE="src/main.cpp:125" URAM="0" VARIABLE="ctrl1_reg_c3_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c2_channel_U" SOURCE="src/main.cpp:126" URAM="0" VARIABLE="ctrl1_reg_c2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c1_channel_U" SOURCE="src/main.cpp:127" URAM="0" VARIABLE="ctrl1_reg_c1_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c_channel_U" SOURCE="src/main.cpp:128" URAM="0" VARIABLE="ctrl1_reg_c_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc11</Name>
            <Loops>
                <VITIS_LOOP_91_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.708</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>91496</Average-caseLatency>
                    <Worst-caseLatency>301235</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.457 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.506 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28 ~ 301235</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_1>
                        <Name>VITIS_LOOP_91_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>10752</max>
                            </range>
                        </TripCount>
                        <Latency>27 ~ 301234</Latency>
                        <AbsoluteTimeLatency>0.135 us ~ 1.506 ms</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>
                            <range>
                                <min>5</min>
                                <max>28</max>
                            </range>
                        </DataflowPipelineThroughput>
                        <PipelineDepth>27 ~ 301234</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                    </VITIS_LOOP_91_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>28</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>120</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>11387</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>10629</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>FFT_R</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.708</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>91504</Average-caseLatency>
                    <Worst-caseLatency>301243</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.458 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.506 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36 ~ 301243</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>28</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>122</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>11497</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>10819</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U218" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1524" URAM="0" VARIABLE="ret_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_8ns_24_4_1_U219" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1524" URAM="0" VARIABLE="ret"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24ns_16ns_32_4_1_U220" SOURCE="src/main.cpp:90" URAM="0" VARIABLE="n"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5</Name>
            <Loops>
                <VITIS_LOOP_328_4_VITIS_LOOP_331_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_328_4_VITIS_LOOP_331_5>
                        <Name>VITIS_LOOP_328_4_VITIS_LOOP_331_5</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 32</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_328_4_VITIS_LOOP_331_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_4_VITIS_LOOP_331_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_fu_95_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7</Name>
            <Loops>
                <VITIS_LOOP_340_6_VITIS_LOOP_343_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>58</Average-caseLatency>
                    <Worst-caseLatency>226</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 226</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_340_6_VITIS_LOOP_343_7>
                        <Name>VITIS_LOOP_340_6_VITIS_LOOP_343_7</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>224</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 224</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_340_6_VITIS_LOOP_343_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>93</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>304</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_340_6_VITIS_LOOP_343_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_fu_155_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_340_6_VITIS_LOOP_343_7" OPTYPE="add" PRAGMA="" RTLNAME="y_fu_167_p2" SOURCE="src/main.cpp:340" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_340_6_VITIS_LOOP_343_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln343_fu_212_p2" SOURCE="src/main.cpp:343" URAM="0" VARIABLE="add_ln343"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Row_Wise_Synch</Name>
            <Loops>
                <VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>4741</Average-caseLatency>
                    <Worst-caseLatency>204293</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.705 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.021 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 204293</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3>
                        <Name>VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>768</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 204288</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.021 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>10</min>
                                <max>266</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>10 ~ 266</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>7</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>713</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1138</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="7" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="Row_Buffer_fifo_U" SOURCE="src/main.cpp:315" URAM="0" VARIABLE="Row_Buffer"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i_fu_285_p2" SOURCE="" URAM="0" VARIABLE="sub_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U244" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln319_fu_260_p2" SOURCE="src/main.cpp:319" URAM="0" VARIABLE="sub_ln319"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_8ns_40_2_1_U243" SOURCE="src/main.cpp:319" URAM="0" VARIABLE="bound5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U242" SOURCE="" URAM="0" VARIABLE="bound13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U245" SOURCE="" URAM="0" VARIABLE="bound21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_1_fu_340_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3" OPTYPE="add" PRAGMA="" RTLNAME="pny_5_fu_377_p2" SOURCE="src/main.cpp:322" URAM="0" VARIABLE="pny_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln325_fu_383_p2" SOURCE="src/main.cpp:325" URAM="0" VARIABLE="add_ln325"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_fu_403_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ifmap_gen_x</Name>
            <Loops>
                <VITIS_LOOP_370_1_VITIS_LOOP_373_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_370_1_VITIS_LOOP_373_2>
                        <Name>VITIS_LOOP_370_1_VITIS_LOOP_373_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 256</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_370_1_VITIS_LOOP_373_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>87</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>250</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U257" SOURCE="src/main.cpp:365" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_370_1_VITIS_LOOP_373_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_fu_144_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_370_1_VITIS_LOOP_373_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_fu_156_p2" SOURCE="src/main.cpp:370" URAM="0" VARIABLE="add_ln370"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_370_1_VITIS_LOOP_373_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_200_p2" SOURCE="src/main.cpp:376" URAM="0" VARIABLE="add_ln376"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_370_1_VITIS_LOOP_373_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_220_p2" SOURCE="src/main.cpp:373" URAM="0" VARIABLE="add_ln373"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ifmap_cons_y</Name>
            <Loops>
                <VITIS_LOOP_385_1_VITIS_LOOP_388_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.525</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.295 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_385_1_VITIS_LOOP_388_2>
                        <Name>VITIS_LOOP_385_1_VITIS_LOOP_388_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 257</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.285 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_385_1_VITIS_LOOP_388_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>49</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>239</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U262" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_385_1_VITIS_LOOP_388_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_fu_141_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_385_1_VITIS_LOOP_388_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln385_fu_153_p2" SOURCE="src/main.cpp:385" URAM="0" VARIABLE="add_ln385"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_385_1_VITIS_LOOP_388_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln391_fu_197_p2" SOURCE="src/main.cpp:391" URAM="0" VARIABLE="add_ln391"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_385_1_VITIS_LOOP_388_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_fu_203_p2" SOURCE="src/main.cpp:388" URAM="0" VARIABLE="add_ln388"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_442_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>134</Average-caseLatency>
                    <Worst-caseLatency>518</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>3</min>
                            <max>260</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3 ~ 260</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>238</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>601</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ifmap_RF_M_real_U" SOURCE="src/main.cpp:446" URAM="0" VARIABLE="ifmap_RF_M_real"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ifmap_RF_M_imag_U" SOURCE="src/main.cpp:446" URAM="0" VARIABLE="ifmap_RF_M_imag"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c_channel1_U" SOURCE="src/main.cpp:447" URAM="0" VARIABLE="ctrl1_reg_c_channel1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc</Name>
            <Loops>
                <VITIS_LOOP_442_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>613</Average-caseLatency>
                    <Worst-caseLatency>4421</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.065 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>22.105 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 4421</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_442_3>
                        <Name>VITIS_LOOP_442_3</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 4420</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 22.100 us</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>
                            <range>
                                <min>3</min>
                                <max>260</max>
                            </range>
                        </DataflowPipelineThroughput>
                        <PipelineDepth>4 ~ 4420</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                    </VITIS_LOOP_442_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>374</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>649</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc14</Name>
            <Loops>
                <VITIS_LOOP_439_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>4913</Average-caseLatency>
                    <Worst-caseLatency>70753</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.565 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.354 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 70753</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_439_2>
                        <Name>VITIS_LOOP_439_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 70752</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.354 ms</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>
                            <range>
                                <min>6</min>
                                <max>4422</max>
                            </range>
                        </DataflowPipelineThroughput>
                        <PipelineDepth>0 ~ 70752</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                    </VITIS_LOOP_439_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>510</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>697</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc15</Name>
            <Loops>
                <VITIS_LOOP_436_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>4915</Average-caseLatency>
                    <Worst-caseLatency>212263</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.575 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.061 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 212263</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_436_1>
                        <Name>VITIS_LOOP_436_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 212262</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.061 ms</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>
                            <range>
                                <min>2</min>
                                <max>70754</max>
                            </range>
                        </DataflowPipelineThroughput>
                        <PipelineDepth>0 ~ 212262</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                    </VITIS_LOOP_436_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>770</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>769</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Transpose</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>4916</Average-caseLatency>
                    <Worst-caseLatency>212264</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.061 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 212264</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>809</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>879</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>stream_2_buf</Name>
            <Loops>
                <VITIS_LOOP_70_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.356</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_70_1>
                        <Name>VITIS_LOOP_70_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 16</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_70_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>140</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_121_p2" SOURCE="src/main.cpp:70" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_fu_137_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln708_2_fu_143_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:708" URAM="0" VARIABLE="sub_ln708_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_0_0_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.105 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.125 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 25</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 23</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.115 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1499</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1015</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_0_0_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_0_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1640</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1407</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_1_0_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 24</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1631</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1308</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_1_0_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_1_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1706</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1591</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_2_0_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 24</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1631</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1377</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_2_0_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_2_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1690</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1652</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_3_0_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 24</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1631</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1377</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_3_0_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_3_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1690</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1660</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_4_0_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 24</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1631</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1371</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_4_0_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_4_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.135 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1690</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1655</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_5_0_Pipeline_SKIP_X</Name>
            <Loops>
                <SKIP_X/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.105 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.125 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 25</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X>
                        <Name>SKIP_X</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 23</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.115 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </SKIP_X>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1621</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1371</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_5_0_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_stage_5_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1664</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1646</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>buf_2_stream</Name>
            <Loops>
                <VITIS_LOOP_80_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_1>
                        <Name>VITIS_LOOP_80_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 16</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_80_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_95_p2" SOURCE="src/main.cpp:80" URAM="0" VARIABLE="add_ln80"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_139_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.708</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>118</Average-caseLatency>
                    <Worst-caseLatency>204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.020 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>5</min>
                            <max>28</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>5 ~ 28</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>28</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>120</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>10879</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>10509</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="input_data1_U" SOURCE="" URAM="0" VARIABLE="input_data1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_12_U" SOURCE="" URAM="0" VARIABLE="out_data_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_23_U" SOURCE="" URAM="0" VARIABLE="out_data_23"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_34_U" SOURCE="" URAM="0" VARIABLE="out_data_34"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_45_U" SOURCE="" URAM="0" VARIABLE="out_data_45"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_56_U" SOURCE="" URAM="0" VARIABLE="out_data_56"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_67_U" SOURCE="" URAM="0" VARIABLE="out_data_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c6_channel_U" SOURCE="src/main.cpp:169" URAM="0" VARIABLE="ctrl1_reg_c6_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c5_channel_U" SOURCE="src/main.cpp:171" URAM="0" VARIABLE="ctrl1_reg_c5_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c4_channel_U" SOURCE="src/main.cpp:172" URAM="0" VARIABLE="ctrl1_reg_c4_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c3_channel_U" SOURCE="src/main.cpp:173" URAM="0" VARIABLE="ctrl1_reg_c3_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c2_channel_U" SOURCE="src/main.cpp:174" URAM="0" VARIABLE="ctrl1_reg_c2_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c1_channel_U" SOURCE="src/main.cpp:175" URAM="0" VARIABLE="ctrl1_reg_c1_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="20" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c_channel_U" SOURCE="src/main.cpp:176" URAM="0" VARIABLE="ctrl1_reg_c_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc12</Name>
            <Loops>
                <VITIS_LOOP_139_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.708</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>91496</Average-caseLatency>
                    <Worst-caseLatency>301235</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.457 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.506 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28 ~ 301235</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_139_1>
                        <Name>VITIS_LOOP_139_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>10752</max>
                            </range>
                        </TripCount>
                        <Latency>27 ~ 301234</Latency>
                        <AbsoluteTimeLatency>0.135 us ~ 1.506 ms</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>
                            <range>
                                <min>5</min>
                                <max>28</max>
                            </range>
                        </DataflowPipelineThroughput>
                        <PipelineDepth>27 ~ 301234</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                    </VITIS_LOOP_139_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>28</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>120</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>11387</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>10629</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>FFT_C</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.708</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>91504</Average-caseLatency>
                    <Worst-caseLatency>301243</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.458 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.506 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36 ~ 301243</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>28</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>122</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>11496</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>10810</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U429" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1524" URAM="0" VARIABLE="ret_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_8ns_24_4_1_U430" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1524" URAM="0" VARIABLE="ret"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_24ns_16ns_32_4_1_U431" SOURCE="src/main.cpp:138" URAM="0" VARIABLE="n"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ifmap_gen_y</Name>
            <Loops>
                <VITIS_LOOP_400_1_VITIS_LOOP_403_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_400_1_VITIS_LOOP_403_2>
                        <Name>VITIS_LOOP_400_1_VITIS_LOOP_403_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 256</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_400_1_VITIS_LOOP_403_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>91</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1151</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U441" SOURCE="src/main.cpp:396" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_403_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1057_fu_166_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:1057" URAM="0" VARIABLE="add_ln1057"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_403_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_fu_178_p2" SOURCE="src/main.cpp:400" URAM="0" VARIABLE="add_ln400"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_403_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln406_fu_250_p2" SOURCE="src/main.cpp:406" URAM="0" VARIABLE="add_ln406"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_400_1_VITIS_LOOP_403_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln403_fu_268_p2" SOURCE="src/main.cpp:403" URAM="0" VARIABLE="add_ln403"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ifmap_vec_write_Pipeline_VITIS_LOOP_419_2</Name>
            <Loops>
                <VITIS_LOOP_419_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_419_2>
                        <Name>VITIS_LOOP_419_2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 5</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 25.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_419_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>262</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>270</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_419_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln419_fu_186_p2" SOURCE="src/main.cpp:419" URAM="0" VARIABLE="add_ln419"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_419_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln424_fu_209_p2" SOURCE="src/main.cpp:424" URAM="0" VARIABLE="add_ln424"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_419_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln424_1_fu_230_p2" SOURCE="src/main.cpp:424" URAM="0" VARIABLE="add_ln424_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_419_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln419_1_fu_241_p2" SOURCE="src/main.cpp:419" URAM="0" VARIABLE="add_ln419_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ifmap_vec_write</Name>
            <Loops>
                <VITIS_LOOP_416_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>291</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.455 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 291</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_416_1>
                        <Name>VITIS_LOOP_416_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 288</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.440 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>15</min>
                                <max>18</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>15 ~ 18</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_416_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>811</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>969</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_fu_134_p2" SOURCE="src/main.cpp:416" URAM="0" VARIABLE="add_ln416"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_1_fu_174_p2" SOURCE="src/main.cpp:416" URAM="0" VARIABLE="add_ln416_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_2_fu_180_p2" SOURCE="src/main.cpp:416" URAM="0" VARIABLE="add_ln416_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln419_2_fu_190_p2" SOURCE="src/main.cpp:419" URAM="0" VARIABLE="add_ln419_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_416_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_5_fu_213_p2" SOURCE="src/main.cpp:416" URAM="0" VARIABLE="add_ln416_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_416_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_8ns_32_2_1_U452" SOURCE="src/main.cpp:419" URAM="0" VARIABLE="mul_ln419"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_416_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln419_fu_241_p2" SOURCE="src/main.cpp:419" URAM="0" VARIABLE="add_ln419"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_416_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln419_1_fu_257_p2" SOURCE="src/main.cpp:419" URAM="0" VARIABLE="add_ln419_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_9s_32_2_1_U453" SOURCE="src/main.cpp:416" URAM="0" VARIABLE="mul_ln416"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_3_fu_290_p2" SOURCE="src/main.cpp:416" URAM="0" VARIABLE="add_ln416_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln416_4_fu_294_p2" SOURCE="src/main.cpp:416" URAM="0" VARIABLE="add_ln416_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_471_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>133</Average-caseLatency>
                    <Worst-caseLatency>550</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.665 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.750 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>3</min>
                            <max>292</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3 ~ 292</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1171</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2347</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="ifmap_CF_M_real_U" SOURCE="src/main.cpp:462" URAM="0" VARIABLE="ifmap_CF_M_real"/>
                <BindNode BINDTYPE="storage" BRAM="8" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="ifmap_CF_M_imag_U" SOURCE="src/main.cpp:462" URAM="0" VARIABLE="ifmap_CF_M_imag"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fft_out_c_channel_U" SOURCE="" URAM="0" VARIABLE="fft_out_c_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c_channel1_U" SOURCE="" URAM="0" VARIABLE="ctrl1_reg_c_channel1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc10</Name>
            <Loops>
                <VITIS_LOOP_471_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>605</Average-caseLatency>
                    <Worst-caseLatency>4933</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.025 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.665 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 4933</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_471_3>
                        <Name>VITIS_LOOP_471_3</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 4932</Latency>
                        <AbsoluteTimeLatency>15.000 ns ~ 24.660 us</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>
                            <range>
                                <min>3</min>
                                <max>292</max>
                            </range>
                        </DataflowPipelineThroughput>
                        <PipelineDepth>3 ~ 4932</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                    </VITIS_LOOP_471_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1307</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2395</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc13</Name>
            <Loops>
                <VITIS_LOOP_468_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>4849</Average-caseLatency>
                    <Worst-caseLatency>78945</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.245 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.395 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 78945</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_468_2>
                        <Name>VITIS_LOOP_468_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 78944</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.395 ms</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>
                            <range>
                                <min>5</min>
                                <max>4934</max>
                            </range>
                        </DataflowPipelineThroughput>
                        <PipelineDepth>0 ~ 78944</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                    </VITIS_LOOP_468_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1443</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2443</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc16</Name>
            <Loops>
                <VITIS_LOOP_465_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>4851</Average-caseLatency>
                    <Worst-caseLatency>236839</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.184 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 236839</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_465_1>
                        <Name>VITIS_LOOP_465_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 236838</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.184 ms</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>
                            <range>
                                <min>2</min>
                                <max>78946</max>
                            </range>
                        </DataflowPipelineThroughput>
                        <PipelineDepth>0 ~ 236838</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                    </VITIS_LOOP_465_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1703</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2515</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Mem_patch_Wr</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>4852</Average-caseLatency>
                    <Worst-caseLatency>236840</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.184 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 236840</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1741</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2607</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fwd_fft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.536</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>64</Best-caseLatency>
                    <Average-caseLatency>91532</Average-caseLatency>
                    <Worst-caseLatency>301271</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.458 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.506 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>37</min>
                            <max>301244</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>37 ~ 301244</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>147</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>23</UTIL_BRAM>
                    <DSP>255</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>32400</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>34812</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer1_reg_c31_U" SOURCE="" URAM="0" VARIABLE="layer1_reg_c31"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer1_reg_c30_U" SOURCE="" URAM="0" VARIABLE="layer1_reg_c30"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer1_reg_c29_U" SOURCE="" URAM="0" VARIABLE="layer1_reg_c29"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer1_reg_c28_U" SOURCE="" URAM="0" VARIABLE="layer1_reg_c28"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer1_reg_c27_U" SOURCE="" URAM="0" VARIABLE="layer1_reg_c27"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer1_reg_c_U" SOURCE="" URAM="0" VARIABLE="layer1_reg_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl2_reg_c26_U" SOURCE="" URAM="0" VARIABLE="ctrl2_reg_c26"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl2_reg_c25_U" SOURCE="" URAM="0" VARIABLE="ctrl2_reg_c25"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl2_reg_c24_U" SOURCE="" URAM="0" VARIABLE="ctrl2_reg_c24"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl2_reg_c23_U" SOURCE="" URAM="0" VARIABLE="ctrl2_reg_c23"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl2_reg_c22_U" SOURCE="" URAM="0" VARIABLE="ctrl2_reg_c22"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl2_reg_c_U" SOURCE="" URAM="0" VARIABLE="ctrl2_reg_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c21_U" SOURCE="" URAM="0" VARIABLE="ctrl1_reg_c21"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c20_U" SOURCE="" URAM="0" VARIABLE="ctrl1_reg_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c19_U" SOURCE="" URAM="0" VARIABLE="ctrl1_reg_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c18_U" SOURCE="" URAM="0" VARIABLE="ctrl1_reg_c18"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c17_U" SOURCE="" URAM="0" VARIABLE="ctrl1_reg_c17"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_c_U" SOURCE="" URAM="0" VARIABLE="ctrl1_reg_c"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="c_ifmap_patch_st_U" SOURCE="src/main.cpp:509" URAM="0" VARIABLE="c_ifmap_patch_st"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="c_ifmap_col_op_st_U" SOURCE="src/main.cpp:510" URAM="0" VARIABLE="c_ifmap_col_op_st"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="c_fft_row_op_st_U" SOURCE="src/main.cpp:511" URAM="0" VARIABLE="c_fft_row_op_st"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="c_fft_col_op_st_U" SOURCE="src/main.cpp:512" URAM="0" VARIABLE="c_fft_col_op_st"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="c_row_op_st_U" SOURCE="src/main.cpp:513" URAM="0" VARIABLE="c_row_op_st"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="c_row_op_trans_st_U" SOURCE="src/main.cpp:514" URAM="0" VARIABLE="c_row_op_trans_st"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_c_channel_U" SOURCE="" URAM="0" VARIABLE="out_c_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>c_ifmap_patch_st_U</Name>
            <ParentInst/>
            <StaticDepth>1001</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>c_ifmap_col_op_st_U</Name>
            <ParentInst/>
            <StaticDepth>1001</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in1" index="0" direction="inout" srcType="vector&lt;__fp16, 8&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="in1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="in1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in2" index="1" direction="inout" srcType="vector&lt;__fp16, 8&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="in2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="in2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="inout" srcType="vector&lt;std::complex&lt;__fp16&gt;, 4&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="out_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="out_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ctrl1_reg" index="3" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="ctrl1_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ctrl2_reg" index="4" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="ctrl2_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer1_reg" index="5" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="layer1_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer2_reg" index="6" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="layer2_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl_bus" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_ctrl_bus_" paramPrefix="C_S_AXI_CTRL_BUS_">
            <ports>
                <port>s_axi_ctrl_bus_ARADDR</port>
                <port>s_axi_ctrl_bus_ARREADY</port>
                <port>s_axi_ctrl_bus_ARVALID</port>
                <port>s_axi_ctrl_bus_AWADDR</port>
                <port>s_axi_ctrl_bus_AWREADY</port>
                <port>s_axi_ctrl_bus_AWVALID</port>
                <port>s_axi_ctrl_bus_BREADY</port>
                <port>s_axi_ctrl_bus_BRESP</port>
                <port>s_axi_ctrl_bus_BVALID</port>
                <port>s_axi_ctrl_bus_RDATA</port>
                <port>s_axi_ctrl_bus_RREADY</port>
                <port>s_axi_ctrl_bus_RRESP</port>
                <port>s_axi_ctrl_bus_RVALID</port>
                <port>s_axi_ctrl_bus_WDATA</port>
                <port>s_axi_ctrl_bus_WREADY</port>
                <port>s_axi_ctrl_bus_WSTRB</port>
                <port>s_axi_ctrl_bus_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in1_1" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 31 to 0 of in1"/>
                    </fields>
                </register>
                <register offset="0x14" name="in1_2" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 63 to 32 of in1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in2_1" access="W" description="Data signal of in2" range="32">
                    <fields>
                        <field offset="0" width="32" name="in2" access="W" description="Bit 31 to 0 of in2"/>
                    </fields>
                </register>
                <register offset="0x20" name="in2_2" access="W" description="Data signal of in2" range="32">
                    <fields>
                        <field offset="0" width="32" name="in2" access="W" description="Bit 63 to 32 of in2"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x34" name="ctrl1_reg" access="W" description="Data signal of ctrl1_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="ctrl1_reg" access="W" description="Bit 31 to 0 of ctrl1_reg"/>
                    </fields>
                </register>
                <register offset="0x3c" name="ctrl2_reg" access="W" description="Data signal of ctrl2_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="ctrl2_reg" access="W" description="Bit 31 to 0 of ctrl2_reg"/>
                    </fields>
                </register>
                <register offset="0x44" name="layer1_reg" access="W" description="Data signal of layer1_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer1_reg" access="W" description="Bit 31 to 0 of layer1_reg"/>
                    </fields>
                </register>
                <register offset="0x4c" name="layer2_reg" access="W" description="Data signal of layer2_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer2_reg" access="W" description="Bit 31 to 0 of layer2_reg"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="ctrl1_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="ctrl2_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="layer1_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="layer2_reg"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl_bus:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="in2"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">128 -&gt; 128, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl_bus">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in1">inout, vector&lt;__fp16 8&gt;*</column>
                    <column name="in2">inout, vector&lt;__fp16 8&gt;*</column>
                    <column name="out">inout, vector&lt;std::complex&lt;__fp16&gt; 4&gt;*</column>
                    <column name="ctrl1_reg">in, pointer</column>
                    <column name="ctrl2_reg">in, pointer</column>
                    <column name="layer1_reg">in, pointer</column>
                    <column name="layer2_reg">in, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="in1">m_axi_gmem, interface, , </column>
                    <column name="in1">s_axi_ctrl_bus in1_1, register, offset, offset=0x10 range=32</column>
                    <column name="in1">s_axi_ctrl_bus in1_2, register, offset, offset=0x14 range=32</column>
                    <column name="in2">m_axi_gmem, interface, , </column>
                    <column name="in2">s_axi_ctrl_bus in2_1, register, offset, offset=0x1c range=32</column>
                    <column name="in2">s_axi_ctrl_bus in2_2, register, offset, offset=0x20 range=32</column>
                    <column name="out">m_axi_gmem, interface, , </column>
                    <column name="out">s_axi_ctrl_bus out_r_1, register, offset, offset=0x28 range=32</column>
                    <column name="out">s_axi_ctrl_bus out_r_2, register, offset, offset=0x2c range=32</column>
                    <column name="ctrl1_reg">s_axi_ctrl_bus ctrl1_reg, register, , offset=0x34 range=32</column>
                    <column name="ctrl2_reg">s_axi_ctrl_bus ctrl2_reg, register, , offset=0x3c range=32</column>
                    <column name="layer1_reg">s_axi_ctrl_bus layer1_reg, register, , offset=0x44 range=32</column>
                    <column name="layer2_reg">s_axi_ctrl_bus layer2_reg, register, , offset=0x4c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_gmem">VITIS_LOOP_210_4, Multiple burst reads of variable length and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., src/main.cpp:210:20</column>
                    <column name="m_axi_gmem">VITIS_LOOP_220_6, Multiple burst reads of variable length and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., src/main.cpp:220:20</column>
                    <column name="m_axi_gmem">VITIS_LOOP_419_2, Multiple burst writes of variable length and bit width 128. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., src/main.cpp:419:20</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

