package com.cburch.logisim.verilog.comp.specs.wordlvl;

public abstract class RegisterOpParams {
}
