<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file ramebr00_ramebr0.ncd.
Design name: ramEBR00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Tue May 24 09:23:46 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ramEBR00_ramEBR0.twr -gui ramEBR00_ramEBR0.ncd ramEBR00_ramEBR0.prf 
Design file:     ramebr00_ramebr0.ncd
Preference file: ramebr00_ramebr0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "RAEBR00/clkaux" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   69.343MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "RAEBR00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[4]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[21]  (to RAEBR00/clkaux +)

   Delay:              14.271ns  (45.2% logic, 54.8% route), 20 logic levels.

 Constraint Details:

     14.271ns physical path delay RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.348ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18C.CLK to     R22C18C.Q1 RAEBR00/C01/SLICE_13 (from RAEBR00/clkaux)
ROUTE         2     1.261     R22C18C.Q1 to     R23C18B.B1 RAEBR00/C01/sdiv[4]
CTOF_DEL    ---     0.452     R23C18B.B1 to     R23C18B.F1 RAEBR00/C01/SLICE_36
ROUTE         1     1.281     R23C18B.F1 to     R23C19C.D1 RAEBR00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R23C19C.D1 to     R23C19C.F1 RAEBR00/C01/SLICE_28
ROUTE         4     0.406     R23C19C.F1 to     R23C20A.C1 RAEBR00/C01/N_76
CTOF_DEL    ---     0.452     R23C20A.C1 to     R23C20A.F1 RAEBR00/C01/SLICE_27
ROUTE         4     0.625     R23C20A.F1 to     R23C20A.B0 RAEBR00/C01/N_78
CTOF_DEL    ---     0.452     R23C20A.B0 to     R23C20A.F0 RAEBR00/C01/SLICE_27
ROUTE         1     0.544     R23C20A.F0 to     R23C20D.D0 RAEBR00/C01/N_87
CTOF_DEL    ---     0.452     R23C20D.D0 to     R23C20D.F0 RAEBR00/C01/SLICE_24
ROUTE         1     1.254     R23C20D.F0 to     R24C20B.B0 RAEBR00/C01/N_23
CTOF_DEL    ---     0.452     R24C20B.B0 to     R24C20B.F0 RAEBR00/C01/SLICE_23
ROUTE         3     1.162     R24C20B.F0 to     R21C20D.A0 RAEBR00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 RAEBR00/C01/SLICE_21
ROUTE         1     1.283     R21C20D.F0 to     R22C18A.B0 RAEBR00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R22C18A.B0 to    R22C18A.FCO RAEBR00/C01/SLICE_15
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI RAEBR00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO RAEBR00/C01/SLICE_14
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI RAEBR00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO RAEBR00/C01/SLICE_13
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI RAEBR00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO RAEBR00/C01/SLICE_12
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI RAEBR00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO RAEBR00/C01/SLICE_11
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI RAEBR00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO RAEBR00/C01/SLICE_10
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI RAEBR00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO RAEBR00/C01/SLICE_9
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI RAEBR00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C19D.FCI to    R22C19D.FCO RAEBR00/C01/SLICE_8
ROUTE         1     0.000    R22C19D.FCO to    R22C20A.FCI RAEBR00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C20A.FCI to    R22C20A.FCO RAEBR00/C01/SLICE_7
ROUTE         1     0.000    R22C20A.FCO to    R22C20B.FCI RAEBR00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C20B.FCI to    R22C20B.FCO RAEBR00/C01/SLICE_6
ROUTE         1     0.000    R22C20B.FCO to    R22C20C.FCI RAEBR00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R22C20C.FCI to    R22C20C.FCO RAEBR00/C01/SLICE_5
ROUTE         1     0.000    R22C20C.FCO to    R22C20D.FCI RAEBR00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R22C20D.FCI to     R22C20D.F0 RAEBR00/C01/SLICE_4
ROUTE         1     0.000     R22C20D.F0 to    R22C20D.DI0 RAEBR00/C01/sdiv_11[21] (to RAEBR00/clkaux)
                  --------
                   14.271   (45.2% logic, 54.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C18C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20D.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.402ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[20]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[21]  (to RAEBR00/clkaux +)

   Delay:              14.217ns  (45.4% logic, 54.6% route), 20 logic levels.

 Constraint Details:

     14.217ns physical path delay RAEBR00/C01/SLICE_5 to RAEBR00/C01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.402ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_5 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C20C.CLK to     R22C20C.Q1 RAEBR00/C01/SLICE_5 (from RAEBR00/clkaux)
ROUTE         5     0.940     R22C20C.Q1 to     R23C20D.D1 RAEBR00/C01/sdiv[20]
CTOF_DEL    ---     0.452     R23C20D.D1 to     R23C20D.F1 RAEBR00/C01/SLICE_24
ROUTE         5     0.931     R23C20D.F1 to     R24C20A.B1 RAEBR00/C01/N_68
CTOF_DEL    ---     0.452     R24C20A.B1 to     R24C20A.F1 RAEBR00/C01/SLICE_20
ROUTE         6     1.570     R24C20A.F1 to     R23C20C.A1 RAEBR00/C01/N_75
CTOF_DEL    ---     0.452     R23C20C.A1 to     R23C20C.F1 RAEBR00/C01/SLICE_35
ROUTE         1     1.223     R23C20C.F1 to     R24C20C.A1 RAEBR00/C01/N_59
CTOF_DEL    ---     0.452     R24C20C.A1 to     R24C20C.F1 RAEBR00/C01/SLICE_25
ROUTE         1     0.384     R24C20C.F1 to     R24C20C.C0 RAEBR00/C01/N_18
CTOF_DEL    ---     0.452     R24C20C.C0 to     R24C20C.F0 RAEBR00/C01/SLICE_25
ROUTE         1     0.269     R24C20C.F0 to     R24C20B.D0 RAEBR00/C01/un1_oscout73_i_i_o2_0
CTOF_DEL    ---     0.452     R24C20B.D0 to     R24C20B.F0 RAEBR00/C01/SLICE_23
ROUTE         3     1.162     R24C20B.F0 to     R21C20D.A0 RAEBR00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 RAEBR00/C01/SLICE_21
ROUTE         1     1.283     R21C20D.F0 to     R22C18A.B0 RAEBR00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R22C18A.B0 to    R22C18A.FCO RAEBR00/C01/SLICE_15
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI RAEBR00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO RAEBR00/C01/SLICE_14
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI RAEBR00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO RAEBR00/C01/SLICE_13
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI RAEBR00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO RAEBR00/C01/SLICE_12
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI RAEBR00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO RAEBR00/C01/SLICE_11
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI RAEBR00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO RAEBR00/C01/SLICE_10
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI RAEBR00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO RAEBR00/C01/SLICE_9
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI RAEBR00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C19D.FCI to    R22C19D.FCO RAEBR00/C01/SLICE_8
ROUTE         1     0.000    R22C19D.FCO to    R22C20A.FCI RAEBR00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C20A.FCI to    R22C20A.FCO RAEBR00/C01/SLICE_7
ROUTE         1     0.000    R22C20A.FCO to    R22C20B.FCI RAEBR00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C20B.FCI to    R22C20B.FCO RAEBR00/C01/SLICE_6
ROUTE         1     0.000    R22C20B.FCO to    R22C20C.FCI RAEBR00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R22C20C.FCI to    R22C20C.FCO RAEBR00/C01/SLICE_5
ROUTE         1     0.000    R22C20C.FCO to    R22C20D.FCI RAEBR00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R22C20D.FCI to     R22C20D.F0 RAEBR00/C01/SLICE_4
ROUTE         1     0.000     R22C20D.F0 to    R22C20D.DI0 RAEBR00/C01/sdiv_11[21] (to RAEBR00/clkaux)
                  --------
                   14.217   (45.4% logic, 54.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20D.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.404ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[4]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[21]  (to RAEBR00/clkaux +)

   Delay:              14.215ns  (45.4% logic, 54.6% route), 20 logic levels.

 Constraint Details:

     14.215ns physical path delay RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.404ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18C.CLK to     R22C18C.Q1 RAEBR00/C01/SLICE_13 (from RAEBR00/clkaux)
ROUTE         2     1.261     R22C18C.Q1 to     R23C18B.B1 RAEBR00/C01/sdiv[4]
CTOF_DEL    ---     0.452     R23C18B.B1 to     R23C18B.F1 RAEBR00/C01/SLICE_36
ROUTE         1     1.281     R23C18B.F1 to     R23C19C.D1 RAEBR00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R23C19C.D1 to     R23C19C.F1 RAEBR00/C01/SLICE_28
ROUTE         4     0.601     R23C19C.F1 to     R23C19D.A0 RAEBR00/C01/N_76
CTOF_DEL    ---     0.452     R23C19D.A0 to     R23C19D.F0 RAEBR00/C01/SLICE_19
ROUTE         1     1.324     R23C19D.F0 to     R24C20A.A0 RAEBR00/C01/N_38_tz
CTOF_DEL    ---     0.452     R24C20A.A0 to     R24C20A.F0 RAEBR00/C01/SLICE_20
ROUTE         1     0.579     R24C20A.F0 to     R24C20C.A0 RAEBR00/C01/sdiv_RNIE57I1[13]
CTOF_DEL    ---     0.452     R24C20C.A0 to     R24C20C.F0 RAEBR00/C01/SLICE_25
ROUTE         1     0.269     R24C20C.F0 to     R24C20B.D0 RAEBR00/C01/un1_oscout73_i_i_o2_0
CTOF_DEL    ---     0.452     R24C20B.D0 to     R24C20B.F0 RAEBR00/C01/SLICE_23
ROUTE         3     1.162     R24C20B.F0 to     R21C20D.A0 RAEBR00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 RAEBR00/C01/SLICE_21
ROUTE         1     1.283     R21C20D.F0 to     R22C18A.B0 RAEBR00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R22C18A.B0 to    R22C18A.FCO RAEBR00/C01/SLICE_15
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI RAEBR00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO RAEBR00/C01/SLICE_14
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI RAEBR00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO RAEBR00/C01/SLICE_13
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI RAEBR00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO RAEBR00/C01/SLICE_12
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI RAEBR00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO RAEBR00/C01/SLICE_11
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI RAEBR00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO RAEBR00/C01/SLICE_10
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI RAEBR00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO RAEBR00/C01/SLICE_9
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI RAEBR00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C19D.FCI to    R22C19D.FCO RAEBR00/C01/SLICE_8
ROUTE         1     0.000    R22C19D.FCO to    R22C20A.FCI RAEBR00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C20A.FCI to    R22C20A.FCO RAEBR00/C01/SLICE_7
ROUTE         1     0.000    R22C20A.FCO to    R22C20B.FCI RAEBR00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C20B.FCI to    R22C20B.FCO RAEBR00/C01/SLICE_6
ROUTE         1     0.000    R22C20B.FCO to    R22C20C.FCI RAEBR00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R22C20C.FCI to    R22C20C.FCO RAEBR00/C01/SLICE_5
ROUTE         1     0.000    R22C20C.FCO to    R22C20D.FCI RAEBR00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R22C20D.FCI to     R22C20D.F0 RAEBR00/C01/SLICE_4
ROUTE         1     0.000     R22C20D.F0 to    R22C20D.DI0 RAEBR00/C01/sdiv_11[21] (to RAEBR00/clkaux)
                  --------
                   14.215   (45.4% logic, 54.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C18C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20D.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.424ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[19]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[21]  (to RAEBR00/clkaux +)

   Delay:              14.195ns  (45.5% logic, 54.5% route), 20 logic levels.

 Constraint Details:

     14.195ns physical path delay RAEBR00/C01/SLICE_5 to RAEBR00/C01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.424ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_5 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C20C.CLK to     R22C20C.Q0 RAEBR00/C01/SLICE_5 (from RAEBR00/clkaux)
ROUTE         3     0.918     R22C20C.Q0 to     R23C20D.B1 RAEBR00/C01/sdiv[19]
CTOF_DEL    ---     0.452     R23C20D.B1 to     R23C20D.F1 RAEBR00/C01/SLICE_24
ROUTE         5     0.931     R23C20D.F1 to     R24C20A.B1 RAEBR00/C01/N_68
CTOF_DEL    ---     0.452     R24C20A.B1 to     R24C20A.F1 RAEBR00/C01/SLICE_20
ROUTE         6     1.570     R24C20A.F1 to     R23C20C.A1 RAEBR00/C01/N_75
CTOF_DEL    ---     0.452     R23C20C.A1 to     R23C20C.F1 RAEBR00/C01/SLICE_35
ROUTE         1     1.223     R23C20C.F1 to     R24C20C.A1 RAEBR00/C01/N_59
CTOF_DEL    ---     0.452     R24C20C.A1 to     R24C20C.F1 RAEBR00/C01/SLICE_25
ROUTE         1     0.384     R24C20C.F1 to     R24C20C.C0 RAEBR00/C01/N_18
CTOF_DEL    ---     0.452     R24C20C.C0 to     R24C20C.F0 RAEBR00/C01/SLICE_25
ROUTE         1     0.269     R24C20C.F0 to     R24C20B.D0 RAEBR00/C01/un1_oscout73_i_i_o2_0
CTOF_DEL    ---     0.452     R24C20B.D0 to     R24C20B.F0 RAEBR00/C01/SLICE_23
ROUTE         3     1.162     R24C20B.F0 to     R21C20D.A0 RAEBR00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 RAEBR00/C01/SLICE_21
ROUTE         1     1.283     R21C20D.F0 to     R22C18A.B0 RAEBR00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R22C18A.B0 to    R22C18A.FCO RAEBR00/C01/SLICE_15
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI RAEBR00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO RAEBR00/C01/SLICE_14
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI RAEBR00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO RAEBR00/C01/SLICE_13
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI RAEBR00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO RAEBR00/C01/SLICE_12
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI RAEBR00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO RAEBR00/C01/SLICE_11
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI RAEBR00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO RAEBR00/C01/SLICE_10
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI RAEBR00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO RAEBR00/C01/SLICE_9
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI RAEBR00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C19D.FCI to    R22C19D.FCO RAEBR00/C01/SLICE_8
ROUTE         1     0.000    R22C19D.FCO to    R22C20A.FCI RAEBR00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C20A.FCI to    R22C20A.FCO RAEBR00/C01/SLICE_7
ROUTE         1     0.000    R22C20A.FCO to    R22C20B.FCI RAEBR00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C20B.FCI to    R22C20B.FCO RAEBR00/C01/SLICE_6
ROUTE         1     0.000    R22C20B.FCO to    R22C20C.FCI RAEBR00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R22C20C.FCI to    R22C20C.FCO RAEBR00/C01/SLICE_5
ROUTE         1     0.000    R22C20C.FCO to    R22C20D.FCI RAEBR00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R22C20D.FCI to     R22C20D.F0 RAEBR00/C01/SLICE_4
ROUTE         1     0.000     R22C20D.F0 to    R22C20D.DI0 RAEBR00/C01/sdiv_11[21] (to RAEBR00/clkaux)
                  --------
                   14.195   (45.5% logic, 54.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20D.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.442ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[4]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[20]  (to RAEBR00/clkaux +)

   Delay:              14.177ns  (44.9% logic, 55.1% route), 19 logic levels.

 Constraint Details:

     14.177ns physical path delay RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.442ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18C.CLK to     R22C18C.Q1 RAEBR00/C01/SLICE_13 (from RAEBR00/clkaux)
ROUTE         2     1.261     R22C18C.Q1 to     R23C18B.B1 RAEBR00/C01/sdiv[4]
CTOF_DEL    ---     0.452     R23C18B.B1 to     R23C18B.F1 RAEBR00/C01/SLICE_36
ROUTE         1     1.281     R23C18B.F1 to     R23C19C.D1 RAEBR00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R23C19C.D1 to     R23C19C.F1 RAEBR00/C01/SLICE_28
ROUTE         4     0.406     R23C19C.F1 to     R23C20A.C1 RAEBR00/C01/N_76
CTOF_DEL    ---     0.452     R23C20A.C1 to     R23C20A.F1 RAEBR00/C01/SLICE_27
ROUTE         4     0.625     R23C20A.F1 to     R23C20A.B0 RAEBR00/C01/N_78
CTOF_DEL    ---     0.452     R23C20A.B0 to     R23C20A.F0 RAEBR00/C01/SLICE_27
ROUTE         1     0.544     R23C20A.F0 to     R23C20D.D0 RAEBR00/C01/N_87
CTOF_DEL    ---     0.452     R23C20D.D0 to     R23C20D.F0 RAEBR00/C01/SLICE_24
ROUTE         1     1.254     R23C20D.F0 to     R24C20B.B0 RAEBR00/C01/N_23
CTOF_DEL    ---     0.452     R24C20B.B0 to     R24C20B.F0 RAEBR00/C01/SLICE_23
ROUTE         3     1.162     R24C20B.F0 to     R21C20D.A0 RAEBR00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 RAEBR00/C01/SLICE_21
ROUTE         1     1.283     R21C20D.F0 to     R22C18A.B0 RAEBR00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R22C18A.B0 to    R22C18A.FCO RAEBR00/C01/SLICE_15
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI RAEBR00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO RAEBR00/C01/SLICE_14
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI RAEBR00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO RAEBR00/C01/SLICE_13
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI RAEBR00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO RAEBR00/C01/SLICE_12
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI RAEBR00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO RAEBR00/C01/SLICE_11
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI RAEBR00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO RAEBR00/C01/SLICE_10
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI RAEBR00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO RAEBR00/C01/SLICE_9
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI RAEBR00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C19D.FCI to    R22C19D.FCO RAEBR00/C01/SLICE_8
ROUTE         1     0.000    R22C19D.FCO to    R22C20A.FCI RAEBR00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C20A.FCI to    R22C20A.FCO RAEBR00/C01/SLICE_7
ROUTE         1     0.000    R22C20A.FCO to    R22C20B.FCI RAEBR00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C20B.FCI to    R22C20B.FCO RAEBR00/C01/SLICE_6
ROUTE         1     0.000    R22C20B.FCO to    R22C20C.FCI RAEBR00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R22C20C.FCI to     R22C20C.F1 RAEBR00/C01/SLICE_5
ROUTE         1     0.000     R22C20C.F1 to    R22C20C.DI1 RAEBR00/C01/sdiv_11[20] (to RAEBR00/clkaux)
                  --------
                   14.177   (44.9% logic, 55.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C18C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.453ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[8]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[21]  (to RAEBR00/clkaux +)

   Delay:              14.166ns  (45.6% logic, 54.4% route), 20 logic levels.

 Constraint Details:

     14.166ns physical path delay RAEBR00/C01/SLICE_11 to RAEBR00/C01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.453ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_11 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C19A.CLK to     R22C19A.Q1 RAEBR00/C01/SLICE_11 (from RAEBR00/clkaux)
ROUTE         2     1.156     R22C19A.Q1 to     R23C18B.A1 RAEBR00/C01/sdiv[8]
CTOF_DEL    ---     0.452     R23C18B.A1 to     R23C18B.F1 RAEBR00/C01/SLICE_36
ROUTE         1     1.281     R23C18B.F1 to     R23C19C.D1 RAEBR00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R23C19C.D1 to     R23C19C.F1 RAEBR00/C01/SLICE_28
ROUTE         4     0.406     R23C19C.F1 to     R23C20A.C1 RAEBR00/C01/N_76
CTOF_DEL    ---     0.452     R23C20A.C1 to     R23C20A.F1 RAEBR00/C01/SLICE_27
ROUTE         4     0.625     R23C20A.F1 to     R23C20A.B0 RAEBR00/C01/N_78
CTOF_DEL    ---     0.452     R23C20A.B0 to     R23C20A.F0 RAEBR00/C01/SLICE_27
ROUTE         1     0.544     R23C20A.F0 to     R23C20D.D0 RAEBR00/C01/N_87
CTOF_DEL    ---     0.452     R23C20D.D0 to     R23C20D.F0 RAEBR00/C01/SLICE_24
ROUTE         1     1.254     R23C20D.F0 to     R24C20B.B0 RAEBR00/C01/N_23
CTOF_DEL    ---     0.452     R24C20B.B0 to     R24C20B.F0 RAEBR00/C01/SLICE_23
ROUTE         3     1.162     R24C20B.F0 to     R21C20D.A0 RAEBR00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 RAEBR00/C01/SLICE_21
ROUTE         1     1.283     R21C20D.F0 to     R22C18A.B0 RAEBR00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R22C18A.B0 to    R22C18A.FCO RAEBR00/C01/SLICE_15
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI RAEBR00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO RAEBR00/C01/SLICE_14
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI RAEBR00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO RAEBR00/C01/SLICE_13
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI RAEBR00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO RAEBR00/C01/SLICE_12
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI RAEBR00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO RAEBR00/C01/SLICE_11
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI RAEBR00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO RAEBR00/C01/SLICE_10
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI RAEBR00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO RAEBR00/C01/SLICE_9
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI RAEBR00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C19D.FCI to    R22C19D.FCO RAEBR00/C01/SLICE_8
ROUTE         1     0.000    R22C19D.FCO to    R22C20A.FCI RAEBR00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C20A.FCI to    R22C20A.FCO RAEBR00/C01/SLICE_7
ROUTE         1     0.000    R22C20A.FCO to    R22C20B.FCI RAEBR00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C20B.FCI to    R22C20B.FCO RAEBR00/C01/SLICE_6
ROUTE         1     0.000    R22C20B.FCO to    R22C20C.FCI RAEBR00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R22C20C.FCI to    R22C20C.FCO RAEBR00/C01/SLICE_5
ROUTE         1     0.000    R22C20C.FCO to    R22C20D.FCI RAEBR00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R22C20D.FCI to     R22C20D.F0 RAEBR00/C01/SLICE_4
ROUTE         1     0.000     R22C20D.F0 to    R22C20D.DI0 RAEBR00/C01/sdiv_11[21] (to RAEBR00/clkaux)
                  --------
                   14.166   (45.6% logic, 54.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C19A.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20D.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.472ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[4]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[21]  (to RAEBR00/clkaux +)

   Delay:              14.147ns  (45.6% logic, 54.4% route), 20 logic levels.

 Constraint Details:

     14.147ns physical path delay RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.472ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18C.CLK to     R22C18C.Q1 RAEBR00/C01/SLICE_13 (from RAEBR00/clkaux)
ROUTE         2     1.261     R22C18C.Q1 to     R23C18B.B1 RAEBR00/C01/sdiv[4]
CTOF_DEL    ---     0.452     R23C18B.B1 to     R23C18B.F1 RAEBR00/C01/SLICE_36
ROUTE         1     1.281     R23C18B.F1 to     R23C19C.D1 RAEBR00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R23C19C.D1 to     R23C19C.F1 RAEBR00/C01/SLICE_28
ROUTE         4     0.907     R23C19C.F1 to     R23C19C.B0 RAEBR00/C01/N_76
CTOF_DEL    ---     0.452     R23C19C.B0 to     R23C19C.F0 RAEBR00/C01/SLICE_28
ROUTE         1     0.563     R23C19C.F0 to     R24C19B.D1 RAEBR00/C01/N_62
CTOF_DEL    ---     0.452     R24C19B.D1 to     R24C19B.F1 RAEBR00/C01/SLICE_26
ROUTE         1     0.384     R24C19B.F1 to     R24C19B.C0 RAEBR00/C01/N_20
CTOF_DEL    ---     0.452     R24C19B.C0 to     R24C19B.F0 RAEBR00/C01/SLICE_26
ROUTE         1     0.851     R24C19B.F0 to     R24C20B.A0 RAEBR00/C01/un1_oscout73_i_i_o2_1
CTOF_DEL    ---     0.452     R24C20B.A0 to     R24C20B.F0 RAEBR00/C01/SLICE_23
ROUTE         3     1.162     R24C20B.F0 to     R21C20D.A0 RAEBR00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 RAEBR00/C01/SLICE_21
ROUTE         1     1.283     R21C20D.F0 to     R22C18A.B0 RAEBR00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R22C18A.B0 to    R22C18A.FCO RAEBR00/C01/SLICE_15
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI RAEBR00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO RAEBR00/C01/SLICE_14
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI RAEBR00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO RAEBR00/C01/SLICE_13
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI RAEBR00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO RAEBR00/C01/SLICE_12
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI RAEBR00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO RAEBR00/C01/SLICE_11
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI RAEBR00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO RAEBR00/C01/SLICE_10
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI RAEBR00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO RAEBR00/C01/SLICE_9
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI RAEBR00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C19D.FCI to    R22C19D.FCO RAEBR00/C01/SLICE_8
ROUTE         1     0.000    R22C19D.FCO to    R22C20A.FCI RAEBR00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C20A.FCI to    R22C20A.FCO RAEBR00/C01/SLICE_7
ROUTE         1     0.000    R22C20A.FCO to    R22C20B.FCI RAEBR00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C20B.FCI to    R22C20B.FCO RAEBR00/C01/SLICE_6
ROUTE         1     0.000    R22C20B.FCO to    R22C20C.FCI RAEBR00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R22C20C.FCI to    R22C20C.FCO RAEBR00/C01/SLICE_5
ROUTE         1     0.000    R22C20C.FCO to    R22C20D.FCI RAEBR00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R22C20D.FCI to     R22C20D.F0 RAEBR00/C01/SLICE_4
ROUTE         1     0.000     R22C20D.F0 to    R22C20D.DI0 RAEBR00/C01/sdiv_11[21] (to RAEBR00/clkaux)
                  --------
                   14.147   (45.6% logic, 54.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C18C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20D.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.484ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[4]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[21]  (to RAEBR00/clkaux +)

   Delay:              14.135ns  (45.7% logic, 54.3% route), 20 logic levels.

 Constraint Details:

     14.135ns physical path delay RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.484ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18C.CLK to     R22C18C.Q1 RAEBR00/C01/SLICE_13 (from RAEBR00/clkaux)
ROUTE         2     1.261     R22C18C.Q1 to     R23C18B.B1 RAEBR00/C01/sdiv[4]
CTOF_DEL    ---     0.452     R23C18B.B1 to     R23C18B.F1 RAEBR00/C01/SLICE_36
ROUTE         1     1.281     R23C18B.F1 to     R23C19C.D1 RAEBR00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R23C19C.D1 to     R23C19C.F1 RAEBR00/C01/SLICE_28
ROUTE         4     0.406     R23C19C.F1 to     R23C20A.C1 RAEBR00/C01/N_76
CTOF_DEL    ---     0.452     R23C20A.C1 to     R23C20A.F1 RAEBR00/C01/SLICE_27
ROUTE         4     0.585     R23C20A.F1 to     R24C20D.D0 RAEBR00/C01/N_78
CTOF_DEL    ---     0.452     R24C20D.D0 to     R24C20D.F0 RAEBR00/C01/SLICE_18
ROUTE         1     0.851     R24C20D.F0 to     R24C19B.A0 RAEBR00/C01/N_19
CTOF_DEL    ---     0.452     R24C19B.A0 to     R24C19B.F0 RAEBR00/C01/SLICE_26
ROUTE         1     0.851     R24C19B.F0 to     R24C20B.A0 RAEBR00/C01/un1_oscout73_i_i_o2_1
CTOF_DEL    ---     0.452     R24C20B.A0 to     R24C20B.F0 RAEBR00/C01/SLICE_23
ROUTE         3     1.162     R24C20B.F0 to     R21C20D.A0 RAEBR00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 RAEBR00/C01/SLICE_21
ROUTE         1     1.283     R21C20D.F0 to     R22C18A.B0 RAEBR00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R22C18A.B0 to    R22C18A.FCO RAEBR00/C01/SLICE_15
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI RAEBR00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO RAEBR00/C01/SLICE_14
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI RAEBR00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO RAEBR00/C01/SLICE_13
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI RAEBR00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO RAEBR00/C01/SLICE_12
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI RAEBR00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO RAEBR00/C01/SLICE_11
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI RAEBR00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO RAEBR00/C01/SLICE_10
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI RAEBR00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO RAEBR00/C01/SLICE_9
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI RAEBR00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C19D.FCI to    R22C19D.FCO RAEBR00/C01/SLICE_8
ROUTE         1     0.000    R22C19D.FCO to    R22C20A.FCI RAEBR00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C20A.FCI to    R22C20A.FCO RAEBR00/C01/SLICE_7
ROUTE         1     0.000    R22C20A.FCO to    R22C20B.FCI RAEBR00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C20B.FCI to    R22C20B.FCO RAEBR00/C01/SLICE_6
ROUTE         1     0.000    R22C20B.FCO to    R22C20C.FCI RAEBR00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R22C20C.FCI to    R22C20C.FCO RAEBR00/C01/SLICE_5
ROUTE         1     0.000    R22C20C.FCO to    R22C20D.FCI RAEBR00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R22C20D.FCI to     R22C20D.F0 RAEBR00/C01/SLICE_4
ROUTE         1     0.000     R22C20D.F0 to    R22C20D.DI0 RAEBR00/C01/sdiv_11[21] (to RAEBR00/clkaux)
                  --------
                   14.135   (45.7% logic, 54.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C18C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20D.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.494ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[4]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[19]  (to RAEBR00/clkaux +)

   Delay:              14.125ns  (44.7% logic, 55.3% route), 19 logic levels.

 Constraint Details:

     14.125ns physical path delay RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.494ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C18C.CLK to     R22C18C.Q1 RAEBR00/C01/SLICE_13 (from RAEBR00/clkaux)
ROUTE         2     1.261     R22C18C.Q1 to     R23C18B.B1 RAEBR00/C01/sdiv[4]
CTOF_DEL    ---     0.452     R23C18B.B1 to     R23C18B.F1 RAEBR00/C01/SLICE_36
ROUTE         1     1.281     R23C18B.F1 to     R23C19C.D1 RAEBR00/C01/oscout60lto21_i_a2_1_7
CTOF_DEL    ---     0.452     R23C19C.D1 to     R23C19C.F1 RAEBR00/C01/SLICE_28
ROUTE         4     0.406     R23C19C.F1 to     R23C20A.C1 RAEBR00/C01/N_76
CTOF_DEL    ---     0.452     R23C20A.C1 to     R23C20A.F1 RAEBR00/C01/SLICE_27
ROUTE         4     0.625     R23C20A.F1 to     R23C20A.B0 RAEBR00/C01/N_78
CTOF_DEL    ---     0.452     R23C20A.B0 to     R23C20A.F0 RAEBR00/C01/SLICE_27
ROUTE         1     0.544     R23C20A.F0 to     R23C20D.D0 RAEBR00/C01/N_87
CTOF_DEL    ---     0.452     R23C20D.D0 to     R23C20D.F0 RAEBR00/C01/SLICE_24
ROUTE         1     1.254     R23C20D.F0 to     R24C20B.B0 RAEBR00/C01/N_23
CTOF_DEL    ---     0.452     R24C20B.B0 to     R24C20B.F0 RAEBR00/C01/SLICE_23
ROUTE         3     1.162     R24C20B.F0 to     R21C20D.A0 RAEBR00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 RAEBR00/C01/SLICE_21
ROUTE         1     1.283     R21C20D.F0 to     R22C18A.B0 RAEBR00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R22C18A.B0 to    R22C18A.FCO RAEBR00/C01/SLICE_15
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI RAEBR00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO RAEBR00/C01/SLICE_14
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI RAEBR00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO RAEBR00/C01/SLICE_13
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI RAEBR00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO RAEBR00/C01/SLICE_12
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI RAEBR00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO RAEBR00/C01/SLICE_11
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI RAEBR00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO RAEBR00/C01/SLICE_10
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI RAEBR00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO RAEBR00/C01/SLICE_9
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI RAEBR00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C19D.FCI to    R22C19D.FCO RAEBR00/C01/SLICE_8
ROUTE         1     0.000    R22C19D.FCO to    R22C20A.FCI RAEBR00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C20A.FCI to    R22C20A.FCO RAEBR00/C01/SLICE_7
ROUTE         1     0.000    R22C20A.FCO to    R22C20B.FCI RAEBR00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C20B.FCI to    R22C20B.FCO RAEBR00/C01/SLICE_6
ROUTE         1     0.000    R22C20B.FCO to    R22C20C.FCI RAEBR00/C01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R22C20C.FCI to     R22C20C.F0 RAEBR00/C01/SLICE_5
ROUTE         1     0.000     R22C20C.F0 to    R22C20C.DI0 RAEBR00/C01/sdiv_11[19] (to RAEBR00/clkaux)
                  --------
                   14.125   (44.7% logic, 55.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C18C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.496ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[20]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[20]  (to RAEBR00/clkaux +)

   Delay:              14.123ns  (45.0% logic, 55.0% route), 19 logic levels.

 Constraint Details:

     14.123ns physical path delay RAEBR00/C01/SLICE_5 to RAEBR00/C01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.496ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_5 to RAEBR00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R22C20C.CLK to     R22C20C.Q1 RAEBR00/C01/SLICE_5 (from RAEBR00/clkaux)
ROUTE         5     0.940     R22C20C.Q1 to     R23C20D.D1 RAEBR00/C01/sdiv[20]
CTOF_DEL    ---     0.452     R23C20D.D1 to     R23C20D.F1 RAEBR00/C01/SLICE_24
ROUTE         5     0.931     R23C20D.F1 to     R24C20A.B1 RAEBR00/C01/N_68
CTOF_DEL    ---     0.452     R24C20A.B1 to     R24C20A.F1 RAEBR00/C01/SLICE_20
ROUTE         6     1.570     R24C20A.F1 to     R23C20C.A1 RAEBR00/C01/N_75
CTOF_DEL    ---     0.452     R23C20C.A1 to     R23C20C.F1 RAEBR00/C01/SLICE_35
ROUTE         1     1.223     R23C20C.F1 to     R24C20C.A1 RAEBR00/C01/N_59
CTOF_DEL    ---     0.452     R24C20C.A1 to     R24C20C.F1 RAEBR00/C01/SLICE_25
ROUTE         1     0.384     R24C20C.F1 to     R24C20C.C0 RAEBR00/C01/N_18
CTOF_DEL    ---     0.452     R24C20C.C0 to     R24C20C.F0 RAEBR00/C01/SLICE_25
ROUTE         1     0.269     R24C20C.F0 to     R24C20B.D0 RAEBR00/C01/un1_oscout73_i_i_o2_0
CTOF_DEL    ---     0.452     R24C20B.D0 to     R24C20B.F0 RAEBR00/C01/SLICE_23
ROUTE         3     1.162     R24C20B.F0 to     R21C20D.A0 RAEBR00/C01/un1_oscout73_i_i_o2_4
CTOF_DEL    ---     0.452     R21C20D.A0 to     R21C20D.F0 RAEBR00/C01/SLICE_21
ROUTE         1     1.283     R21C20D.F0 to     R22C18A.B0 RAEBR00/C01/N_5_i
C0TOFCO_DE  ---     0.905     R22C18A.B0 to    R22C18A.FCO RAEBR00/C01/SLICE_15
ROUTE         1     0.000    R22C18A.FCO to    R22C18B.FCI RAEBR00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R22C18B.FCI to    R22C18B.FCO RAEBR00/C01/SLICE_14
ROUTE         1     0.000    R22C18B.FCO to    R22C18C.FCI RAEBR00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R22C18C.FCI to    R22C18C.FCO RAEBR00/C01/SLICE_13
ROUTE         1     0.000    R22C18C.FCO to    R22C18D.FCI RAEBR00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R22C18D.FCI to    R22C18D.FCO RAEBR00/C01/SLICE_12
ROUTE         1     0.000    R22C18D.FCO to    R22C19A.FCI RAEBR00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R22C19A.FCI to    R22C19A.FCO RAEBR00/C01/SLICE_11
ROUTE         1     0.000    R22C19A.FCO to    R22C19B.FCI RAEBR00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R22C19B.FCI to    R22C19B.FCO RAEBR00/C01/SLICE_10
ROUTE         1     0.000    R22C19B.FCO to    R22C19C.FCI RAEBR00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R22C19C.FCI to    R22C19C.FCO RAEBR00/C01/SLICE_9
ROUTE         1     0.000    R22C19C.FCO to    R22C19D.FCI RAEBR00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R22C19D.FCI to    R22C19D.FCO RAEBR00/C01/SLICE_8
ROUTE         1     0.000    R22C19D.FCO to    R22C20A.FCI RAEBR00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R22C20A.FCI to    R22C20A.FCO RAEBR00/C01/SLICE_7
ROUTE         1     0.000    R22C20A.FCO to    R22C20B.FCI RAEBR00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R22C20B.FCI to    R22C20B.FCO RAEBR00/C01/SLICE_6
ROUTE         1     0.000    R22C20B.FCO to    R22C20C.FCI RAEBR00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R22C20C.FCI to     R22C20C.F1 RAEBR00/C01/SLICE_5
ROUTE         1     0.000     R22C20C.F1 to    R22C20C.DI1 RAEBR00/C01/sdiv_11[20] (to RAEBR00/clkaux)
                  --------
                   14.123   (45.0% logic, 55.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.729        OSC.OSC to    R22C20C.CLK RAEBR00/clkaux
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:   69.343MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RAEBR00/clkaux" 2.080000 |             |             |
MHz ;                                   |    2.080 MHz|   69.343 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RAEBR00/C01/SLICE_16.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: RAEBR00/clkaux   Source: RAEBR00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "RAEBR00/clkaux" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6840 paths, 1 nets, and 232 connections (77.08% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Tue May 24 09:23:46 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ramEBR00_ramEBR0.twr -gui ramEBR00_ramEBR0.ncd ramEBR00_ramEBR0.prf 
Design file:     ramebr00_ramebr0.ncd
Preference file: ramebr00_ramebr0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "RAEBR00/clkaux" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "RAEBR00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[10]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[10]  (to RAEBR00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RAEBR00/C01/SLICE_10 to RAEBR00/C01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_10 to RAEBR00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C19B.CLK to     R22C19B.Q1 RAEBR00/C01/SLICE_10 (from RAEBR00/clkaux)
ROUTE         2     0.132     R22C19B.Q1 to     R22C19B.A1 RAEBR00/C01/sdiv[10]
CTOF_DEL    ---     0.101     R22C19B.A1 to     R22C19B.F1 RAEBR00/C01/SLICE_10
ROUTE         1     0.000     R22C19B.F1 to    R22C19B.DI1 RAEBR00/C01/sdiv_11[10] (to RAEBR00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19B.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19B.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[11]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[11]  (to RAEBR00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RAEBR00/C01/SLICE_9 to RAEBR00/C01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_9 to RAEBR00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C19C.CLK to     R22C19C.Q0 RAEBR00/C01/SLICE_9 (from RAEBR00/clkaux)
ROUTE         2     0.132     R22C19C.Q0 to     R22C19C.A0 RAEBR00/C01/sdiv[11]
CTOF_DEL    ---     0.101     R22C19C.A0 to     R22C19C.F0 RAEBR00/C01/SLICE_9
ROUTE         1     0.000     R22C19C.F0 to    R22C19C.DI0 RAEBR00/C01/sdiv_11[11] (to RAEBR00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19C.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19C.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[3]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[3]  (to RAEBR00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_13 to RAEBR00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18C.CLK to     R22C18C.Q0 RAEBR00/C01/SLICE_13 (from RAEBR00/clkaux)
ROUTE         2     0.132     R22C18C.Q0 to     R22C18C.A0 RAEBR00/C01/sdiv[3]
CTOF_DEL    ---     0.101     R22C18C.A0 to     R22C18C.F0 RAEBR00/C01/SLICE_13
ROUTE         1     0.000     R22C18C.F0 to    R22C18C.DI0 RAEBR00/C01/sdiv_11[3] (to RAEBR00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18C.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18C.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[1]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[1]  (to RAEBR00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RAEBR00/C01/SLICE_14 to RAEBR00/C01/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_14 to RAEBR00/C01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18B.CLK to     R22C18B.Q0 RAEBR00/C01/SLICE_14 (from RAEBR00/clkaux)
ROUTE         2     0.132     R22C18B.Q0 to     R22C18B.A0 RAEBR00/C01/sdiv[1]
CTOF_DEL    ---     0.101     R22C18B.A0 to     R22C18B.F0 RAEBR00/C01/SLICE_14
ROUTE         1     0.000     R22C18B.F0 to    R22C18B.DI0 RAEBR00/C01/sdiv_11[1] (to RAEBR00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18B.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18B.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[2]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[2]  (to RAEBR00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RAEBR00/C01/SLICE_14 to RAEBR00/C01/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_14 to RAEBR00/C01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18B.CLK to     R22C18B.Q1 RAEBR00/C01/SLICE_14 (from RAEBR00/clkaux)
ROUTE         2     0.132     R22C18B.Q1 to     R22C18B.A1 RAEBR00/C01/sdiv[2]
CTOF_DEL    ---     0.101     R22C18B.A1 to     R22C18B.F1 RAEBR00/C01/SLICE_14
ROUTE         1     0.000     R22C18B.F1 to    R22C18B.DI1 RAEBR00/C01/sdiv_11[2] (to RAEBR00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18B.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18B.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[16]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[16]  (to RAEBR00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RAEBR00/C01/SLICE_7 to RAEBR00/C01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_7 to RAEBR00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C20A.CLK to     R22C20A.Q1 RAEBR00/C01/SLICE_7 (from RAEBR00/clkaux)
ROUTE         5     0.132     R22C20A.Q1 to     R22C20A.A1 RAEBR00/C01/sdiv[16]
CTOF_DEL    ---     0.101     R22C20A.A1 to     R22C20A.F1 RAEBR00/C01/SLICE_7
ROUTE         1     0.000     R22C20A.F1 to    R22C20A.DI1 RAEBR00/C01/sdiv_11[16] (to RAEBR00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C20A.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C20A.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[14]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[14]  (to RAEBR00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RAEBR00/C01/SLICE_8 to RAEBR00/C01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_8 to RAEBR00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C19D.CLK to     R22C19D.Q1 RAEBR00/C01/SLICE_8 (from RAEBR00/clkaux)
ROUTE         4     0.132     R22C19D.Q1 to     R22C19D.A1 RAEBR00/C01/sdiv[14]
CTOF_DEL    ---     0.101     R22C19D.A1 to     R22C19D.F1 RAEBR00/C01/SLICE_8
ROUTE         1     0.000     R22C19D.F1 to    R22C19D.DI1 RAEBR00/C01/sdiv_11[14] (to RAEBR00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19D.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19D.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[6]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[6]  (to RAEBR00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RAEBR00/C01/SLICE_12 to RAEBR00/C01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_12 to RAEBR00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C18D.CLK to     R22C18D.Q1 RAEBR00/C01/SLICE_12 (from RAEBR00/clkaux)
ROUTE         2     0.132     R22C18D.Q1 to     R22C18D.A1 RAEBR00/C01/sdiv[6]
CTOF_DEL    ---     0.101     R22C18D.A1 to     R22C18D.F1 RAEBR00/C01/SLICE_12
ROUTE         1     0.000     R22C18D.F1 to    R22C18D.DI1 RAEBR00/C01/sdiv_11[6] (to RAEBR00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18D.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C18D.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[9]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[9]  (to RAEBR00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RAEBR00/C01/SLICE_10 to RAEBR00/C01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_10 to RAEBR00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C19B.CLK to     R22C19B.Q0 RAEBR00/C01/SLICE_10 (from RAEBR00/clkaux)
ROUTE         2     0.132     R22C19B.Q0 to     R22C19B.A0 RAEBR00/C01/sdiv[9]
CTOF_DEL    ---     0.101     R22C19B.A0 to     R22C19B.F0 RAEBR00/C01/SLICE_10
ROUTE         1     0.000     R22C19B.F0 to    R22C19B.DI0 RAEBR00/C01/sdiv_11[9] (to RAEBR00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19B.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19B.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RAEBR00/C01/sdiv[7]  (from RAEBR00/clkaux +)
   Destination:    FF         Data in        RAEBR00/C01/sdiv[7]  (to RAEBR00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay RAEBR00/C01/SLICE_11 to RAEBR00/C01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path RAEBR00/C01/SLICE_11 to RAEBR00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C19A.CLK to     R22C19A.Q0 RAEBR00/C01/SLICE_11 (from RAEBR00/clkaux)
ROUTE         2     0.132     R22C19A.Q0 to     R22C19A.A0 RAEBR00/C01/sdiv[7]
CTOF_DEL    ---     0.101     R22C19A.A0 to     R22C19A.F0 RAEBR00/C01/SLICE_11
ROUTE         1     0.000     R22C19A.F0 to    R22C19A.DI0 RAEBR00/C01/sdiv_11[7] (to RAEBR00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19A.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RAEBR00/C00/OSCInst0 to RAEBR00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C19A.CLK RAEBR00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "RAEBR00/clkaux" 2.080000 |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: RAEBR00/C01/SLICE_16.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: RAEBR00/clkaux   Source: RAEBR00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "RAEBR00/clkaux" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6840 paths, 1 nets, and 232 connections (77.08% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
