$comment
	File created using the following command:
		vcd file PROJETO.msim.vcd -direction
$end
$date
	Fri Jun 05 11:36:09 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module controlunit_vhd_vec_tst $end
$var wire 1 ! ALUOp [3] $end
$var wire 1 " ALUOp [2] $end
$var wire 1 # ALUOp [1] $end
$var wire 1 $ ALUOp [0] $end
$var wire 1 % ALUSrc $end
$var wire 1 & clk $end
$var wire 1 ' EnPc $end
$var wire 1 ( func [3] $end
$var wire 1 ) func [2] $end
$var wire 1 * func [1] $end
$var wire 1 + func [0] $end
$var wire 1 , MemtoReg $end
$var wire 1 - MemWr $end
$var wire 1 . opcode [2] $end
$var wire 1 / opcode [1] $end
$var wire 1 0 opcode [0] $end
$var wire 1 1 RegDst $end
$var wire 1 2 RegWr $end
$var wire 1 3 reset $end
$var wire 1 4 RI $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var wire 1 8 devoe $end
$var wire 1 9 devclrn $end
$var wire 1 : devpor $end
$var wire 1 ; ww_devoe $end
$var wire 1 < ww_devclrn $end
$var wire 1 = ww_devpor $end
$var wire 1 > ww_clk $end
$var wire 1 ? ww_reset $end
$var wire 1 @ ww_func [3] $end
$var wire 1 A ww_func [2] $end
$var wire 1 B ww_func [1] $end
$var wire 1 C ww_func [0] $end
$var wire 1 D ww_opcode [2] $end
$var wire 1 E ww_opcode [1] $end
$var wire 1 F ww_opcode [0] $end
$var wire 1 G ww_EnPc $end
$var wire 1 H ww_RegWr $end
$var wire 1 I ww_RI $end
$var wire 1 J ww_RegDst $end
$var wire 1 K ww_MemWr $end
$var wire 1 L ww_MemtoReg $end
$var wire 1 M ww_ALUSrc $end
$var wire 1 N ww_ALUOp [3] $end
$var wire 1 O ww_ALUOp [2] $end
$var wire 1 P ww_ALUOp [1] $end
$var wire 1 Q ww_ALUOp [0] $end
$var wire 1 R \Selector13~0clkctrl_INCLK_bus\ [3] $end
$var wire 1 S \Selector13~0clkctrl_INCLK_bus\ [2] $end
$var wire 1 T \Selector13~0clkctrl_INCLK_bus\ [1] $end
$var wire 1 U \Selector13~0clkctrl_INCLK_bus\ [0] $end
$var wire 1 V \Selector7~1clkctrl_INCLK_bus\ [3] $end
$var wire 1 W \Selector7~1clkctrl_INCLK_bus\ [2] $end
$var wire 1 X \Selector7~1clkctrl_INCLK_bus\ [1] $end
$var wire 1 Y \Selector7~1clkctrl_INCLK_bus\ [0] $end
$var wire 1 Z \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 [ \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 \ \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ] \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 ^ \EnPc~output_o\ $end
$var wire 1 _ \RegWr~output_o\ $end
$var wire 1 ` \RI~output_o\ $end
$var wire 1 a \RegDst~output_o\ $end
$var wire 1 b \MemWr~output_o\ $end
$var wire 1 c \MemtoReg~output_o\ $end
$var wire 1 d \ALUSrc~output_o\ $end
$var wire 1 e \ALUOp[0]~output_o\ $end
$var wire 1 f \ALUOp[1]~output_o\ $end
$var wire 1 g \ALUOp[2]~output_o\ $end
$var wire 1 h \ALUOp[3]~output_o\ $end
$var wire 1 i \clk~input_o\ $end
$var wire 1 j \clk~inputclkctrl_outclk\ $end
$var wire 1 k \reset~input_o\ $end
$var wire 1 l \f_state.ResT~0_combout\ $end
$var wire 1 m \f_state.ResT~q\ $end
$var wire 1 n \opcode[0]~input_o\ $end
$var wire 1 o \opcode[2]~input_o\ $end
$var wire 1 p \opcode[1]~input_o\ $end
$var wire 1 q \Selector13~0_combout\ $end
$var wire 1 r \Selector13~0clkctrl_outclk\ $end
$var wire 1 s \reg_fstate.Decode_325~combout\ $end
$var wire 1 t \f_state~12_combout\ $end
$var wire 1 u \f_state.Decode~q\ $end
$var wire 1 v \reg_fstate.Execute_308~combout\ $end
$var wire 1 w \f_state~11_combout\ $end
$var wire 1 x \f_state.Execute~q\ $end
$var wire 1 y \comb~3_combout\ $end
$var wire 1 z \comb~2_combout\ $end
$var wire 1 { \reg_fstate.WriteMem_277~combout\ $end
$var wire 1 | \f_state~10_combout\ $end
$var wire 1 } \f_state.WriteMem~q\ $end
$var wire 1 ~ \comb~1_combout\ $end
$var wire 1 !! \comb~0_combout\ $end
$var wire 1 "! \reg_fstate.RegUpdate_291~combout\ $end
$var wire 1 #! \f_state~9_combout\ $end
$var wire 1 $! \f_state.RegUpdate~q\ $end
$var wire 1 %! \WideOr4~combout\ $end
$var wire 1 &! \reg_fstate.Fetch_342~combout\ $end
$var wire 1 '! \f_state~8_combout\ $end
$var wire 1 (! \f_state.Fetch~q\ $end
$var wire 1 )! \WideOr0~0_combout\ $end
$var wire 1 *! \EnPc$latch~combout\ $end
$var wire 1 +! \WideOr4~0_combout\ $end
$var wire 1 ,! \RegWr$latch~combout\ $end
$var wire 1 -! \Selector17~0_combout\ $end
$var wire 1 .! \Selector17~1_combout\ $end
$var wire 1 /! \RegDst$latch~combout\ $end
$var wire 1 0! \Selector16~0_combout\ $end
$var wire 1 1! \Selector16~1_combout\ $end
$var wire 1 2! \MemWr$latch~combout\ $end
$var wire 1 3! \Equal2~0_combout\ $end
$var wire 1 4! \Selector0~0_combout\ $end
$var wire 1 5! \Selector14~0_combout\ $end
$var wire 1 6! \Selector14~1_combout\ $end
$var wire 1 7! \ALUSrc$latch~combout\ $end
$var wire 1 8! \Selector7~0_combout\ $end
$var wire 1 9! \Selector7~1_combout\ $end
$var wire 1 :! \Selector7~1clkctrl_outclk\ $end
$var wire 1 ;! \func[0]~input_o\ $end
$var wire 1 <! \Selector5~0_combout\ $end
$var wire 1 =! \Selector5~1_combout\ $end
$var wire 1 >! \ALUOp[0]$latch~combout\ $end
$var wire 1 ?! \func[1]~input_o\ $end
$var wire 1 @! \Selector4~0_combout\ $end
$var wire 1 A! \ALUOp[1]$latch~combout\ $end
$var wire 1 B! \func[2]~input_o\ $end
$var wire 1 C! \Selector3~0_combout\ $end
$var wire 1 D! \ALUOp[2]$latch~combout\ $end
$var wire 1 E! \func[3]~input_o\ $end
$var wire 1 F! \Selector2~0_combout\ $end
$var wire 1 G! \ALUOp[3]$latch~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0&
0'
0,
0-
01
02
03
04
05
16
x7
18
19
1:
1;
1<
1=
0>
0?
0G
0H
0I
0J
0K
0L
0M
0^
0_
0`
0a
0b
0c
0d
xe
xf
xg
xh
0i
0j
0k
1l
0m
1n
0o
0p
1q
1r
0s
0t
0u
0v
0w
0x
1y
0z
0{
0|
0}
1~
0!!
0"!
0#!
0$!
1%!
1&!
1'!
0(!
1)!
0*!
0+!
0,!
0-!
1.!
0/!
10!
11!
02!
13!
04!
15!
16!
07!
08!
09!
0:!
0;!
1<!
0=!
x>!
0?!
0@!
xA!
0B!
0C!
xD!
0E!
0F!
xG!
0(
0)
0*
0+
0.
0/
10
0@
0A
0B
0C
0D
0E
1F
xN
xO
xP
xQ
1Z
1[
1\
0]
1R
1S
1T
1U
1V
1W
1X
0Y
x!
x"
x#
x$
$end
#25000
1&
1>
1i
1]
1m
0%!
0)!
1+!
0.!
1j
0&!
1(!
0'!
1s
1)!
01!
06!
1*!
1t
1^
1`
1G
1I
1'
14
#50000
0&
0>
0i
0]
0j
#60000
13
1?
1k
0l
0t
#75000
1&
1>
1i
1]
0m
1%!
0+!
1.!
1j
1&!
0(!
0s
0*!
11!
16!
0^
0`
0G
0I
0'
04
#100000
0&
0>
0i
0]
0j
#125000
1&
1>
1i
1]
1j
#150000
0&
0>
0i
0]
0j
#175000
1&
1>
1i
1]
1j
#200000
0&
03
0>
0?
0k
0i
0]
1l
1'!
0j
#225000
1&
1>
1i
1]
1m
0%!
0)!
1+!
0.!
1j
0&!
1(!
0'!
1s
1)!
01!
06!
1*!
1t
1^
1`
1G
1I
1'
14
#250000
0&
0>
0i
0]
0j
#275000
1&
1>
1i
1]
1u
1v
1j
1w
0(!
0s
0)!
0*!
0t
0^
0`
0G
0I
0'
04
#300000
0&
0>
0i
0]
0j
#325000
1&
1>
1i
1]
0u
1x
0~
1!!
18!
0v
16!
1j
0w
19!
1"!
1Y
1#!
1:!
0>!
0A!
0D!
0G!
0h
0g
0f
0e
0N
0O
0P
0Q
0$
0#
0"
0!
#350000
0&
0>
0i
0]
0j
#375000
1&
1>
1i
1]
0x
1~
0!!
11!
08!
1j
09!
0"!
1$!
0Y
0#!
1%!
0+!
00!
06!
0:!
01!
1,!
1&!
1'!
1_
1H
12
#400000
0&
0>
0i
0]
0j
#425000
1&
1>
1i
1]
1j
0$!
1(!
1s
1)!
0%!
1+!
0,!
10!
0&!
1*!
1t
0'!
0_
0H
1^
1`
02
1G
1I
1'
14
#450000
0&
0>
0i
0]
0j
#475000
1&
1>
1i
1]
1u
1v
1j
1w
0(!
0s
0)!
0*!
0t
0^
0`
0G
0I
0'
04
#500000
0&
0>
0i
0]
0j
#525000
1&
1>
1i
1]
0u
1x
0~
1!!
18!
0v
16!
1j
0w
19!
1"!
1Y
1#!
1:!
#550000
0&
0>
0i
0]
0j
#575000
1&
1>
1i
1]
0x
1~
0!!
11!
08!
1j
09!
0"!
1$!
0Y
0#!
1%!
0+!
00!
06!
0:!
01!
1,!
1&!
1'!
1_
1H
12
#600000
0&
0>
0i
0]
0j
#625000
1&
1>
1i
1]
1j
0$!
1(!
1s
1)!
0%!
1+!
0,!
10!
0&!
1*!
1t
0'!
0_
0H
1^
1`
02
1G
1I
1'
14
#650000
0&
0>
0i
0]
0j
#675000
1&
1>
1i
1]
1u
1v
1j
1w
0(!
0s
0)!
0*!
0t
0^
0`
0G
0I
0'
04
#700000
0&
0>
0i
0]
0j
#725000
1&
1>
1i
1]
0u
1x
0~
1!!
18!
0v
16!
1j
0w
19!
1"!
1Y
1#!
1:!
#750000
0&
0>
0i
0]
0j
#775000
1&
1>
1i
1]
0x
1~
0!!
11!
08!
1j
09!
0"!
1$!
0Y
0#!
1%!
0+!
00!
06!
0:!
01!
1,!
1&!
1'!
1_
1H
12
#800000
0&
0>
0i
0]
0j
#825000
1&
1>
1i
1]
1j
0$!
1(!
1s
1)!
0%!
1+!
0,!
10!
0&!
1*!
1t
0'!
0_
0H
1^
1`
02
1G
1I
1'
14
#850000
0&
0>
0i
0]
0j
#875000
1&
1>
1i
1]
1u
1v
1j
1w
0(!
0s
0)!
0*!
0t
0^
0`
0G
0I
0'
04
#900000
0&
0>
0i
0]
0j
#925000
1&
1>
1i
1]
0u
1x
0~
1!!
18!
0v
16!
1j
0w
19!
1"!
1Y
1#!
1:!
#950000
0&
0>
0i
0]
0j
#975000
1&
1>
1i
1]
0x
1~
0!!
11!
08!
1j
09!
0"!
1$!
0Y
0#!
1%!
0+!
00!
06!
0:!
01!
1,!
1&!
1'!
1_
1H
12
#1000000
