Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Mar 20 10:42:54 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LSTM_Unit_timing_summary_routed.rpt -pb LSTM_Unit_timing_summary_routed.pb -rpx LSTM_Unit_timing_summary_routed.rpx -warn_on_violation
| Design       : LSTM_Unit
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finish_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            finish
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.160ns  (logic 3.113ns (60.335%)  route 2.047ns (39.665%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDSE                         0.000     0.000 r  finish_reg/C
    SLICE_X0Y2           FDSE (Prop_fdse_C_Q)         0.456     0.456 r  finish_reg/Q
                         net (fo=4, routed)           2.047     2.503    finish_OBUF
    U12                  OBUF (Prop_obuf_I_O)         2.657     5.160 r  finish_OBUF_inst/O
                         net (fo=0)                   0.000     5.160    finish
    U12                                                               r  finish (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            enable_cell_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.727ns  (logic 1.094ns (40.098%)  route 1.634ns (59.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.040    rst_n_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.164 r  enable_input_i_1/O
                         net (fo=6, routed)           0.564     2.727    enable_input_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  enable_cell_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            enable_input_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.727ns  (logic 1.094ns (40.098%)  route 1.634ns (59.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.040    rst_n_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.164 r  enable_input_i_1/O
                         net (fo=6, routed)           0.564     2.727    enable_input_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  enable_input_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            enable_output_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.727ns  (logic 1.094ns (40.098%)  route 1.634ns (59.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.040    rst_n_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.164 r  enable_input_i_1/O
                         net (fo=6, routed)           0.564     2.727    enable_input_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  enable_output_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            finish_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.727ns  (logic 1.094ns (40.098%)  route 1.634ns (59.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.040    rst_n_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.164 r  enable_input_i_1/O
                         net (fo=6, routed)           0.564     2.727    enable_input_i_1_n_0
    SLICE_X0Y2           FDSE                                         r  finish_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            init_n_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.727ns  (logic 1.094ns (40.098%)  route 1.634ns (59.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.040    rst_n_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.164 r  enable_input_i_1/O
                         net (fo=6, routed)           0.564     2.727    enable_input_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  init_n_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            enable_recurrent_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.723ns  (logic 1.094ns (40.162%)  route 1.629ns (59.838%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    T10                  IBUF (Prop_ibuf_I_O)         0.970     0.970 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.040    rst_n_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.124     2.164 r  enable_input_i_1/O
                         net (fo=6, routed)           0.560     2.723    enable_input_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  enable_recurrent_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            enable_output_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.708ns  (logic 0.608ns (35.592%)  route 1.100ns (64.408%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  enable_input_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  enable_input_reg/Q
                         net (fo=6, routed)           1.100     1.556    enable_input_reg_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.152     1.708 r  enable_output_i_1/O
                         net (fo=1, routed)           0.000     1.708    enable_output_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  enable_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            enable_cell_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.680ns  (logic 0.580ns (34.519%)  route 1.100ns (65.481%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  enable_input_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  enable_input_reg/Q
                         net (fo=6, routed)           1.100     1.556    enable_input_reg_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.124     1.680 r  enable_cell_i_1/O
                         net (fo=1, routed)           0.000     1.680    enable_cell_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  enable_cell_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            enable_input_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.673ns  (logic 0.580ns (34.668%)  route 1.093ns (65.332%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  enable_input_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  enable_input_reg/Q
                         net (fo=6, routed)           1.093     1.549    enable_input_reg_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I4_O)        0.124     1.673 r  enable_input_i_2/O
                         net (fo=1, routed)           0.000     1.673    enable_input_i_2_n_0
    SLICE_X0Y2           FDRE                                         r  enable_input_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable_output_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            enable_input_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.227ns (70.751%)  route 0.094ns (29.249%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  enable_output_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  enable_output_reg/Q
                         net (fo=3, routed)           0.094     0.222    enable_output_reg_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.099     0.321 r  enable_input_i_2/O
                         net (fo=1, routed)           0.000     0.321    enable_input_i_2_n_0
    SLICE_X0Y2           FDRE                                         r  enable_input_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_recurrent_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            enable_cell_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  enable_recurrent_reg/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enable_recurrent_reg/Q
                         net (fo=6, routed)           0.141     0.282    enable_recurrent_reg_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I2_O)        0.045     0.327 r  enable_cell_i_1/O
                         net (fo=1, routed)           0.000     0.327    enable_cell_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  enable_cell_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_recurrent_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            enable_output_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  enable_recurrent_reg/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enable_recurrent_reg/Q
                         net (fo=6, routed)           0.141     0.282    enable_recurrent_reg_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.048     0.330 r  enable_output_i_1/O
                         net (fo=1, routed)           0.000     0.330    enable_output_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  enable_output_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            enable_recurrent_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.717%)  route 0.148ns (44.283%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  enable_input_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enable_input_reg/Q
                         net (fo=6, routed)           0.148     0.289    enable_input_reg_n_0
    SLICE_X1Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.334 r  enable_recurrent_i_1/O
                         net (fo=1, routed)           0.000     0.334    enable_recurrent_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  enable_recurrent_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_cell_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.406%)  route 0.156ns (45.594%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  enable_cell_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enable_cell_reg/Q
                         net (fo=5, routed)           0.156     0.297    enable_cell_reg_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.045     0.342 r  finish_i_1/O
                         net (fo=1, routed)           0.000     0.342    finish_i_1_n_0
    SLICE_X0Y2           FDSE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_cell_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            init_n_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.223%)  route 0.157ns (45.777%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  enable_cell_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enable_cell_reg/Q
                         net (fo=5, routed)           0.157     0.298    enable_cell_reg_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I0_O)        0.045     0.343 r  init_n_i_1/O
                         net (fo=1, routed)           0.000     0.343    init_n_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  init_n_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            enable_recurrent_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.240ns (28.934%)  route 0.589ns (71.066%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R10                  IBUF (Prop_ibuf_I_O)         0.195     0.195 f  enable_IBUF_inst/O
                         net (fo=1, routed)           0.391     0.586    enable_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     0.631 r  enable_input_i_1/O
                         net (fo=6, routed)           0.198     0.828    enable_input_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  enable_recurrent_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            enable_cell_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.832ns  (logic 0.240ns (28.783%)  route 0.593ns (71.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R10                  IBUF (Prop_ibuf_I_O)         0.195     0.195 f  enable_IBUF_inst/O
                         net (fo=1, routed)           0.391     0.586    enable_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     0.631 r  enable_input_i_1/O
                         net (fo=6, routed)           0.202     0.832    enable_input_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  enable_cell_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            enable_input_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.832ns  (logic 0.240ns (28.783%)  route 0.593ns (71.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R10                  IBUF (Prop_ibuf_I_O)         0.195     0.195 f  enable_IBUF_inst/O
                         net (fo=1, routed)           0.391     0.586    enable_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     0.631 r  enable_input_i_1/O
                         net (fo=6, routed)           0.202     0.832    enable_input_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  enable_input_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            enable_output_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.832ns  (logic 0.240ns (28.783%)  route 0.593ns (71.217%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R10                  IBUF (Prop_ibuf_I_O)         0.195     0.195 f  enable_IBUF_inst/O
                         net (fo=1, routed)           0.391     0.586    enable_IBUF
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.045     0.631 r  enable_input_i_1/O
                         net (fo=6, routed)           0.202     0.832    enable_input_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  enable_output_reg/R
  -------------------------------------------------------------------    -------------------





