Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,18
design__inferred_latch__count,0
design__instance__count,11013
design__instance__area,126685
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.006217162124812603
power__switching__total,0.007540714927017689
power__leakage__total,0.0000052415698519325815
power__total,0.013763118535280228
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2663470075436326
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26324321245705795
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11337511805834422
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.842480553610507
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.113375
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.754908
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.28245670490903996
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27559647011240673
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6318745705518442
timing__setup__ws__corner:nom_slow_1p08V_125C,10.868086294085431
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.631875
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.868086
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2725952596362088
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.267273766239649
timing__hold__ws__corner:nom_typ_1p20V_25C,0.307928136149762
timing__setup__ws__corner:nom_typ_1p20V_25C,14.125360836370996
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.307928
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.125360
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2663470075436326
clock__skew__worst_setup,0.26324321245705795
timing__hold__ws,0.11337511805834422
timing__setup__ws,10.868086294085431
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113375
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.868086
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,3538
design__instance__area__stdcell,50297
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.397024
design__instance__utilization__stdcell,0.397024
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:inverter,110
design__instance__area__class:inverter,665.885
design__instance__count__class:sequential_cell,203
design__instance__area__class:sequential_cell,10113.5
design__instance__count__class:multi_input_combinational_cell,2613
design__instance__area__class:multi_input_combinational_cell,27992.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,559
design__instance__area__class:timing_repair_buffer,10440.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,90915
design__violations,0
design__instance__count__class:clock_buffer,43
design__instance__area__class:clock_buffer,1014.25
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,292
global_route__vias,24099
global_route__wirelength,146897
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3542
route__net__special,2
route__drc_errors__iter:0,936
route__wirelength__iter:0,101271
route__drc_errors__iter:1,345
route__wirelength__iter:1,100580
route__drc_errors__iter:2,339
route__wirelength__iter:2,100378
route__drc_errors__iter:3,0
route__wirelength__iter:3,100304
route__drc_errors,0
route__wirelength,100304
route__vias,22093
route__vias__singlecut,22093
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,536.38
design__instance__count__class:fill_cell,7475
design__instance__area__class:fill_cell,76388.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,22
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,22
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,22
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,22
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19214
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19947
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0078566
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00820828
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000502087
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00820828
design_powergrid__voltage__worst,0.00820828
design_powergrid__voltage__worst__net:VPWR,1.19214
design_powergrid__drop__worst,0.00820828
design_powergrid__drop__worst__net:VPWR,0.0078566
design_powergrid__voltage__worst__net:VGND,0.00820828
design_powergrid__drop__worst__net:VGND,0.00820828
ir__voltage__worst,1.189999999999999946709294817992486059665679931640625
ir__drop__avg,0.000527000000000000016174561690007749348296783864498138427734375
ir__drop__worst,0.00786000000000000066668892628740650252439081668853759765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
