;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 0
	MOV 1, 5
	DAT #210, #60
	SPL 12, #10
	SPL 12, #10
	SLT 210, -60
	MOV -1, <-26
	JMN 500, #2
	MOV -1, <-20
	CMP @121, 100
	JMN 500, #2
	SUB @121, 106
	JMN @12, #200
	CMP 210, 60
	CMP 210, 60
	ADD 30, 9
	JMN -1, @-20
	JMN -1, @-20
	MOV @0, @2
	ADD 0, @21
	CMP @127, 106
	JMN 500, #2
	SUB @121, 100
	MOV -7, <-20
	JMN 30, 9
	ADD 210, 60
	SUB @0, @2
	SLT 210, 60
	SUB @0, @2
	DAT #0, <402
	SPL 0, #402
	ADD 210, 60
	CMP @0, @2
	DAT #0, <402
	SLT 210, 60
	MOV 310, 10
	MOV 310, 10
	CMP @0, @2
	SUB @10, 2
	MOV -1, <-21
	MOV 310, 10
	MOV 310, 10
	DJN -1, @-20
	SLT 210, 60
	MOV 1, 5
