#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f54e682a10 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
P_000001f54e6ab110 .param/l "ADDR_WIDTH" 0 2 11, +C4<00000000000000000000000000001100>;
P_000001f54e6ab148 .param/l "DEPTH" 0 2 10, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001f54e6ab180 .param/l "WIDTH" 0 2 9, +C4<00000000000000000000000000010000>;
v000001f54e71b3a0_0 .var "addr_i", 11 0;
v000001f54e71bb20_0 .var "clk_i", 0 0;
v000001f54e71be40_0 .var/i "i", 31 0;
v000001f54e71b1c0_0 .net "rdata_o", 15 0, v000001f54e6b3f30_0;  1 drivers
v000001f54e71bd00_0 .net "ready_o", 0 0, v000001f54e6b3fd0_0;  1 drivers
v000001f54e71bf80_0 .var "rst_i", 0 0;
v000001f54e71b760_0 .var "valid_i", 0 0;
v000001f54e71b800_0 .var "wdata_i", 15 0;
v000001f54e71b260_0 .var "wr_rd_i", 0 0;
S_000001f54e682ba0 .scope task, "bd_read_memory" "bd_read_memory" 2 115, 2 115 0, S_000001f54e682a10;
 .timescale 0 0;
v000001f54e6a74d0_0 .var "num_loc", 12 0;
v000001f54e6a8620_0 .var "start_loc", 11 0;
TD_tb.bd_read_memory ;
    %load/vec4 v000001f54e6a8620_0;
    %pad/u 32;
    %load/vec4 v000001f54e6a74d0_0;
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %vpi_call 2 117 "$writememb", "image.bin", v000001f54e6b3e90, v000001f54e6a8620_0, S<0,vec4,u32> {1 0 0};
    %end;
S_000001f54e682d30 .scope task, "bd_write_memory" "bd_write_memory" 2 86, 2 86 0, S_000001f54e682a10;
 .timescale 0 0;
v000001f54e682fe0_0 .var "num_loc", 12 0;
v000001f54e837c20_0 .var "start_loc", 11 0;
TD_tb.bd_write_memory ;
    %load/vec4 v000001f54e837c20_0;
    %pad/u 32;
    %load/vec4 v000001f54e682fe0_0;
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %vpi_call 2 88 "$readmemh", "image.hex", v000001f54e6b3e90, v000001f54e837c20_0, S<0,vec4,u32> {1 0 0};
    %end;
S_000001f54e6b3b20 .scope module, "dut" "memory_handshake" 2 25, 3 1 0, S_000001f54e682a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 12 "addr_i";
    .port_info 3 /INPUT 16 "wdata_i";
    .port_info 4 /OUTPUT 16 "rdata_o";
    .port_info 5 /INPUT 1 "wr_rd_i";
    .port_info 6 /INPUT 1 "valid_i";
    .port_info 7 /OUTPUT 1 "ready_o";
P_000001f54e6c0f10 .param/l "ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000001100>;
P_000001f54e6c0f48 .param/l "DEPTH" 0 3 9, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001f54e6c0f80 .param/l "WIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
v000001f54e6b3cb0_0 .net "addr_i", 11 0, v000001f54e71b3a0_0;  1 drivers
v000001f54e6b3d50_0 .net "clk_i", 0 0, v000001f54e71bb20_0;  1 drivers
v000001f54e6b3df0_0 .var/i "i", 31 0;
v000001f54e6b3e90 .array "mem", 0 4095, 15 0;
v000001f54e6b3f30_0 .var "rdata_o", 15 0;
v000001f54e6b3fd0_0 .var "ready_o", 0 0;
v000001f54e6b4070_0 .net "rst_i", 0 0, v000001f54e71bf80_0;  1 drivers
v000001f54e6b4110_0 .net "valid_i", 0 0, v000001f54e71b760_0;  1 drivers
v000001f54e6b41b0_0 .net "wdata_i", 15 0, v000001f54e71b800_0;  1 drivers
v000001f54e6b4250_0 .net "wr_rd_i", 0 0, v000001f54e71b260_0;  1 drivers
E_000001f54e6ac6b0 .event posedge, v000001f54e6b3d50_0;
S_000001f54e6b42f0 .scope task, "fd_read_memory" "fd_read_memory" 2 92, 2 92 0, S_000001f54e682a10;
 .timescale 0 0;
v000001f54e6b4480_0 .var "num_loc", 12 0;
v000001f54e71b620_0 .var "start_loc", 11 0;
TD_tb.fd_read_memory ;
    %load/vec4 v000001f54e71b620_0;
    %pad/u 32;
    %store/vec4 v000001f54e71be40_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f54e71be40_0;
    %load/vec4 v000001f54e71b620_0;
    %pad/u 32;
    %load/vec4 v000001f54e6b4480_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %jmp/0xz T_2.1, 5;
    %wait E_000001f54e6ac6b0;
    %load/vec4 v000001f54e71be40_0;
    %pad/s 12;
    %store/vec4 v000001f54e71b3a0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f54e71b260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f54e71b760_0, 0, 1;
    %load/vec4 v000001f54e71be40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f54e71be40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %wait E_000001f54e6ac6b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f54e71b760_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001f54e71b3a0_0, 0, 12;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f54e71b800_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f54e71b260_0, 0, 1;
    %end;
S_000001f54e6b4520 .scope task, "fd_write_memory" "fd_write_memory" 2 63, 2 63 0, S_000001f54e682a10;
 .timescale 0 0;
v000001f54e71b6c0_0 .var "num_loc", 12 0;
v000001f54e71b580_0 .var "start_loc", 11 0;
E_000001f54e6abc30 .event anyedge, v000001f54e6b3fd0_0;
TD_tb.fd_write_memory ;
    %load/vec4 v000001f54e71b580_0;
    %pad/u 32;
    %store/vec4 v000001f54e71be40_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001f54e71be40_0;
    %load/vec4 v000001f54e71b580_0;
    %pad/u 32;
    %load/vec4 v000001f54e71b6c0_0;
    %pad/u 32;
    %add;
    %cmp/u;
    %jmp/0xz T_3.3, 5;
    %wait E_000001f54e6ac6b0;
    %load/vec4 v000001f54e71be40_0;
    %pad/s 12;
    %store/vec4 v000001f54e71b3a0_0, 0, 12;
    %vpi_func 2 69 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v000001f54e71b800_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f54e71b260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f54e71b760_0, 0, 1;
    %load/vec4 v000001f54e71be40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f54e71be40_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.4 ;
    %load/vec4 v000001f54e71bd00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.5, 6;
    %wait E_000001f54e6abc30;
    %jmp T_3.4;
T_3.5 ;
    %wait E_000001f54e6ac6b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f54e71b760_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001f54e71b3a0_0, 0, 12;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f54e71b800_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f54e71b260_0, 0, 1;
    %end;
    .scope S_000001f54e6b3b20;
T_4 ;
    %wait E_000001f54e6ac6b0;
    %load/vec4 v000001f54e6b4070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f54e6b3f30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f54e6b3fd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f54e6b3df0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f54e6b3df0_0;
    %pad/s 64;
    %cmpi/s 4096, 0, 64;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001f54e6b3df0_0;
    %store/vec4a v000001f54e6b3e90, 4, 0;
    %load/vec4 v000001f54e6b3df0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f54e6b3df0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f54e6b4110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f54e6b3fd0_0, 0, 1;
    %load/vec4 v000001f54e6b4250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v000001f54e6b41b0_0;
    %load/vec4 v000001f54e6b3cb0_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v000001f54e6b3e90, 4, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001f54e6b3cb0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001f54e6b3e90, 4;
    %store/vec4 v000001f54e6b3f30_0, 0, 16;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f54e6b3fd0_0, 0, 1;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f54e682a10;
T_5 ;
    %delay 5, 0;
    %load/vec4 v000001f54e71bb20_0;
    %inv;
    %store/vec4 v000001f54e71bb20_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f54e682a10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f54e71bb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f54e71bf80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f54e71bf80_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001f54e837c20_0, 0, 12;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v000001f54e682fe0_0, 0, 13;
    %fork TD_tb.bd_write_memory, S_000001f54e682d30;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001f54e6a8620_0, 0, 12;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v000001f54e6a74d0_0, 0, 13;
    %fork TD_tb.bd_read_memory, S_000001f54e682ba0;
    %join;
    %pushi/vec4 1024, 0, 12;
    %store/vec4 v000001f54e837c20_0, 0, 12;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v000001f54e682fe0_0, 0, 13;
    %fork TD_tb.bd_write_memory, S_000001f54e682d30;
    %join;
    %pushi/vec4 1024, 0, 12;
    %store/vec4 v000001f54e6a8620_0, 0, 12;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v000001f54e6a74d0_0, 0, 13;
    %fork TD_tb.bd_read_memory, S_000001f54e682ba0;
    %join;
    %pushi/vec4 2048, 0, 12;
    %store/vec4 v000001f54e837c20_0, 0, 12;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v000001f54e682fe0_0, 0, 13;
    %fork TD_tb.bd_write_memory, S_000001f54e682d30;
    %join;
    %pushi/vec4 2048, 0, 12;
    %store/vec4 v000001f54e6a8620_0, 0, 12;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v000001f54e6a74d0_0, 0, 13;
    %fork TD_tb.bd_read_memory, S_000001f54e682ba0;
    %join;
    %pushi/vec4 3072, 0, 12;
    %store/vec4 v000001f54e837c20_0, 0, 12;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v000001f54e682fe0_0, 0, 13;
    %fork TD_tb.bd_write_memory, S_000001f54e682d30;
    %join;
    %pushi/vec4 3072, 0, 12;
    %store/vec4 v000001f54e6a8620_0, 0, 12;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v000001f54e6a74d0_0, 0, 13;
    %fork TD_tb.bd_read_memory, S_000001f54e682ba0;
    %join;
    %delay 100, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001f54e682a10;
T_7 ;
    %vpi_call 2 122 "$dumpfile", "1.vcd" {0 0 0};
    %vpi_call 2 123 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_memory_backdoor_access.v";
    "memory_handshake.v";
