library ieee;
use ieee.std_logic_1164.all;

entity controlTREN is
	port(clk, estacion, alto, emergencia, direccion: in std_logic;
		  alto2, alto1, izquierda, derecha: out std_logic;
		  salida: out std_logic_vector(5 downto 0));
end entity;

architecture arqTREN of controlTREN is
		signal clkl: std_logic:='0';
		signal conteo2: std_logic:='0';
		signal conteo: std_logic_vector(3 downto 0);
	
	begin
		u1: entity work.DIVF(arqDIVF) port map(clk,clkl);
		u2: entity work.STATES(arqSTATES) port map(clkl, estacion, alto, 
			 emergencia, direccion, alto2, alto1, izquierda, derecha, conteo2);
		u3: entity work.CONT(arqCONT) port map(conteo2, direccion, conteo);
		u4: entity work.SS7(arqSS7) port map(conteo, salida);
end architecture;