# HardSimCpp

## Introduction
`HardSimCpp` is a C++ simulation framework designed for modeling and verifying hardware components such as CPUs, circuits, and finite state machines (FSMs). The framework provides a modular and extensible architecture, making it easy to add new components and verification modules.

## Features
- **Abstract Base Class (`Component`)**:  
  A generic interface for all hardware components, ensuring consistency and extensibility.
- **Register Simulation (`Register`)**:  
  A template-based class for simulating hardware registers with support for value updates and clock cycles.
- **Extensibility**:  
  Designed to easily integrate new components like ALUs, multiplexers, and wires.

## Project Structure
ğŸ“ HardSimCpp/
â”œâ”€â”€ CMakeLists.txt
â”œâ”€â”€ main.cpp
â”œâ”€â”€ include/
â”‚   â”œâ”€â”€ component.h
â”‚   â”œâ”€â”€ register.h
â”‚   â”œâ”€â”€ alu.h
â”‚   â”œâ”€â”€ mux.h
â”‚   â”œâ”€â”€ wire.h
â”‚   â”œâ”€â”€ driver.h
â”‚   â”œâ”€â”€ monitor.h
â”‚   â”œâ”€â”€ scoreboard.h
â”‚   â”œâ”€â”€ env.h
â”‚   â”œâ”€â”€ test.h
â”‚   â”œâ”€â”€ netlist_parser.h
â”‚   â”œâ”€â”€ graph.h
â”‚   â””â”€â”€ timing_analyzer.h
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ register.cpp
â”‚   â”œâ”€â”€ alu.cpp
â”‚   â”œâ”€â”€ mux.cpp
â”‚   â”œâ”€â”€ wire.cpp
â”‚   â”œâ”€â”€ driver.cpp
â”‚   â”œâ”€â”€ monitor.cpp
â”‚   â”œâ”€â”€ scoreboard.cpp
â”‚   â”œâ”€â”€ env.cpp
â”‚   â”œâ”€â”€ test.cpp
â”‚   â”œâ”€â”€ netlist_parser.cpp
â”‚   â”œâ”€â”€ graph.cpp
â”‚   â””â”€â”€ timing_analyzer.cpp
â”œâ”€â”€ test/
â”‚   â”œâ”€â”€ sample_test.json
â”‚   â””â”€â”€ waveform_output.log