// Seed: 379819729
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    input supply0 id_7
);
  assign id_1 = id_7;
  id_9(
      .id_0(id_0), .id_1(id_4), .id_2(1), .id_3(1'b0)
  );
  wire id_10;
  wire id_11 = id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    input supply1 id_3,
    inout tri0 id_4,
    inout wand id_5,
    input wire id_6,
    input uwire id_7,
    output supply1 id_8,
    output uwire id_9,
    input wire id_10,
    input wor id_11,
    input wire id_12,
    input tri1 id_13,
    input supply1 id_14
);
  wire id_16;
  module_0(
      id_9, id_5, id_14, id_5, id_1, id_3, id_11, id_4
  );
endmodule
