<div id="pf98" class="pf w0 h0" data-page-no="98"><div class="pc pc98 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg98.png"/><div class="t m0 x9 hd y150 ff1 fs7 fc0 sc0 ls0 ws0">9.3<span class="_ _b"> </span>SWD status and control registers</div><div class="t m0 x9 hf y151 ff3 fs5 fc0 sc0 ls0 ws0">Through the ARM Debug Access Port (DAP), the debugger has access to the status and</div><div class="t m0 x9 hf y152 ff3 fs5 fc0 sc0 ls0 ws0">control elements, implemented as registers on the DAP bus as shown in the following</div><div class="t m0 x9 hf y825 ff3 fs5 fc0 sc0 ls0 ws0">figure. These registers provide additional control and status for low power mode recovery</div><div class="t m0 x9 hf y94e ff3 fs5 fc0 sc0 ls0 ws0">and typical run-control scenarios. The status register bits also provide a means for the</div><div class="t m0 x9 hf y94f ff3 fs5 fc0 sc0 ls0 ws0">debugger to get updated status of the core without having to initiate a bus transaction</div><div class="t m0 x9 hf ybe3 ff3 fs5 fc0 sc0 ls0 ws0">across the crossbar switch, thus remaining less intrusive during a debug session.</div><div class="t m0 x9 hf ybe4 ff3 fs5 fc0 sc0 ls0 ws0">It is important to note that these DAP control and status registers are not memory mapped</div><div class="t m0 x9 hf ybe5 ff3 fs5 fc0 sc0 ls0 ws0">within the system memory map and are only accessible via the Debug Access Port using</div><div class="t m0 x9 hf ybe6 ff3 fs5 fc0 sc0 ls0 ws0">SWD. The MDM-AP is accessible as Debug Access Port 1 with the available registers</div><div class="t m0 x9 hf ybe7 ff3 fs5 fc0 sc0 ls0 ws0">shown in the table below.</div><div class="t m0 xdc h9 ybe8 ff1 fs2 fc0 sc0 ls0 ws0">Table 9-2.<span class="_ _1a"> </span>MDM-AP Register Summary</div><div class="t m0 x2c h7 ybe9 ff2 fs4 fc0 sc0 ls0 ws220">Address<span class="_ _104"> </span>Register Description</div><div class="t m0 x2c h7 ybea ff2 fs4 fc0 sc0 ls0 ws0">0x0100_0000<span class="_ _151"> </span>Status<span class="_ _d7"> </span>See <span class="fc1">MDM-AP Status Register</span></div><div class="t m0 x2c h7 ybeb ff2 fs4 fc0 sc0 ls0 ws0">0x0100_0004<span class="_ _151"> </span>Control<span class="_ _152"> </span>See <span class="fc1">MDM-AP Control Register</span></div><div class="t m0 x2c h7 ybec ff2 fs4 fc0 sc0 ls0 ws0">0x0100_00FC<span class="_ _a9"> </span>IDR<span class="_ _8d"> </span>Read-only identification register that</div><div class="t m0 xf3 h7 ybed ff2 fs4 fc0 sc0 ls0 ws0">always reads as 0x001C_0020</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">SWD status and control registers</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">152<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf9a" data-dest-detail='[154,"XYZ",null,106,null]'><div class="d m1" style="border-style:none;position:absolute;left:410.763000px;bottom:440.600000px;width:100.521000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf99" data-dest-detail='[153,"XYZ",null,269.15,null]'><div class="d m1" style="border-style:none;position:absolute;left:410.763000px;bottom:425.100000px;width:104.013000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
