
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -14.61

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][19]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[3]$_DFF_P_/CK (DFF_X1)
     1    2.36    0.01    0.06    0.06 ^ u0.u1.d[3]$_DFF_P_/QN (DFF_X1)
                                         _00427_ (net)
                  0.01    0.00    0.06 ^ _15927_/A (XNOR2_X1)
     2    4.07    0.01    0.02    0.08 v _15927_/ZN (XNOR2_X1)
                                         _06760_ (net)
                  0.01    0.00    0.08 v _16021_/B1 (AOI21_X1)
     1    1.30    0.01    0.02    0.11 ^ _16021_/ZN (AOI21_X1)
                                         _00331_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][19]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][19]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 v input external delay
     2   29.46    0.00    0.00    0.16 v ld (in)
                                         ld (net)
                  0.00    0.00    0.17 v _15332_/A (BUF_X32)
     8   49.15    0.01    0.02    0.19 v _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 v _15333_/A (INV_X8)
     7   24.34    0.01    0.02    0.21 ^ _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.21 ^ _15334_/A (BUF_X4)
    10   35.54    0.02    0.04    0.25 ^ _15334_/Z (BUF_X4)
                                         _06218_ (net)
                  0.02    0.00    0.25 ^ _15599_/A1 (AND2_X1)
     1    1.06    0.01    0.03    0.28 ^ _15599_/ZN (AND2_X1)
                                         _06468_ (net)
                  0.01    0.00    0.28 ^ _15605_/A (MUX2_X1)
     1   13.59    0.03    0.06    0.34 ^ _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.03    0.00    0.35 ^ _15606_/A1 (NOR2_X4)
     7   18.09    0.01    0.02    0.37 v _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.01    0.00    0.37 v _16631_/A (BUF_X8)
     6   25.96    0.01    0.03    0.40 v _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.40 v _16632_/A (BUF_X16)
     7   58.02    0.01    0.03    0.43 v _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.43 v _16633_/A (BUF_X32)
     5   17.27    0.00    0.02    0.45 v _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.00    0.00    0.45 v _29564_/B (HA_X1)
     1    3.15    0.01    0.06    0.51 v _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.01    0.00    0.51 v _16684_/A (BUF_X4)
     5   25.77    0.01    0.03    0.54 v _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.01    0.00    0.54 v _16685_/A (BUF_X8)
     5   14.69    0.01    0.03    0.57 v _16685_/Z (BUF_X8)
                                         _07427_ (net)
                  0.01    0.00    0.57 v _16719_/A (MUX2_X1)
     2    3.54    0.01    0.06    0.63 v _16719_/Z (MUX2_X1)
                                         _07461_ (net)
                  0.01    0.00    0.63 v _16906_/A (MUX2_X1)
     1    1.62    0.01    0.06    0.69 v _16906_/Z (MUX2_X1)
                                         _07646_ (net)
                  0.01    0.00    0.69 v _16907_/B (MUX2_X1)
     1    1.60    0.01    0.06    0.74 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.74 v _16908_/B (MUX2_X1)
     1    1.32    0.01    0.06    0.80 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.80 v _16909_/B (MUX2_X1)
     1    2.27    0.01    0.06    0.86 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.86 v _16910_/C1 (OAI221_X1)
     1   10.37    0.08    0.07    0.94 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.08    0.00    0.94 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 v input external delay
     2   29.46    0.00    0.00    0.16 v ld (in)
                                         ld (net)
                  0.00    0.00    0.17 v _15332_/A (BUF_X32)
     8   49.15    0.01    0.02    0.19 v _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 v _15333_/A (INV_X8)
     7   24.34    0.01    0.02    0.21 ^ _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.21 ^ _15334_/A (BUF_X4)
    10   35.54    0.02    0.04    0.25 ^ _15334_/Z (BUF_X4)
                                         _06218_ (net)
                  0.02    0.00    0.25 ^ _15599_/A1 (AND2_X1)
     1    1.06    0.01    0.03    0.28 ^ _15599_/ZN (AND2_X1)
                                         _06468_ (net)
                  0.01    0.00    0.28 ^ _15605_/A (MUX2_X1)
     1   13.59    0.03    0.06    0.34 ^ _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.03    0.00    0.35 ^ _15606_/A1 (NOR2_X4)
     7   18.09    0.01    0.02    0.37 v _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.01    0.00    0.37 v _16631_/A (BUF_X8)
     6   25.96    0.01    0.03    0.40 v _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.40 v _16632_/A (BUF_X16)
     7   58.02    0.01    0.03    0.43 v _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.43 v _16633_/A (BUF_X32)
     5   17.27    0.00    0.02    0.45 v _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.00    0.00    0.45 v _29564_/B (HA_X1)
     1    3.15    0.01    0.06    0.51 v _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.01    0.00    0.51 v _16684_/A (BUF_X4)
     5   25.77    0.01    0.03    0.54 v _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.01    0.00    0.54 v _16685_/A (BUF_X8)
     5   14.69    0.01    0.03    0.57 v _16685_/Z (BUF_X8)
                                         _07427_ (net)
                  0.01    0.00    0.57 v _16719_/A (MUX2_X1)
     2    3.54    0.01    0.06    0.63 v _16719_/Z (MUX2_X1)
                                         _07461_ (net)
                  0.01    0.00    0.63 v _16906_/A (MUX2_X1)
     1    1.62    0.01    0.06    0.69 v _16906_/Z (MUX2_X1)
                                         _07646_ (net)
                  0.01    0.00    0.69 v _16907_/B (MUX2_X1)
     1    1.60    0.01    0.06    0.74 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.74 v _16908_/B (MUX2_X1)
     1    1.32    0.01    0.06    0.80 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.80 v _16909_/B (MUX2_X1)
     1    2.27    0.01    0.06    0.86 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.86 v _16910_/C1 (OAI221_X1)
     1   10.37    0.08    0.07    0.94 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.08    0.00    0.94 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17290_/ZN                             10.47   11.96   -1.49 (VIOLATED)
_28807_/ZN                             16.02   16.49   -0.47 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06275584548711777

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3161

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-1.4885562658309937

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1422

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[0][9]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.w[0][9]$_DFF_P_/CK (DFF_X1)
   0.08    0.08 ^ u0.w[0][9]$_DFF_P_/Q (DFF_X1)
   0.08    0.16 ^ _15596_/Z (BUF_X1)
   0.07    0.24 ^ _15598_/ZN (XNOR2_X1)
   0.04    0.28 ^ _15599_/ZN (AND2_X1)
   0.06    0.34 ^ _15605_/Z (MUX2_X1)
   0.02    0.36 v _15606_/ZN (NOR2_X4)
   0.03    0.39 v _16631_/Z (BUF_X8)
   0.03    0.42 v _16632_/Z (BUF_X16)
   0.02    0.45 v _16633_/Z (BUF_X32)
   0.06    0.50 v _29564_/S (HA_X1)
   0.03    0.54 v _16684_/Z (BUF_X4)
   0.03    0.56 v _16685_/Z (BUF_X8)
   0.06    0.62 v _16719_/Z (MUX2_X1)
   0.06    0.68 v _16906_/Z (MUX2_X1)
   0.06    0.74 v _16907_/Z (MUX2_X1)
   0.06    0.80 v _16908_/Z (MUX2_X1)
   0.06    0.86 v _16909_/Z (MUX2_X1)
   0.07    0.93 ^ _16910_/ZN (OAI221_X1)
   0.00    0.94 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
           0.94   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
  -0.04    0.78   library setup time
           0.78   data required time
---------------------------------------------------------
           0.78   data required time
          -0.94   data arrival time
---------------------------------------------------------
          -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[3]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][19]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[3]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[3]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15927_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16021_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][19]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][19]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9388

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1631

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.373242

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.20e-03   4.44e-05   1.05e-02   3.0%
Combinational          1.67e-01   1.75e-01   5.07e-04   3.43e-01  97.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.77e-01   5.51e-04   3.53e-01 100.0%
                          49.8%      50.0%       0.2%
