Analysis & Synthesis report for TicTacToe
Thu Oct 24 00:39:51 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TicTacToe_Top|matrix_memory:matrix_module|player
 11. State Machine - |TicTacToe_Top|FSM_player:player_FSM|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component|altsyncram_chj1:auto_generated
 16. Source assignments for vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component|altsyncram_sqj1:auto_generated
 17. Parameter Settings for User Entity Instance: vga_controller:vga_controller|clock_divider:clk_pixel
 18. Parameter Settings for User Entity Instance: vga_controller:vga_controller|horizontal_counter:h_counter
 19. Parameter Settings for User Entity Instance: vga_controller:vga_controller|vertical_counter:v_counter
 20. Parameter Settings for User Entity Instance: vga_controller:vga_controller|horizontal_syncronization:h_syncronization
 21. Parameter Settings for User Entity Instance: vga_controller:vga_controller|vertical_syncronization:v_syncronization
 22. Parameter Settings for User Entity Instance: vga_controller:vga_controller|display_syncronization:disp_syncronization
 23. Parameter Settings for User Entity Instance: vga_controller:vga_controller|display_visible:enable_logic
 24. Parameter Settings for User Entity Instance: vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "vga_controller:vga_controller|display_syncronization:disp_syncronization"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 24 00:39:51 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; TicTacToe                                   ;
; Top-level Entity Name           ; TicTacToe_Top                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 179                                         ;
; Total pins                      ; 37                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 6,144                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TicTacToe_Top      ; TicTacToe          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+-------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                          ; Library ;
+-------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; charmander_module.sv                                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_module.sv         ;         ;
; charmander_deco.sv                                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_deco.sv           ;         ;
; sprite_line.sv                                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/sprite_line.sv               ;         ;
; horizontal_syncronization.sv                          ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_syncronization.sv ;         ;
; vertical_counter.sv                                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_counter.sv          ;         ;
; FSM_Position.sv                                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv              ;         ;
; FSM_player.sv                                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_player.sv                ;         ;
; matrix_memory.sv                                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/matrix_memory.sv             ;         ;
; victory_detection.sv                                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/victory_detection.sv         ;         ;
; clock_divider.sv                                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/clock_divider.sv             ;         ;
; horizontal_counter.sv                                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_counter.sv        ;         ;
; vertical_syncronization.sv                            ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_syncronization.sv   ;         ;
; display_syncronization.sv                             ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/display_syncronization.sv    ;         ;
; display_visible.sv                                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/display_visible.sv           ;         ;
; vga_controller.sv                                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv            ;         ;
; pikachu_deco.sv                                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_deco.sv              ;         ;
; pikachu_module.sv                                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_module.sv            ;         ;
; visible_sprite.sv                                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/visible_sprite.sv            ;         ;
; address_gen.sv                                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/address_gen.sv               ;         ;
; pixel_finder.sv                                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pixel_finder.sv              ;         ;
; line_cursor.sv                                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/line_cursor.sv               ;         ;
; position_counter.sv                                   ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/position_counter.sv          ;         ;
; TicTacToe_Top.sv                                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv             ;         ;
; pikachu_sprite_rom.v                                  ; yes             ; User Wizard-Generated File             ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_sprite_rom.v         ;         ;
; charmander_sprite_rom.v                               ; yes             ; User Wizard-Generated File             ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_sprite_rom.v      ;         ;
; sprite_exists.sv                                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/sprite_exists.sv             ;         ;
; random_action_counter.sv                              ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/random_action_counter.sv     ;         ;
; random_number.sv                                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/random_number.sv             ;         ;
; altsyncram.tdf                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;         ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;         ;
; lpm_mux.inc                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;         ;
; lpm_decode.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;         ;
; aglobal181.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                 ;         ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;         ;
; altrom.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                     ;         ;
; altram.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                     ;         ;
; altdpram.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;         ;
; db/altsyncram_chj1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/db/altsyncram_chj1.tdf       ;         ;
; /users/este0/downloads/sprites/sprites/pikachu.mif    ; yes             ; Auto-Found Memory Initialization File  ; /users/este0/downloads/sprites/sprites/pikachu.mif                                                                    ;         ;
; db/altsyncram_sqj1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/db/altsyncram_sqj1.tdf       ;         ;
; /users/este0/downloads/sprites/sprites/charmander.mif ; yes             ; Auto-Found Memory Initialization File  ; /users/este0/downloads/sprites/sprites/charmander.mif                                                                 ;         ;
+-------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 270       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 437       ;
;     -- 7 input functions                    ; 6         ;
;     -- 6 input functions                    ; 94        ;
;     -- 5 input functions                    ; 75        ;
;     -- 4 input functions                    ; 51        ;
;     -- <=3 input functions                  ; 211       ;
;                                             ;           ;
; Dedicated logic registers                   ; 179       ;
;                                             ;           ;
; I/O pins                                    ; 37        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 6144      ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 155       ;
; Total fan-out                               ; 2368      ;
; Average fan-out                             ; 3.40      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                              ; Entity Name               ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |TicTacToe_Top                                     ; 437 (1)             ; 179 (0)                   ; 6144              ; 0          ; 37   ; 0            ; |TicTacToe_Top                                                                                                                                                                   ; TicTacToe_Top             ; work         ;
;    |FSM_Position:moves_FSM|                        ; 65 (28)             ; 31 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|FSM_Position:moves_FSM                                                                                                                                            ; FSM_Position              ; work         ;
;       |position_counter:counter|                   ; 37 (37)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|FSM_Position:moves_FSM|position_counter:counter                                                                                                                   ; position_counter          ; work         ;
;    |FSM_player:player_FSM|                         ; 47 (10)             ; 30 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|FSM_player:player_FSM                                                                                                                                             ; FSM_player                ; work         ;
;       |position_counter:counter|                   ; 37 (37)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|FSM_player:player_FSM|position_counter:counter                                                                                                                    ; position_counter          ; work         ;
;    |matrix_memory:matrix_module|                   ; 21 (21)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|matrix_memory:matrix_module                                                                                                                                       ; matrix_memory             ; work         ;
;    |random_action_counter:random_counter|          ; 43 (43)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|random_action_counter:random_counter                                                                                                                              ; random_action_counter     ; work         ;
;    |random_number:random_number|                   ; 30 (30)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|random_number:random_number                                                                                                                                       ; random_number             ; work         ;
;    |vga_controller:vga_controller|                 ; 205 (39)            ; 52 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller                                                                                                                                     ; vga_controller            ; work         ;
;       |charmander_module:charmander_sprite|        ; 7 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|charmander_module:charmander_sprite                                                                                                 ; charmander_module         ; work         ;
;          |charmander_deco:decoder|                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_deco:decoder                                                                         ; charmander_deco           ; work         ;
;          |charmander_sprite_rom:sprite_rom|        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom                                                                ; charmander_sprite_rom     ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;                |altsyncram_sqj1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component|altsyncram_sqj1:auto_generated ; altsyncram_sqj1           ; work         ;
;          |visible_sprite:visible_p|                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|charmander_module:charmander_sprite|visible_sprite:visible_p                                                                        ; visible_sprite            ; work         ;
;       |clock_divider:clk_pixel|                    ; 33 (33)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|clock_divider:clk_pixel                                                                                                             ; clock_divider             ; work         ;
;       |display_visible:enable_logic|               ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|display_visible:enable_logic                                                                                                        ; display_visible           ; work         ;
;       |horizontal_counter:h_counter|               ; 15 (15)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|horizontal_counter:h_counter                                                                                                        ; horizontal_counter        ; work         ;
;       |horizontal_syncronization:h_syncronization| ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|horizontal_syncronization:h_syncronization                                                                                          ; horizontal_syncronization ; work         ;
;       |line_cursor:cursor|                         ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|line_cursor:cursor                                                                                                                  ; line_cursor               ; work         ;
;       |pikachu_module:pikachu_sprite|              ; 26 (0)              ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|pikachu_module:pikachu_sprite                                                                                                       ; pikachu_module            ; work         ;
;          |address_gen:address_gen|                 ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|pikachu_module:pikachu_sprite|address_gen:address_gen                                                                               ; address_gen               ; work         ;
;          |pikachu_deco:decoder|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_deco:decoder                                                                                  ; pikachu_deco              ; work         ;
;          |pikachu_sprite_rom:sprite_rom|           ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom                                                                         ; pikachu_sprite_rom        ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component                                         ; altsyncram                ; work         ;
;                |altsyncram_chj1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component|altsyncram_chj1:auto_generated          ; altsyncram_chj1           ; work         ;
;          |visible_sprite:visible_p|                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|pikachu_module:pikachu_sprite|visible_sprite:visible_p                                                                              ; visible_sprite            ; work         ;
;       |pixel_finder:pixels|                        ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|pixel_finder:pixels                                                                                                                 ; pixel_finder              ; work         ;
;       |sprite_exists:sprite_enables|               ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|sprite_exists:sprite_enables                                                                                                        ; sprite_exists             ; work         ;
;       |sprite_line:game_table|                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|sprite_line:game_table                                                                                                              ; sprite_line               ; work         ;
;       |vertical_counter:v_counter|                 ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|vertical_counter:v_counter                                                                                                          ; vertical_counter          ; work         ;
;       |vertical_syncronization:v_syncronization|   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|vga_controller:vga_controller|vertical_syncronization:v_syncronization                                                                                            ; vertical_syncronization   ; work         ;
;    |victory_detection:victory_module|              ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TicTacToe_Top|victory_detection:victory_module                                                                                                                                  ; victory_detection         ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------+
; Name                                                                                                                                                                         ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------+
; vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component|altsyncram_sqj1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; C:/Users/este0/Downloads/sprites/sprites/charmander.mif ;
; vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component|altsyncram_chj1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 1024         ; 3            ; --           ; --           ; 3072 ; C:/Users/este0/Downloads/sprites/sprites/pikachu.mif    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                   ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |TicTacToe_Top|vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom ; charmander_sprite_rom.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |TicTacToe_Top|vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom          ; pikachu_sprite_rom.v    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |TicTacToe_Top|matrix_memory:matrix_module|player ;
+-----------+-------------------------------------------------------+
; Name      ; player.10                                             ;
+-----------+-------------------------------------------------------+
; player.01 ; 0                                                     ;
; player.10 ; 1                                                     ;
+-----------+-------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |TicTacToe_Top|FSM_player:player_FSM|state ;
+----------+----------+----------+---------------------------+
; Name     ; state.00 ; state.10 ; state.01                  ;
+----------+----------+----------+---------------------------+
; state.00 ; 0        ; 0        ; 0                         ;
; state.01 ; 1        ; 0        ; 1                         ;
; state.10 ; 1        ; 1        ; 0                         ;
+----------+----------+----------+---------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; matrix_memory:matrix_module|player~5  ; Lost fanout        ;
; Total Number of Removed Registers = 1 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 179   ;
; Number of registers using Synchronous Clear  ; 135   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 89    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TicTacToe_Top|matrix_memory:matrix_module|matrix_mem[0]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TicTacToe_Top|matrix_memory:matrix_module|matrix_mem[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TicTacToe_Top|matrix_memory:matrix_module|matrix_mem[4]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TicTacToe_Top|matrix_memory:matrix_module|matrix_mem[6]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TicTacToe_Top|matrix_memory:matrix_module|matrix_mem[8]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TicTacToe_Top|matrix_memory:matrix_module|matrix_mem[10]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TicTacToe_Top|matrix_memory:matrix_module|matrix_mem[12]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TicTacToe_Top|matrix_memory:matrix_module|matrix_mem[15]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TicTacToe_Top|matrix_memory:matrix_module|matrix_mem[17]                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TicTacToe_Top|vga_controller:vga_controller|horizontal_counter:h_counter|h_count[9] ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |TicTacToe_Top|random_action_counter:random_counter|counter[23]                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TicTacToe_Top|FSM_Position:moves_FSM|state[3]                                       ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |TicTacToe_Top|FSM_Position:moves_FSM|position_counter:counter|counter[14]           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |TicTacToe_Top|FSM_player:player_FSM|position_counter:counter|counter[14]            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |TicTacToe_Top|vga_controller:vga_controller|vertical_counter:v_counter|v_count[2]   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |TicTacToe_Top|random_number:random_number|evaluation[0]                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TicTacToe_Top|random_number:random_number|random_cell[2]                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |TicTacToe_Top|random_number:random_number|random_cell[3]                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TicTacToe_Top|vga_controller:vga_controller|B[0]                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TicTacToe_Top|vga_controller:vga_controller|G[4]                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TicTacToe_Top|FSM_Position:moves_FSM|quadrant[3]                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |TicTacToe_Top|vga_controller:vga_controller|G                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TicTacToe_Top|vga_controller:vga_controller|sprite_exists:sprite_enables|enable_P   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component|altsyncram_chj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component|altsyncram_sqj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|clock_divider:clk_pixel ;
+----------------+------------------------------+----------------------------------------------------+
; Parameter Name ; Value                        ; Type                                               ;
+----------------+------------------------------+----------------------------------------------------+
; ratio          ; 0000000000000000000000000010 ; Unsigned Binary                                    ;
+----------------+------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|horizontal_counter:h_counter ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 640   ; Signed Integer                                                                 ;
; pulse          ; 96    ; Signed Integer                                                                 ;
; front_porch    ; 16    ; Signed Integer                                                                 ;
; back_porch     ; 48    ; Signed Integer                                                                 ;
; h_pol          ; 0     ; Signed Integer                                                                 ;
; h_total        ; 800   ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|vertical_counter:v_counter ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 480   ; Signed Integer                                                               ;
; pulse          ; 2     ; Signed Integer                                                               ;
; front_porch    ; 10    ; Signed Integer                                                               ;
; back_porch     ; 33    ; Signed Integer                                                               ;
; v_pol          ; 0     ; Signed Integer                                                               ;
; v_total        ; 525   ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|horizontal_syncronization:h_syncronization ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 640   ; Signed Integer                                                                               ;
; pulse          ; 96    ; Signed Integer                                                                               ;
; front_porch    ; 16    ; Signed Integer                                                                               ;
; h_pol          ; 0     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|vertical_syncronization:v_syncronization ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 480   ; Signed Integer                                                                             ;
; pulse          ; 2     ; Signed Integer                                                                             ;
; front_porch    ; 10    ; Signed Integer                                                                             ;
; v_pol          ; 0     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|display_syncronization:disp_syncronization ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; hwidth         ; 640   ; Signed Integer                                                                               ;
; vwidth         ; 480   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|display_visible:enable_logic ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; hwidth         ; 640   ; Signed Integer                                                                 ;
; vwidth         ; 480   ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                ; Type                                                                       ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped                                                                    ;
; WIDTH_A                            ; 3                                                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 10                                                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 1024                                                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0                                               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                                                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                                                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                                                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                                                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped                                                                    ;
; INIT_FILE                          ; C:/Users/este0/Downloads/sprites/sprites/pikachu.mif ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                                            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_chj1                                      ; Untyped                                                                    ;
+------------------------------------+------------------------------------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                   ; Type                                                                             ;
+------------------------------------+---------------------------------------------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                       ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                                      ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                     ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                                      ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                     ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                                                       ; Untyped                                                                          ;
; OPERATION_MODE                     ; ROM                                                     ; Untyped                                                                          ;
; WIDTH_A                            ; 3                                                       ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 10                                                      ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 1024                                                    ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; CLOCK0                                                  ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                                    ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                                    ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                                    ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                                                    ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                                    ; Untyped                                                                          ;
; WIDTH_B                            ; 1                                                       ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                                                       ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                                                       ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1                                                  ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                  ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                                  ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                                  ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                            ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                                  ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                                                    ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                                    ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                                    ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                                    ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                                    ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                                    ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                                       ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                                       ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                    ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                                                       ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                    ; Untyped                                                                          ;
; INIT_FILE                          ; C:/Users/este0/Downloads/sprites/sprites/charmander.mif ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                  ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                                                       ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                  ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                  ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                  ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                  ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                         ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                         ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                                                   ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                   ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                                       ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                                               ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_sqj1                                         ; Untyped                                                                          ;
+------------------------------------+---------------------------------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                  ;
; Entity Instance                           ; vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                ;
;     -- WIDTH_A                            ; 3                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                ;
;     -- WIDTH_A                            ; 3                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_controller|display_syncronization:disp_syncronization"           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; posx ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; posy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 179                         ;
;     ENA               ; 23                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 62                          ;
;     SCLR              ; 73                          ;
;     plain             ; 17                          ;
; arriav_lcell_comb     ; 439                         ;
;     arith             ; 157                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 138                         ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 8                           ;
;         5 data inputs ; 8                           ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 276                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 43                          ;
;         5 data inputs ; 67                          ;
;         6 data inputs ; 94                          ;
; boundary_port         ; 37                          ;
; stratixv_ram_block    ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 24 00:39:34 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TicTacToe -c TicTacToe
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file charmander_module.sv
    Info (12023): Found entity 1: charmander_module File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file charmander_deco.sv
    Info (12023): Found entity 1: charmander_deco File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_deco.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_line.sv
    Info (12023): Found entity 1: sprite_line File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/sprite_line.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file horizontal_syncronization.sv
    Info (12023): Found entity 1: horizontal_syncronization File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_syncronization.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vertical_counter.sv
    Info (12023): Found entity 1: vertical_counter File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_position.sv
    Info (12023): Found entity 1: FSM_Position File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_player.sv
    Info (12023): Found entity 1: FSM_player File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_player.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix_memory.sv
    Info (12023): Found entity 1: matrix_memory File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/matrix_memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file victory_detection.sv
    Info (12023): Found entity 1: victory_detection File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/victory_detection.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/clock_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tester.sv
    Info (12023): Found entity 1: tester File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/tester.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file horizontal_counter.sv
    Info (12023): Found entity 1: horizontal_counter File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vertical_syncronization.sv
    Info (12023): Found entity 1: vertical_syncronization File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_syncronization.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_syncronization.sv
    Info (12023): Found entity 1: display_syncronization File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/display_syncronization.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_visible.sv
    Info (12023): Found entity 1: display_visible File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/display_visible.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pikachu_deco.sv
    Info (12023): Found entity 1: pikachu_deco File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_deco.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pikachu_module.sv
    Info (12023): Found entity 1: pikachu_module File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sprite_tb.sv
    Info (12023): Found entity 1: sprite_tb File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/sprite_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file visible_sprite.sv
    Info (12023): Found entity 1: visible_sprite File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/visible_sprite.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file address_gen.sv
    Info (12023): Found entity 1: address_gen File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/address_gen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pixel_finder.sv
    Info (12023): Found entity 1: pixel_finder File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pixel_finder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file line_cursor.sv
    Info (12023): Found entity 1: line_cursor File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/line_cursor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_position_tb.sv
    Info (12023): Found entity 1: FSM_Position_TB File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file position_counter.sv
    Info (12023): Found entity 1: position_counter File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/position_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tictactoe_top.sv
    Info (12023): Found entity 1: TicTacToe_Top File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pikachu_sprite_rom.v
    Info (12023): Found entity 1: pikachu_sprite_rom File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_sprite_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file charmander_sprite_rom.v
    Info (12023): Found entity 1: charmander_sprite_rom File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_sprite_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sprite_exists.sv
    Info (12023): Found entity 1: sprite_exists File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/sprite_exists.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_action_counter.sv
    Info (12023): Found entity 1: random_action_counter File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/random_action_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_number.sv
    Info (12023): Found entity 1: random_number File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/random_number.sv Line: 1
Info (12127): Elaborating entity "TicTacToe_Top" for the top level hierarchy
Info (12128): Elaborating entity "FSM_player" for hierarchy "FSM_player:player_FSM" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv Line: 25
Info (12128): Elaborating entity "position_counter" for hierarchy "FSM_player:player_FSM|position_counter:counter" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_player.sv Line: 15
Info (12128): Elaborating entity "FSM_Position" for hierarchy "FSM_Position:moves_FSM" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv Line: 34
Info (10264): Verilog HDL Case Statement information at FSM_Position.sv(33): all case item expressions in this case statement are onehot File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv Line: 33
Info (10264): Verilog HDL Case Statement information at FSM_Position.sv(40): all case item expressions in this case statement are onehot File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv Line: 40
Info (10264): Verilog HDL Case Statement information at FSM_Position.sv(48): all case item expressions in this case statement are onehot File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv Line: 48
Info (10264): Verilog HDL Case Statement information at FSM_Position.sv(55): all case item expressions in this case statement are onehot File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv Line: 55
Info (10264): Verilog HDL Case Statement information at FSM_Position.sv(63): all case item expressions in this case statement are onehot File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv Line: 63
Info (10264): Verilog HDL Case Statement information at FSM_Position.sv(72): all case item expressions in this case statement are onehot File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv Line: 72
Info (10264): Verilog HDL Case Statement information at FSM_Position.sv(80): all case item expressions in this case statement are onehot File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv Line: 80
Info (10264): Verilog HDL Case Statement information at FSM_Position.sv(87): all case item expressions in this case statement are onehot File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv Line: 87
Info (10264): Verilog HDL Case Statement information at FSM_Position.sv(95): all case item expressions in this case statement are onehot File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/FSM_Position.sv Line: 95
Info (12128): Elaborating entity "matrix_memory" for hierarchy "matrix_memory:matrix_module" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv Line: 43
Info (12128): Elaborating entity "victory_detection" for hierarchy "victory_detection:victory_module" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv Line: 47
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_controller" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv Line: 62
Info (12128): Elaborating entity "clock_divider" for hierarchy "vga_controller:vga_controller|clock_divider:clk_pixel" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 36
Info (12128): Elaborating entity "horizontal_counter" for hierarchy "vga_controller:vga_controller|horizontal_counter:h_counter" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 42
Info (12128): Elaborating entity "vertical_counter" for hierarchy "vga_controller:vga_controller|vertical_counter:v_counter" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 48
Info (12128): Elaborating entity "horizontal_syncronization" for hierarchy "vga_controller:vga_controller|horizontal_syncronization:h_syncronization" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 54
Warning (10230): Verilog HDL assignment warning at horizontal_syncronization.sv(11): truncated value with size 32 to match size of target (1) File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_syncronization.sv Line: 11
Warning (10230): Verilog HDL assignment warning at horizontal_syncronization.sv(15): truncated value with size 32 to match size of target (1) File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_syncronization.sv Line: 15
Warning (10230): Verilog HDL assignment warning at horizontal_syncronization.sv(17): truncated value with size 32 to match size of target (1) File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_syncronization.sv Line: 17
Warning (10230): Verilog HDL assignment warning at horizontal_syncronization.sv(19): truncated value with size 32 to match size of target (1) File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/horizontal_syncronization.sv Line: 19
Info (12128): Elaborating entity "vertical_syncronization" for hierarchy "vga_controller:vga_controller|vertical_syncronization:v_syncronization" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 60
Warning (10230): Verilog HDL assignment warning at vertical_syncronization.sv(11): truncated value with size 32 to match size of target (1) File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_syncronization.sv Line: 11
Warning (10230): Verilog HDL assignment warning at vertical_syncronization.sv(15): truncated value with size 32 to match size of target (1) File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_syncronization.sv Line: 15
Warning (10230): Verilog HDL assignment warning at vertical_syncronization.sv(17): truncated value with size 32 to match size of target (1) File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_syncronization.sv Line: 17
Warning (10230): Verilog HDL assignment warning at vertical_syncronization.sv(19): truncated value with size 32 to match size of target (1) File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vertical_syncronization.sv Line: 19
Info (12128): Elaborating entity "display_syncronization" for hierarchy "vga_controller:vga_controller|display_syncronization:disp_syncronization" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 68
Info (12128): Elaborating entity "display_visible" for hierarchy "vga_controller:vga_controller|display_visible:enable_logic" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 75
Info (12128): Elaborating entity "sprite_line" for hierarchy "vga_controller:vga_controller|sprite_line:game_table" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 83
Info (12128): Elaborating entity "pixel_finder" for hierarchy "vga_controller:vga_controller|pixel_finder:pixels" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 92
Info (12128): Elaborating entity "pikachu_module" for hierarchy "vga_controller:vga_controller|pikachu_module:pikachu_sprite" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 108
Info (12128): Elaborating entity "address_gen" for hierarchy "vga_controller:vga_controller|pikachu_module:pikachu_sprite|address_gen:address_gen" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_module.sv Line: 18
Info (12128): Elaborating entity "pikachu_sprite_rom" for hierarchy "vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_module.sv Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_sprite_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_sprite_rom.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_sprite_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "C:/Users/este0/Downloads/sprites/sprites/pikachu.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_chj1.tdf
    Info (12023): Found entity 1: altsyncram_chj1 File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/db/altsyncram_chj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_chj1" for hierarchy "vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_sprite_rom:sprite_rom|altsyncram:altsyncram_component|altsyncram_chj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "pikachu_deco" for hierarchy "vga_controller:vga_controller|pikachu_module:pikachu_sprite|pikachu_deco:decoder" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_module.sv Line: 27
Info (12128): Elaborating entity "visible_sprite" for hierarchy "vga_controller:vga_controller|pikachu_module:pikachu_sprite|visible_sprite:visible_p" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/pikachu_module.sv Line: 34
Info (12128): Elaborating entity "charmander_module" for hierarchy "vga_controller:vga_controller|charmander_module:charmander_sprite" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 125
Info (12128): Elaborating entity "charmander_sprite_rom" for hierarchy "vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_module.sv Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_sprite_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_sprite_rom.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_sprite_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "C:/Users/este0/Downloads/sprites/sprites/charmander.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sqj1.tdf
    Info (12023): Found entity 1: altsyncram_sqj1 File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/db/altsyncram_sqj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sqj1" for hierarchy "vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_sprite_rom:sprite_rom|altsyncram:altsyncram_component|altsyncram_sqj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "charmander_deco" for hierarchy "vga_controller:vga_controller|charmander_module:charmander_sprite|charmander_deco:decoder" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/charmander_module.sv Line: 27
Info (12128): Elaborating entity "line_cursor" for hierarchy "vga_controller:vga_controller|line_cursor:cursor" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 136
Info (12128): Elaborating entity "sprite_exists" for hierarchy "vga_controller:vga_controller|sprite_exists:sprite_enables" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/vga_controller.sv Line: 151
Info (12128): Elaborating entity "random_number" for hierarchy "random_number:random_number" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv Line: 73
Info (12128): Elaborating entity "random_action_counter" for hierarchy "random_action_counter:random_counter" File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv Line: 79
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "nblank" is stuck at VCC File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv Line: 9
    Warning (13410): Pin "nsync" is stuck at GND File: C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/TicTacToe_Top.sv Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/output_files/TicTacToe.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 502 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 459 logic cells
    Info (21064): Implemented 6 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Thu Oct 24 00:39:51 2019
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/TicTacToe/output_files/TicTacToe.map.smsg.


