package com.cburch.logisim.verilog.std.wordlvl;

import com.cburch.logisim.verilog.comp.AbstractGateLvlCell;

public class BinaryOp extends AbstractGateLvlCell {

}
