Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jun  2 22:06:54 2019
| Host         : travis-job-62d108a1-f2fc-457a-b88f-ef30f01569d4 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.427        0.000                      0                13772        0.025        0.000                      0                13768        0.264        0.000                       0                  4769  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk           {0.000 20.000}       40.000          25.000          
eth_tx_clk           {0.000 20.000}       40.000          25.000          
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     2  
  soc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_pll_clk200           2.225        0.000                      0                   13        0.255        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                32.824        0.000                      0                  443        0.035        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                30.493        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                    0.427        0.000                      0                13089        0.025        0.000                      0                13089        3.750        0.000                       0                  4414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.675        0.000                      0                    1                                                                        
                eth_rx_clk            2.471        0.000                      0                    1                                                                        
                eth_tx_clk            2.470        0.000                      0                    1                                                                        
                sys_clk               2.387        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_eth_clk
  To Clock:  soc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.419ns (20.318%)  route 1.643ns (79.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X65Y44         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDPE (Prop_fdpe_C_Q)         0.419     6.641 r  FDPE_3/Q
                         net (fo=5, routed)           1.643     8.284    clk200_rst
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDSE (Setup_fdse_C_S)       -0.604    10.509    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.419ns (20.318%)  route 1.643ns (79.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X65Y44         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDPE (Prop_fdpe_C_Q)         0.419     6.641 r  FDPE_3/Q
                         net (fo=5, routed)           1.643     8.284    clk200_rst
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDSE (Setup_fdse_C_S)       -0.604    10.509    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.419ns (20.318%)  route 1.643ns (79.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X65Y44         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDPE (Prop_fdpe_C_Q)         0.419     6.641 r  FDPE_3/Q
                         net (fo=5, routed)           1.643     8.284    clk200_rst
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDSE (Setup_fdse_C_S)       -0.604    10.509    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.419ns (20.318%)  route 1.643ns (79.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.640     6.222    clk200_clk
    SLICE_X65Y44         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDPE (Prop_fdpe_C_Q)         0.419     6.641 r  FDPE_3/Q
                         net (fo=5, routed)           1.643     8.284    clk200_rst
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDSE (Setup_fdse_C_S)       -0.604    10.509    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.509    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.716ns (33.274%)  route 1.436ns (66.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     7.444    soc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.297     7.741 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.354    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.716ns (33.274%)  route 1.436ns (66.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     7.444    soc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.297     7.741 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.354    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.716ns (33.274%)  route 1.436ns (66.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     7.444    soc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.297     7.741 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.354    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.716ns (33.274%)  route 1.436ns (66.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.824     7.444    soc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.297     7.741 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.612     8.354    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_CE)      -0.205    10.944    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             3.232ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.716ns (41.919%)  route 0.992ns (58.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.992     7.613    soc_reset_counter[3]
    SLICE_X65Y25         LUT6 (Prop_lut6_I3_O)        0.297     7.910 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.910    soc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y25         FDRE (Setup_fdre_C_D)        0.029    11.142    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.743ns (50.943%)  route 0.715ns (49.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.419     6.621 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.715     7.336    soc_reset_counter[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.324     7.660 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.660    soc_reset_counter[1]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X65Y24         FDSE (Setup_fdse_C_D)        0.075    11.224    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  3.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.130     2.116    soc_reset_counter[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.104     2.220 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.220    soc_reset_counter[3]_i_2_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.107     1.964    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  soc_ic_reset_reg/Q
                         net (fo=2, routed)           0.168     2.167    soc_ic_reset
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.212 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.212    soc_ic_reset_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y25         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091     1.948    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.128     1.985 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.130     2.116    soc_reset_counter[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I0_O)        0.098     2.214 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.214    soc_reset_counter[2]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.092     1.949    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.184ns (42.076%)  route 0.253ns (57.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.253     2.252    soc_reset_counter[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.043     2.295 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.295    soc_reset_counter[1]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.107     1.964    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.340%)  route 0.253ns (57.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.253     2.252    soc_reset_counter[0]
    SLICE_X65Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.297 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.297    soc_reset_counter0[0]
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_D)         0.092     1.949    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.614%)  route 0.308ns (62.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.088     2.087    soc_reset_counter[0]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.132 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220     2.352    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.614%)  route 0.308ns (62.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.088     2.087    soc_reset_counter[0]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.132 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220     2.352    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.614%)  route 0.308ns (62.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.088     2.087    soc_reset_counter[0]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.132 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220     2.352    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.614%)  route 0.308ns (62.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDSE (Prop_fdse_C_Q)         0.141     1.998 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.088     2.087    soc_reset_counter[0]
    SLICE_X64Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.132 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220     2.352    soc_reset_counter[3]_i_1_n_0
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X65Y24         FDSE (Hold_fdse_C_CE)       -0.039     1.818    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.128ns (14.727%)  route 0.741ns (85.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.597     1.870    clk200_clk
    SLICE_X65Y44         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.998 r  FDPE_3/Q
                         net (fo=5, routed)           0.741     2.740    clk200_rst
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X65Y24         FDSE (Hold_fdse_C_S)        -0.072     1.819    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.920    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y44     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y44     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     soc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y25     soc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y44     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y44     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y44     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y44     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y25     soc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y44     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y44     FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y44     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y44     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     soc_reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.824ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.211ns (17.553%)  route 5.688ns (82.447%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X39Y5          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  vns_xilinxmultiregimpl8_regs1_reg[2]/Q
                         net (fo=1, routed)           0.967     2.953    vns_xilinxmultiregimpl8_regs1[2]
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.296     3.249 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.883    storage_12_reg_i_8_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.007 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.836     4.843    p_2_in3_in
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.115     6.082    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.206 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.160     7.366    soc_crc32_checker_fifo_out
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  soc_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.976     8.466    soc_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X43Y0          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X43Y0          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[24]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X43Y0          FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[24]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                 32.824    

Slack (MET) :             32.824ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.211ns (17.553%)  route 5.688ns (82.447%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X39Y5          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  vns_xilinxmultiregimpl8_regs1_reg[2]/Q
                         net (fo=1, routed)           0.967     2.953    vns_xilinxmultiregimpl8_regs1[2]
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.296     3.249 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.883    storage_12_reg_i_8_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.007 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.836     4.843    p_2_in3_in
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.115     6.082    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.206 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.160     7.366    soc_crc32_checker_fifo_out
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  soc_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.976     8.466    soc_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X43Y0          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X43Y0          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[26]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X43Y0          FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[26]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                 32.824    

Slack (MET) :             32.824ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.211ns (17.553%)  route 5.688ns (82.447%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X39Y5          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  vns_xilinxmultiregimpl8_regs1_reg[2]/Q
                         net (fo=1, routed)           0.967     2.953    vns_xilinxmultiregimpl8_regs1[2]
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.296     3.249 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.883    storage_12_reg_i_8_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.007 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.836     4.843    p_2_in3_in
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.115     6.082    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.206 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.160     7.366    soc_crc32_checker_fifo_out
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  soc_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.976     8.466    soc_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X43Y0          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X43Y0          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X43Y0          FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                 32.824    

Slack (MET) :             32.824ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.211ns (17.553%)  route 5.688ns (82.447%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X39Y5          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  vns_xilinxmultiregimpl8_regs1_reg[2]/Q
                         net (fo=1, routed)           0.967     2.953    vns_xilinxmultiregimpl8_regs1[2]
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.296     3.249 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.883    storage_12_reg_i_8_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.007 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.836     4.843    p_2_in3_in
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.115     6.082    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.206 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.160     7.366    soc_crc32_checker_fifo_out
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  soc_rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          0.976     8.466    soc_rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X43Y0          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X43Y0          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X43Y0          FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                 32.824    

Slack (MET) :             32.890ns  (required time - arrival time)
  Source:                 soc_crc32_checker_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 1.430ns (20.582%)  route 5.518ns (79.418%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X33Y2          FDSE                                         r  soc_crc32_checker_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDSE (Prop_fdse_C_Q)         0.456     2.024 r  soc_crc32_checker_crc_reg_reg[27]/Q
                         net (fo=17, routed)          1.367     3.391    soc_crc32_checker_crc_reg_reg_n_0_[27]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.150     3.541 r  soc_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=6, routed)           1.075     4.616    soc_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.328     4.944 r  soc_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.952     5.896    soc_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X29Y2          LUT6 (Prop_lut6_I3_O)        0.124     6.020 r  soc_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.316     6.336    soc_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.460 r  soc_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.495     6.955    soc_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.079 r  soc_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.263     7.342    soc_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.466 r  soc_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.050     8.516    soc_crc32_checker_source_source_payload_error
    SLICE_X42Y3          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X42Y3          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.457    
                         clock uncertainty           -0.035    41.422    
    SLICE_X42Y3          FDRE (Setup_fdre_C_D)       -0.016    41.406    soc_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.406    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                 32.890    

Slack (MET) :             32.938ns  (required time - arrival time)
  Source:                 soc_crc32_checker_crc_reg_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 1.430ns (20.848%)  route 5.429ns (79.152%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.568     1.568    eth_rx_clk
    SLICE_X33Y2          FDSE                                         r  soc_crc32_checker_crc_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDSE (Prop_fdse_C_Q)         0.456     2.024 r  soc_crc32_checker_crc_reg_reg[27]/Q
                         net (fo=17, routed)          1.367     3.391    soc_crc32_checker_crc_reg_reg_n_0_[27]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.150     3.541 r  soc_crc32_checker_crc_reg[15]_i_2/O
                         net (fo=6, routed)           1.075     4.616    soc_crc32_checker_crc_reg[15]_i_2_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.328     4.944 r  soc_rx_converter_converter_source_payload_data[39]_i_22/O
                         net (fo=1, routed)           0.952     5.896    soc_rx_converter_converter_source_payload_data[39]_i_22_n_0
    SLICE_X29Y2          LUT6 (Prop_lut6_I3_O)        0.124     6.020 r  soc_rx_converter_converter_source_payload_data[39]_i_15/O
                         net (fo=1, routed)           0.316     6.336    soc_rx_converter_converter_source_payload_data[39]_i_15_n_0
    SLICE_X30Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.460 r  soc_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.495     6.955    soc_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.079 r  soc_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.263     7.342    soc_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.466 r  soc_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.962     8.427    soc_crc32_checker_source_source_payload_error
    SLICE_X43Y0          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X43Y0          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.458    
                         clock uncertainty           -0.035    41.423    
    SLICE_X43Y0          FDRE (Setup_fdre_C_D)       -0.058    41.365    soc_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                 32.938    

Slack (MET) :             32.965ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 1.211ns (17.919%)  route 5.547ns (82.081%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X39Y5          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  vns_xilinxmultiregimpl8_regs1_reg[2]/Q
                         net (fo=1, routed)           0.967     2.953    vns_xilinxmultiregimpl8_regs1[2]
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.296     3.249 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.883    storage_12_reg_i_8_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.007 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.836     4.843    p_2_in3_in
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.115     6.082    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.206 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.165     7.371    soc_crc32_checker_fifo_out
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.124     7.495 r  soc_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.831     8.326    soc_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X45Y1          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X45Y1          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X45Y1          FDRE (Setup_fdre_C_CE)      -0.205    41.291    soc_rx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.291    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 32.965    

Slack (MET) :             32.965ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 1.211ns (17.919%)  route 5.547ns (82.081%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X39Y5          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  vns_xilinxmultiregimpl8_regs1_reg[2]/Q
                         net (fo=1, routed)           0.967     2.953    vns_xilinxmultiregimpl8_regs1[2]
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.296     3.249 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.883    storage_12_reg_i_8_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.007 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.836     4.843    p_2_in3_in
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.115     6.082    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.206 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.165     7.371    soc_crc32_checker_fifo_out
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.124     7.495 r  soc_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.831     8.326    soc_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X45Y1          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X45Y1          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X45Y1          FDRE (Setup_fdre_C_CE)      -0.205    41.291    soc_rx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.291    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 32.965    

Slack (MET) :             32.965ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 1.211ns (17.919%)  route 5.547ns (82.081%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X39Y5          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  vns_xilinxmultiregimpl8_regs1_reg[2]/Q
                         net (fo=1, routed)           0.967     2.953    vns_xilinxmultiregimpl8_regs1[2]
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.296     3.249 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.883    storage_12_reg_i_8_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.007 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.836     4.843    p_2_in3_in
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.115     6.082    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.206 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.165     7.371    soc_crc32_checker_fifo_out
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.124     7.495 r  soc_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.831     8.326    soc_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X45Y1          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X45Y1          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X45Y1          FDRE (Setup_fdre_C_CE)      -0.205    41.291    soc_rx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.291    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 32.965    

Slack (MET) :             33.006ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 1.211ns (18.030%)  route 5.505ns (81.970%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X39Y5          FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  vns_xilinxmultiregimpl8_regs1_reg[2]/Q
                         net (fo=1, routed)           0.967     2.953    vns_xilinxmultiregimpl8_regs1[2]
    SLICE_X40Y5          LUT6 (Prop_lut6_I5_O)        0.296     3.249 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.634     3.883    storage_12_reg_i_8_n_0
    SLICE_X41Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.007 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.836     4.843    p_2_in3_in
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.124     4.967 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.115     6.082    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.206 r  soc_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.165     7.371    soc_crc32_checker_fifo_out
    SLICE_X39Y3          LUT3 (Prop_lut3_I0_O)        0.124     7.495 r  soc_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          0.789     8.284    soc_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X43Y1          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.451    41.451    eth_rx_clk
    SLICE_X43Y1          FDRE                                         r  soc_rx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.079    41.530    
                         clock uncertainty           -0.035    41.495    
    SLICE_X43Y1          FDRE (Setup_fdre_C_CE)      -0.205    41.290    soc_rx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                 33.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X35Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.923    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X35Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.923    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X35Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.923    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X35Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.923    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X35Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.923    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X35Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.923    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X35Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.923    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y2          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y2          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X34Y2          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     0.565    eth_rx_clk
    SLICE_X35Y2          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.217     0.923    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y2          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y2          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.578    
    SLICE_X34Y2          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.483%)  route 0.256ns (64.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X35Y3          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.256     0.961    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 soc_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.483%)  route 0.256ns (64.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X35Y3          FDRE                                         r  soc_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.256     0.961    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.834     0.834    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y2          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.581    
    SLICE_X34Y2          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0  storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y9  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y9  FDPE_11/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y2  soc_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X28Y2  soc_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y1  soc_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y3  soc_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y3  soc_crc32_checker_crc_reg_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y3  soc_crc32_checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y1  soc_crc32_checker_crc_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y3  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y3  storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y2  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.493ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 1.837ns (20.616%)  route 7.074ns (79.384%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.960     3.003    soc_tx_cdc_graycounter1_q[2]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.295     3.298 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.708     4.006    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.130 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.964     5.093    soc_tx_cdc_asyncfifo_readable
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.217 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.838     6.055    soc_padding_inserter_source_valid
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.179 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.628     6.808    soc_crc32_inserter_source_valid
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.328     7.260    soc_preamble_inserter_sink_ready
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.510     7.894    soc_tx_converter_converter_mux0
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.118     8.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.872     8.884    soc_tx_converter_converter_mux__0
    SLICE_X34Y9          LUT5 (Prop_lut5_I2_O)        0.326     9.210 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.266    10.475    soc_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 30.493    

Slack (MET) :             30.529ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 1.837ns (20.699%)  route 7.038ns (79.301%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.960     3.003    soc_tx_cdc_graycounter1_q[2]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.295     3.298 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.708     4.006    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.130 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.964     5.093    soc_tx_cdc_asyncfifo_readable
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.217 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.838     6.055    soc_padding_inserter_source_valid
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.179 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.628     6.808    soc_crc32_inserter_source_valid
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.328     7.260    soc_preamble_inserter_sink_ready
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.510     7.894    soc_tx_converter_converter_mux0
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.118     8.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.863     8.875    soc_tx_converter_converter_mux__0
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.326     9.201 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.239    10.439    soc_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                 30.529    

Slack (MET) :             30.532ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 1.641ns (18.496%)  route 7.231ns (81.504%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.960     3.003    soc_tx_cdc_graycounter1_q[2]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.295     3.298 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.708     4.006    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.130 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.964     5.093    soc_tx_cdc_asyncfifo_readable
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.217 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.838     6.055    soc_padding_inserter_source_valid
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.179 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.628     6.808    soc_crc32_inserter_source_valid
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.328     7.260    soc_preamble_inserter_sink_ready
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.187     8.571    soc_tx_converter_converter_mux0
    SLICE_X33Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.695 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.472     9.167    storage_11_reg_i_46_n_0
    SLICE_X34Y8          LUT4 (Prop_lut4_I1_O)        0.124     9.291 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.146    10.436    soc_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                 30.532    

Slack (MET) :             30.657ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 1.837ns (21.001%)  route 6.910ns (78.999%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.960     3.003    soc_tx_cdc_graycounter1_q[2]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.295     3.298 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.708     4.006    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.130 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.964     5.093    soc_tx_cdc_asyncfifo_readable
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.217 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.838     6.055    soc_padding_inserter_source_valid
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.179 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.628     6.808    soc_crc32_inserter_source_valid
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.328     7.260    soc_preamble_inserter_sink_ready
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.510     7.894    soc_tx_converter_converter_mux0
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.118     8.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.610     8.622    soc_tx_converter_converter_mux__0
    SLICE_X33Y9          LUT4 (Prop_lut4_I0_O)        0.326     8.948 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.364    10.312    soc_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 30.657    

Slack (MET) :             30.750ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 1.837ns (21.227%)  route 6.817ns (78.773%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.960     3.003    soc_tx_cdc_graycounter1_q[2]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.295     3.298 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.708     4.006    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.130 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.964     5.093    soc_tx_cdc_asyncfifo_readable
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.217 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.838     6.055    soc_padding_inserter_source_valid
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.179 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.628     6.808    soc_crc32_inserter_source_valid
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.328     7.260    soc_preamble_inserter_sink_ready
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.510     7.894    soc_tx_converter_converter_mux0
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.118     8.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.665     8.677    soc_tx_converter_converter_mux__0
    SLICE_X33Y10         LUT3 (Prop_lut3_I1_O)        0.326     9.003 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.216    10.219    soc_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                 30.750    

Slack (MET) :             30.895ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.509ns  (logic 1.837ns (21.589%)  route 6.672ns (78.411%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.960     3.003    soc_tx_cdc_graycounter1_q[2]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.295     3.298 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.708     4.006    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.130 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.964     5.093    soc_tx_cdc_asyncfifo_readable
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.217 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.838     6.055    soc_padding_inserter_source_valid
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.179 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.628     6.808    soc_crc32_inserter_source_valid
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.328     7.260    soc_preamble_inserter_sink_ready
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.510     7.894    soc_tx_converter_converter_mux0
    SLICE_X31Y10         LUT3 (Prop_lut3_I2_O)        0.118     8.012 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.660     8.672    soc_tx_converter_converter_mux__0
    SLICE_X33Y10         LUT2 (Prop_lut2_I1_O)        0.326     8.998 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.076    10.073    soc_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.969    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                 30.895    

Slack (MET) :             30.905ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 1.667ns (18.935%)  route 7.137ns (81.065%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.960     3.003    soc_tx_cdc_graycounter1_q[2]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.295     3.298 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.708     4.006    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.130 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.964     5.093    soc_tx_cdc_asyncfifo_readable
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.217 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.838     6.055    soc_padding_inserter_source_valid
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.179 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.628     6.808    soc_crc32_inserter_source_valid
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.328     7.260    soc_preamble_inserter_sink_ready
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.187     8.571    soc_tx_converter_converter_mux0
    SLICE_X33Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.695 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.763     9.458    storage_11_reg_i_46_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I1_O)        0.150     9.608 r  soc_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.761    10.368    soc_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X34Y8          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    41.446    eth_tx_clk
    SLICE_X34Y8          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.094    41.540    
                         clock uncertainty           -0.035    41.505    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)       -0.232    41.273    soc_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.273    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                 30.905    

Slack (MET) :             31.085ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.743ns (42.417%)  route 5.081ns (57.583%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.609     1.609    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.063 r  storage_11_reg/DOADO[26]
                         net (fo=1, routed)           1.171     5.234    soc_tx_converter_converter_sink_payload_data_reg[32]
    SLICE_X8Y11          LUT6 (Prop_lut6_I2_O)        0.124     5.358 r  soc_crc32_inserter_reg[9]_i_4/O
                         net (fo=1, routed)           1.419     6.778    soc_crc32_inserter_reg[9]_i_4_n_0
    SLICE_X28Y12         LUT4 (Prop_lut4_I3_O)        0.152     6.930 r  soc_crc32_inserter_reg[9]_i_3/O
                         net (fo=3, routed)           0.572     7.502    soc_crc32_inserter_reg[9]_i_3_n_0
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.327     7.829 r  soc_crc32_inserter_reg[31]_i_4/O
                         net (fo=12, routed)          1.101     8.930    soc_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.358     9.288 r  soc_crc32_inserter_reg[12]_i_2/O
                         net (fo=1, routed)           0.817    10.105    soc_crc32_inserter_reg[12]_i_2_n_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I2_O)        0.328    10.433 r  soc_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.433    soc_crc32_inserter_next_reg[12]
    SLICE_X33Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    41.445    eth_tx_clk
    SLICE_X33Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[12]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X33Y11         FDSE (Setup_fdse_C_D)        0.029    41.518    soc_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         41.518    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                 31.085    

Slack (MET) :             31.281ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.425ns  (logic 1.667ns (19.785%)  route 6.758ns (80.215%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.960     3.003    soc_tx_cdc_graycounter1_q[2]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.295     3.298 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.708     4.006    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.130 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.964     5.093    soc_tx_cdc_asyncfifo_readable
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.217 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.838     6.055    soc_padding_inserter_source_valid
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.179 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.628     6.808    soc_crc32_inserter_source_valid
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.328     7.260    soc_preamble_inserter_sink_ready
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.187     8.571    soc_tx_converter_converter_mux0
    SLICE_X33Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.695 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.763     9.458    storage_11_reg_i_46_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I1_O)        0.150     9.608 r  soc_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.382     9.990    soc_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X34Y8          FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    41.446    eth_tx_clk
    SLICE_X34Y8          FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[6]/C
                         clock pessimism              0.094    41.540    
                         clock uncertainty           -0.035    41.505    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)       -0.234    41.271    soc_tx_cdc_graycounter1_q_binary_reg[6]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 31.281    

Slack (MET) :             31.531ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 1.641ns (19.585%)  route 6.738ns (80.415%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.564     1.564    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.478     2.042 r  soc_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.960     3.003    soc_tx_cdc_graycounter1_q[2]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.295     3.298 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.708     4.006    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.130 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.964     5.093    soc_tx_cdc_asyncfifo_readable
    SLICE_X31Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.217 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.838     6.055    soc_padding_inserter_source_valid
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.124     6.179 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.628     6.808    soc_crc32_inserter_source_valid
    SLICE_X29Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.932 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.328     7.260    soc_preamble_inserter_sink_ready
    SLICE_X31Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.187     8.571    soc_tx_converter_converter_mux0
    SLICE_X33Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.695 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.472     9.167    storage_11_reg_i_46_n_0
    SLICE_X34Y8          LUT4 (Prop_lut4_I1_O)        0.124     9.291 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.653     9.943    soc_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X34Y8          FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    41.446    eth_tx_clk
    SLICE_X34Y8          FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.094    41.540    
                         clock uncertainty           -0.035    41.505    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)       -0.031    41.474    soc_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.474    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                 31.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X35Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.759    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X35Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X35Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.076     0.639    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X35Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.759    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X35Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X35Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.075     0.638    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X35Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.759    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X35Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X35Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X35Y8          FDRE (Hold_fdre_C_D)         0.075     0.638    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X36Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.059     0.763    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X36Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X36Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.076     0.640    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X35Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.759    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X35Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X35Y7          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.071     0.634    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X36Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     0.762    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X36Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X36Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.071     0.635    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X36Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.770    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X36Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X36Y8          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.075     0.639    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X32Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDSE (Prop_fdse_C_Q)         0.141     0.704 r  soc_crc32_inserter_reg_reg[7]/Q
                         net (fo=2, routed)           0.064     0.768    p_22_in
    SLICE_X33Y11         LUT5 (Prop_lut5_I4_O)        0.045     0.813 r  soc_crc32_inserter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.813    soc_crc32_inserter_next_reg[15]
    SLICE_X33Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X33Y11         FDSE                                         r  soc_crc32_inserter_reg_reg[15]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X33Y11         FDSE (Hold_fdse_C_D)         0.092     0.668    soc_crc32_inserter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 soc_tx_cdc_graycounter1_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X35Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_tx_cdc_graycounter1_q_binary_reg[3]/Q
                         net (fo=8, routed)           0.133     0.836    soc_tx_cdc_graycounter1_q_binary_reg__0[3]
    SLICE_X34Y9          LUT5 (Prop_lut5_I0_O)        0.048     0.884 r  soc_tx_cdc_graycounter1_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.884    soc_tx_cdc_graycounter1_q_next[2]
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.131     0.707    soc_tx_cdc_graycounter1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 soc_tx_cdc_graycounter1_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X35Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  soc_tx_cdc_graycounter1_q_binary_reg[3]/Q
                         net (fo=8, routed)           0.137     0.840    soc_tx_cdc_graycounter1_q_binary_reg__0[3]
    SLICE_X34Y9          LUT6 (Prop_lut6_I1_O)        0.045     0.885 r  soc_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.885    soc_tx_cdc_graycounter1_q_next[3]
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X34Y9          FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X34Y9          FDRE (Hold_fdre_C_D)         0.121     0.697    soc_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y10  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X15Y10  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y11  eth_tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y12  eth_tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y12  eth_tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y12  eth_tx_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y11   eth_tx_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y10  soc_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y10  soc_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y10  FDPE_8/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y10  FDPE_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  eth_tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  eth_tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  eth_tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  eth_tx_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y12  eth_tx_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y12  eth_tx_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y11   eth_tx_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y11   eth_tx_en_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y10  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y10  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y10  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X15Y10  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y11  eth_tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y11  eth_tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  eth_tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  eth_tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  eth_tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y12  eth_tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.938ns (43.694%)  route 5.075ns (56.306%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        1.598     1.598    sys_clk
    RAMB18_X2Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.052 r  tag_mem_reg/DOADO[7]
                         net (fo=2, routed)           1.242     5.294    picorv32/tag_mem_reg[7]
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.418 r  picorv32/tag_mem_reg_i_10/O
                         net (fo=1, routed)           0.000     5.418    picorv32/tag_mem_reg_i_10_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.816 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.816    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.930 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.718     6.648    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.772 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.175     6.947    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.071 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          1.057     8.128    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y17         LUT3 (Prop_lut3_I1_O)        0.150     8.278 r  picorv32/mem_rdata_q[3]_i_1/O
                         net (fo=11, routed)          0.723     9.001    picorv32/mem_rdata_q[3]_i_1_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I3_O)        0.326     9.327 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.429     9.756    picorv32/instr_retirq_i_2_n_0
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.880 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.730    10.611    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X49Y18         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4414, routed)        1.444    11.444    picorv32/clk100
    SLICE_X49Y18         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X49Y18         FDRE (Setup_fdre_C_R)       -0.429    11.038    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.038    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.938ns (43.694%)  route 5.075ns (56.306%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        1.598     1.598    sys_clk
    RAMB18_X2Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.052 r  tag_mem_reg/DOADO[7]
                         net (fo=2, routed)           1.242     5.294    picorv32/tag_mem_reg[7]
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.418 r  picorv32/tag_mem_reg_i_10/O
                         net (fo=1, routed)           0.000     5.418    picorv32/tag_mem_reg_i_10_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.816 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.816    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.930 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.718     6.648    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.772 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.175     6.947    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.071 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          1.057     8.128    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y17         LUT3 (Prop_lut3_I1_O)        0.150     8.278 r  picorv32/mem_rdata_q[3]_i_1/O
                         net (fo=11, routed)          0.723     9.001    picorv32/mem_rdata_q[3]_i_1_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I3_O)        0.326     9.327 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.429     9.756    picorv32/instr_retirq_i_2_n_0
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.880 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.730    10.611    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X49Y18         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4414, routed)        1.444    11.444    picorv32/clk100
    SLICE_X49Y18         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X49Y18         FDRE (Setup_fdre_C_R)       -0.429    11.038    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.038    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.938ns (43.694%)  route 5.075ns (56.306%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        1.598     1.598    sys_clk
    RAMB18_X2Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.052 r  tag_mem_reg/DOADO[7]
                         net (fo=2, routed)           1.242     5.294    picorv32/tag_mem_reg[7]
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.418 r  picorv32/tag_mem_reg_i_10/O
                         net (fo=1, routed)           0.000     5.418    picorv32/tag_mem_reg_i_10_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.816 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.816    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.930 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.718     6.648    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.772 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.175     6.947    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.071 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          1.057     8.128    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y17         LUT3 (Prop_lut3_I1_O)        0.150     8.278 r  picorv32/mem_rdata_q[3]_i_1/O
                         net (fo=11, routed)          0.723     9.001    picorv32/mem_rdata_q[3]_i_1_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I3_O)        0.326     9.327 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.429     9.756    picorv32/instr_retirq_i_2_n_0
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.880 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.730    10.611    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X49Y18         FDRE                                         r  picorv32/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4414, routed)        1.444    11.444    picorv32/clk100
    SLICE_X49Y18         FDRE                                         r  picorv32/decoded_rs1_reg[4]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X49Y18         FDRE (Setup_fdre_C_R)       -0.429    11.038    picorv32/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.038    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 3.938ns (44.849%)  route 4.842ns (55.151%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        1.598     1.598    sys_clk
    RAMB18_X2Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.052 r  tag_mem_reg/DOADO[7]
                         net (fo=2, routed)           1.242     5.294    picorv32/tag_mem_reg[7]
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.418 r  picorv32/tag_mem_reg_i_10/O
                         net (fo=1, routed)           0.000     5.418    picorv32/tag_mem_reg_i_10_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.816 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.816    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.930 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.718     6.648    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.772 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.175     6.947    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.071 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          1.057     8.128    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y17         LUT3 (Prop_lut3_I1_O)        0.150     8.278 r  picorv32/mem_rdata_q[3]_i_1/O
                         net (fo=11, routed)          0.723     9.001    picorv32/mem_rdata_q[3]_i_1_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I3_O)        0.326     9.327 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.429     9.756    picorv32/instr_retirq_i_2_n_0
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.880 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.498    10.378    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4414, routed)        1.444    11.444    picorv32/clk100
    SLICE_X50Y20         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X50Y20         FDRE (Setup_fdre_C_R)       -0.524    10.943    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 3.938ns (44.849%)  route 4.842ns (55.151%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        1.598     1.598    sys_clk
    RAMB18_X2Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.052 r  tag_mem_reg/DOADO[7]
                         net (fo=2, routed)           1.242     5.294    picorv32/tag_mem_reg[7]
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.418 r  picorv32/tag_mem_reg_i_10/O
                         net (fo=1, routed)           0.000     5.418    picorv32/tag_mem_reg_i_10_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.816 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.816    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.930 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.718     6.648    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.772 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.175     6.947    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.071 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          1.057     8.128    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X48Y17         LUT3 (Prop_lut3_I1_O)        0.150     8.278 r  picorv32/mem_rdata_q[3]_i_1/O
                         net (fo=11, routed)          0.723     9.001    picorv32/mem_rdata_q[3]_i_1_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I3_O)        0.326     9.327 f  picorv32/instr_retirq_i_2/O
                         net (fo=4, routed)           0.429     9.756    picorv32/instr_retirq_i_2_n_0
    SLICE_X49Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.880 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.498    10.378    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4414, routed)        1.444    11.444    picorv32/clk100
    SLICE_X50Y20         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X50Y20         FDRE (Setup_fdre_C_R)       -0.524    10.943    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine1_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.441ns (26.848%)  route 6.651ns (73.152%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        1.568     1.568    sys_clk
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.386     3.410    p_0_in0_in[9]
    SLICE_X45Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.534 r  vns_bankmachine6_state[1]_i_6/O
                         net (fo=1, routed)           0.000     3.534    vns_bankmachine6_state[1]_i_6_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.935 r  vns_bankmachine6_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.935    vns_bankmachine6_state_reg[1]_i_4_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.206 f  vns_bankmachine6_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           1.075     5.281    soc_netsoc_sdram_bankmachine6_row_hit
    SLICE_X61Y11         LUT6 (Prop_lut6_I3_O)        0.373     5.654 r  soc_netsoc_sdram_choose_req_grant[2]_i_22/O
                         net (fo=4, routed)           0.820     6.474    soc_netsoc_sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I2_O)        0.124     6.598 r  soc_netsoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=9, routed)           0.722     7.320    soc_netsoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.118     7.438 r  soc_netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=10, routed)          1.029     8.467    soc_netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.326     8.793 r  vns_bankmachine1_state[3]_i_10/O
                         net (fo=1, routed)           0.687     9.480    vns_bankmachine1_state[3]_i_10_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  vns_bankmachine1_state[3]_i_5/O
                         net (fo=1, routed)           0.553    10.157    vns_bankmachine1_state[3]_i_5_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.281 r  vns_bankmachine1_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.660    vns_bankmachine1_next_state
    SLICE_X55Y2          FDRE                                         r  vns_bankmachine1_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4414, routed)        1.456    11.456    sys_clk
    SLICE_X55Y2          FDRE                                         r  vns_bankmachine1_state_reg[0]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X55Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.274    vns_bankmachine1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine1_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.441ns (26.848%)  route 6.651ns (73.152%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        1.568     1.568    sys_clk
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.386     3.410    p_0_in0_in[9]
    SLICE_X45Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.534 r  vns_bankmachine6_state[1]_i_6/O
                         net (fo=1, routed)           0.000     3.534    vns_bankmachine6_state[1]_i_6_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.935 r  vns_bankmachine6_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.935    vns_bankmachine6_state_reg[1]_i_4_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.206 f  vns_bankmachine6_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           1.075     5.281    soc_netsoc_sdram_bankmachine6_row_hit
    SLICE_X61Y11         LUT6 (Prop_lut6_I3_O)        0.373     5.654 r  soc_netsoc_sdram_choose_req_grant[2]_i_22/O
                         net (fo=4, routed)           0.820     6.474    soc_netsoc_sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I2_O)        0.124     6.598 r  soc_netsoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=9, routed)           0.722     7.320    soc_netsoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.118     7.438 r  soc_netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=10, routed)          1.029     8.467    soc_netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.326     8.793 r  vns_bankmachine1_state[3]_i_10/O
                         net (fo=1, routed)           0.687     9.480    vns_bankmachine1_state[3]_i_10_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  vns_bankmachine1_state[3]_i_5/O
                         net (fo=1, routed)           0.553    10.157    vns_bankmachine1_state[3]_i_5_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.281 r  vns_bankmachine1_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.660    vns_bankmachine1_next_state
    SLICE_X55Y2          FDRE                                         r  vns_bankmachine1_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4414, routed)        1.456    11.456    sys_clk
    SLICE_X55Y2          FDRE                                         r  vns_bankmachine1_state_reg[1]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X55Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.274    vns_bankmachine1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine1_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.441ns (26.848%)  route 6.651ns (73.152%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        1.568     1.568    sys_clk
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.386     3.410    p_0_in0_in[9]
    SLICE_X45Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.534 r  vns_bankmachine6_state[1]_i_6/O
                         net (fo=1, routed)           0.000     3.534    vns_bankmachine6_state[1]_i_6_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.935 r  vns_bankmachine6_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.935    vns_bankmachine6_state_reg[1]_i_4_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.206 f  vns_bankmachine6_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           1.075     5.281    soc_netsoc_sdram_bankmachine6_row_hit
    SLICE_X61Y11         LUT6 (Prop_lut6_I3_O)        0.373     5.654 r  soc_netsoc_sdram_choose_req_grant[2]_i_22/O
                         net (fo=4, routed)           0.820     6.474    soc_netsoc_sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I2_O)        0.124     6.598 r  soc_netsoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=9, routed)           0.722     7.320    soc_netsoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.118     7.438 r  soc_netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=10, routed)          1.029     8.467    soc_netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.326     8.793 r  vns_bankmachine1_state[3]_i_10/O
                         net (fo=1, routed)           0.687     9.480    vns_bankmachine1_state[3]_i_10_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  vns_bankmachine1_state[3]_i_5/O
                         net (fo=1, routed)           0.553    10.157    vns_bankmachine1_state[3]_i_5_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.281 r  vns_bankmachine1_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.660    vns_bankmachine1_next_state
    SLICE_X55Y2          FDRE                                         r  vns_bankmachine1_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4414, routed)        1.456    11.456    sys_clk
    SLICE_X55Y2          FDRE                                         r  vns_bankmachine1_state_reg[2]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X55Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.274    vns_bankmachine1_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine1_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.441ns (26.848%)  route 6.651ns (73.152%))
  Logic Levels:           9  (CARRY4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        1.568     1.568    sys_clk
    SLICE_X48Y12         FDRE                                         r  soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_reg[16]/Q
                         net (fo=4, routed)           1.386     3.410    p_0_in0_in[9]
    SLICE_X45Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.534 r  vns_bankmachine6_state[1]_i_6/O
                         net (fo=1, routed)           0.000     3.534    vns_bankmachine6_state[1]_i_6_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.935 r  vns_bankmachine6_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.935    vns_bankmachine6_state_reg[1]_i_4_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.206 f  vns_bankmachine6_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           1.075     5.281    soc_netsoc_sdram_bankmachine6_row_hit
    SLICE_X61Y11         LUT6 (Prop_lut6_I3_O)        0.373     5.654 r  soc_netsoc_sdram_choose_req_grant[2]_i_22/O
                         net (fo=4, routed)           0.820     6.474    soc_netsoc_sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I2_O)        0.124     6.598 r  soc_netsoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=9, routed)           0.722     7.320    soc_netsoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.118     7.438 r  soc_netsoc_sdram_bandwidth_cmd_valid_i_3/O
                         net (fo=10, routed)          1.029     8.467    soc_netsoc_sdram_bandwidth_cmd_valid_i_3_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I2_O)        0.326     8.793 r  vns_bankmachine1_state[3]_i_10/O
                         net (fo=1, routed)           0.687     9.480    vns_bankmachine1_state[3]_i_10_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.604 r  vns_bankmachine1_state[3]_i_5/O
                         net (fo=1, routed)           0.553    10.157    vns_bankmachine1_state[3]_i_5_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I3_O)        0.124    10.281 r  vns_bankmachine1_state[3]_i_1/O
                         net (fo=4, routed)           0.379    10.660    vns_bankmachine1_next_state
    SLICE_X55Y2          FDRE                                         r  vns_bankmachine1_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4414, routed)        1.456    11.456    sys_clk
    SLICE_X55Y2          FDRE                                         r  vns_bankmachine1_state_reg[3]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X55Y2          FDRE (Setup_fdre_C_CE)      -0.205    11.274    vns_bankmachine1_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/reg_op1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 3.710ns (41.256%)  route 5.283ns (58.744%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        1.598     1.598    sys_clk
    RAMB18_X2Y9          RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.052 r  tag_mem_reg/DOADO[7]
                         net (fo=2, routed)           1.242     5.294    picorv32/tag_mem_reg[7]
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.418 r  picorv32/tag_mem_reg_i_10/O
                         net (fo=1, routed)           0.000     5.418    picorv32/tag_mem_reg_i_10_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.816 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.816    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.930 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.718     6.648    picorv32/soc_netsoc_interface0_wb_sdram_ack0
    SLICE_X56Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.772 r  picorv32/vns_netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.175     6.947    picorv32/vns_netsoc_count[0]_i_4_n_0
    SLICE_X56Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.071 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.673     7.744    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.124     7.868 f  picorv32/is_sb_sh_sw_i_3/O
                         net (fo=12, routed)          0.882     8.750    picorv32/is_sb_sh_sw_i_3_n_0
    SLICE_X49Y19         LUT5 (Prop_lut5_I1_O)        0.124     8.874 r  picorv32/reg_op1[31]_i_3/O
                         net (fo=3, routed)           0.569     9.443    picorv32/set_mem_do_wdata21_out
    SLICE_X48Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.567 r  picorv32/reg_op1[31]_i_1/O
                         net (fo=32, routed)          1.023    10.591    picorv32/reg_op1[31]_i_1_n_0
    SLICE_X45Y16         FDRE                                         r  picorv32/reg_op1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4414, routed)        1.444    11.444    picorv32/clk100
    SLICE_X45Y16         FDRE                                         r  picorv32/reg_op1_reg[14]/C
                         clock pessimism              0.079    11.523    
                         clock uncertainty           -0.057    11.467    
    SLICE_X45Y16         FDRE (Setup_fdre_C_CE)      -0.205    11.262    picorv32/reg_op1_reg[14]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  0.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 soc_dna_status_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_dna_status_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.726%)  route 0.187ns (53.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.565     0.565    sys_clk
    SLICE_X34Y49         FDRE                                         r  soc_dna_status_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  soc_dna_status_reg[48]/Q
                         net (fo=2, routed)           0.187     0.916    soc_dna_status_reg_n_0_[48]
    SLICE_X34Y51         FDRE                                         r  soc_dna_status_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.827     0.827    sys_clk
    SLICE_X34Y51         FDRE                                         r  soc_dna_status_reg[49]/C
                         clock pessimism              0.000     0.827    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.063     0.890    soc_dna_status_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.834     0.834    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.834     0.834    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.834     0.834    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.834     0.834    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.834     0.834    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.834     0.834    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y41         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.887    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y41         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.834     0.834    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y41         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.564     0.564    sys_clk
    SLICE_X43Y41         FDRE                                         r  soc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.922    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X42Y41         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.834     0.834    storage_1_reg_0_15_6_9/WCLK
    SLICE_X42Y41         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.257     0.577    
    SLICE_X42Y41         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.887    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.567     0.567    sys_clk
    SLICE_X51Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.936    storage_3_reg_0_7_6_11/ADDRD0
    SLICE_X50Y8          RAMD32                                       r  storage_3_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4414, routed)        0.838     0.838    storage_3_reg_0_7_6_11/WCLK
    SLICE_X50Y8          RAMD32                                       r  storage_3_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.258     0.580    
    SLICE_X50Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    storage_3_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y3   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y15  data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y7   data_mem_grain1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   mem_1_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  mem_1_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y4   mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_4_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_4_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_4_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_4_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_4_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_4_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_4_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_4_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_4_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y16  storage_4_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_3_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y24  picorv32/cpuregs_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y24  picorv32/cpuregs_reg_r1_0_63_12_14/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.675ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y44         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.597     3.870    clk200_clk
    SLICE_X65Y44         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.870    
                         clock uncertainty           -0.125     3.746    
    SLICE_X65Y44         FDPE (Setup_fdpe_C_D)       -0.005     3.741    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.741    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.675    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.471ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X15Y9          FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     2.567    eth_rx_clk
    SLICE_X15Y9          FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.567    
                         clock uncertainty           -0.025     2.542    
    SLICE_X15Y9          FDPE (Setup_fdpe_C_D)       -0.005     2.537    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.537    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.471    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.470ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X15Y10         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     2.566    eth_tx_clk
    SLICE_X15Y10         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.566    
                         clock uncertainty           -0.025     2.541    
    SLICE_X15Y10         FDPE (Setup_fdpe_C_D)       -0.005     2.536    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.470    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X58Y47         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4414, routed)        0.597     2.597    sys_clk
    SLICE_X58Y47         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.597    
                         clock uncertainty           -0.129     2.467    
    SLICE_X58Y47         FDPE (Setup_fdpe_C_D)       -0.005     2.462    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.462    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.387    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.114 (r) | FAST    |     2.446 (r) | SLOW    | soc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     3.202 (r) | SLOW    |    -0.719 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.415 (r) | SLOW    |    -0.790 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     3.156 (r) | SLOW    |    -0.681 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.299 (r) | SLOW    |    -0.729 (r) | FAST    |                |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     5.668 (r) | SLOW    |    -1.167 (r) | FAST    |                |
sys_clk    | cpu_reset        | FDPE           | -        |     3.075 (r) | SLOW    |    -0.669 (r) | FAST    |                |
sys_clk    | eth_mdio         | FDRE           | -        |     2.209 (r) | SLOW    |    -0.261 (r) | FAST    |                |
sys_clk    | serial_rx        | FDRE           | -        |     4.001 (r) | SLOW    |    -1.096 (r) | FAST    |                |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.614 (r) | SLOW    |    -0.049 (r) | FAST    |                |
sys_clk    | user_btn0        | FDRE           | -        |     5.338 (r) | SLOW    |    -1.195 (r) | FAST    |                |
sys_clk    | user_btn1        | FDRE           | -        |     5.557 (r) | SLOW    |    -1.345 (r) | FAST    |                |
sys_clk    | user_btn2        | FDRE           | -        |     5.866 (r) | SLOW    |    -1.515 (r) | FAST    |                |
sys_clk    | user_btn3        | FDRE           | -        |     6.120 (r) | SLOW    |    -1.615 (r) | FAST    |                |
sys_clk    | user_sw0         | FDRE           | -        |     4.025 (r) | SLOW    |    -1.074 (r) | FAST    |                |
sys_clk    | user_sw1         | FDRE           | -        |     4.652 (r) | SLOW    |    -1.232 (r) | FAST    |                |
sys_clk    | user_sw2         | FDRE           | -        |     4.696 (r) | SLOW    |    -1.233 (r) | FAST    |                |
sys_clk    | user_sw3         | FDRE           | -        |     4.667 (r) | SLOW    |    -1.256 (r) | FAST    |                |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.601 (r) | SLOW    |      3.345 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.005 (r) | SLOW    |      3.066 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.516 (r) | SLOW    |      3.364 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.258 (r) | SLOW    |      3.203 (r) | FAST    |                   |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.742 (r) | SLOW    |      2.892 (r) | FAST    |                   |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.743 (r) | SLOW    |      1.671 (r) | FAST    |                   |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.345 (r) | SLOW    |      1.940 (r) | FAST    |                   |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.495 (r) | SLOW    |      2.004 (r) | FAST    |                   |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.881 (r) | SLOW    |      1.714 (r) | FAST    |                   |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.043 (r) | SLOW    |      1.804 (r) | FAST    |                   |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.635 (r) | SLOW    |      2.075 (r) | FAST    |                   |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.593 (r) | SLOW    |      1.609 (r) | FAST    |                   |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.893 (r) | SLOW    |      1.739 (r) | FAST    |                   |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.221 (r) | SLOW    |      1.481 (r) | FAST    |                   |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.688 (r) | SLOW    |      1.613 (r) | FAST    |                   |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.535 (r) | SLOW    |      1.638 (r) | FAST    |                   |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.071 (r) | SLOW    |      1.413 (r) | FAST    |                   |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.675 (r) | SLOW    |      1.680 (r) | FAST    |                   |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.535 (r) | SLOW    |      1.561 (r) | FAST    |                   |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.385 (r) | SLOW    |      1.573 (r) | FAST    |                   |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.676 (r) | SLOW    |      1.615 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.195 (r) | SLOW    |      1.856 (r) | FAST    |                   |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.234 (r) | SLOW    |      1.464 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.196 (r) | SLOW    |      1.863 (r) | FAST    |                   |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.235 (r) | SLOW    |      1.459 (r) | FAST    |                   |
sys_clk    | eth_mdc          | FDRE           | -     |      8.804 (r) | SLOW    |      2.895 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -     |      8.911 (r) | SLOW    |      2.717 (r) | FAST    |                   |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.505 (r) | SLOW    |      2.945 (r) | FAST    |                   |
sys_clk    | serial_tx        | FDSE           | -     |     10.199 (r) | SLOW    |      3.394 (r) | FAST    |                   |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.332 (r) | SLOW    |      2.865 (r) | FAST    |                   |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.244 (r) | SLOW    |      2.964 (r) | FAST    |                   |
sys_clk    | user_led0        | FDRE           | -     |      8.950 (r) | SLOW    |      2.938 (r) | FAST    |                   |
sys_clk    | user_led1        | FDRE           | -     |      9.149 (r) | SLOW    |      3.001 (r) | FAST    |                   |
sys_clk    | user_led2        | FDRE           | -     |      9.298 (r) | SLOW    |      3.046 (r) | FAST    |                   |
sys_clk    | user_led3        | FDRE           | -     |      9.266 (r) | SLOW    |      3.014 (r) | FAST    |                   |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.775 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.176 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.849 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         9.507 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.709 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.571 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.699 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.573 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.734 ns
Ideal Clock Offset to Actual Clock: -2.048 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.202 (r) | SLOW    | -0.719 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.415 (r) | SLOW    | -0.790 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.156 (r) | SLOW    | -0.681 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.299 (r) | SLOW    | -0.729 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.415 (r) | SLOW    | -0.681 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.564 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.743 (r) | SLOW    |   1.671 (r) | FAST    |    0.672 |
ddram_dq[1]        |   7.345 (r) | SLOW    |   1.940 (r) | FAST    |    1.274 |
ddram_dq[2]        |   7.495 (r) | SLOW    |   2.004 (r) | FAST    |    1.424 |
ddram_dq[3]        |   6.881 (r) | SLOW    |   1.714 (r) | FAST    |    0.810 |
ddram_dq[4]        |   7.043 (r) | SLOW    |   1.804 (r) | FAST    |    0.972 |
ddram_dq[5]        |   7.635 (r) | SLOW    |   2.075 (r) | FAST    |    1.564 |
ddram_dq[6]        |   6.593 (r) | SLOW    |   1.609 (r) | FAST    |    0.522 |
ddram_dq[7]        |   6.893 (r) | SLOW    |   1.739 (r) | FAST    |    0.822 |
ddram_dq[8]        |   6.221 (r) | SLOW    |   1.481 (r) | FAST    |    0.150 |
ddram_dq[9]        |   6.688 (r) | SLOW    |   1.613 (r) | FAST    |    0.617 |
ddram_dq[10]       |   6.535 (r) | SLOW    |   1.638 (r) | FAST    |    0.464 |
ddram_dq[11]       |   6.071 (r) | SLOW    |   1.413 (r) | FAST    |    0.000 |
ddram_dq[12]       |   6.675 (r) | SLOW    |   1.680 (r) | FAST    |    0.604 |
ddram_dq[13]       |   6.535 (r) | SLOW    |   1.561 (r) | FAST    |    0.465 |
ddram_dq[14]       |   6.385 (r) | SLOW    |   1.573 (r) | FAST    |    0.314 |
ddram_dq[15]       |   6.676 (r) | SLOW    |   1.615 (r) | FAST    |    0.605 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.635 (r) | SLOW    |   1.413 (r) | FAST    |    1.564 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.961 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.195 (r) | SLOW    |   1.856 (r) | FAST    |    0.960 |
ddram_dqs_n[1]     |   6.234 (r) | SLOW    |   1.464 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.196 (r) | SLOW    |   1.863 (r) | FAST    |    0.961 |
ddram_dqs_p[1]     |   6.235 (r) | SLOW    |   1.459 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.196 (r) | SLOW    |   1.459 (r) | FAST    |    0.961 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.597 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.601 (r) | SLOW    |   3.345 (r) | FAST    |    0.597 |
eth_tx_data[1]     |   9.005 (r) | SLOW    |   3.066 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   9.516 (r) | SLOW    |   3.364 (r) | FAST    |    0.511 |
eth_tx_data[3]     |   9.258 (r) | SLOW    |   3.203 (r) | FAST    |    0.253 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.601 (r) | SLOW    |   3.066 (r) | FAST    |    0.597 |
-------------------+-------------+---------+-------------+---------+----------+




