$date
	Sat Oct 22 22:21:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#459452
b111 !
1"
#459454
b111 &
b111 %
1$
#459455
0"
#459458
b10110 &
b10110 %
#459462
b1011 &
b1011 %
#459466
b100010 &
b100010 %
#459470
b10001 &
b10001 %
#459474
b110100 &
b110100 %
#459478
b11010 &
b11010 %
#459482
b1101 &
b1101 %
#459486
b101000 &
b101000 %
#459490
b10100 &
b10100 %
#459494
b1010 &
b1010 %
#459498
b101 &
b101 %
#459502
b10000 &
b10000 %
#459506
b1000 &
b1000 %
#459510
b100 &
b100 %
#459514
b10 &
b10 %
#459518
b1 &
1#
b1 %
#459522
b0 &
b0 %
0#
0$
#1461534
b11010 &
b11010 %
1$
b11010 !
1"
#1461535
0"
#1461538
b1101 &
b1101 %
#1461542
b101000 &
b101000 %
#1461546
b10100 &
b10100 %
#1461550
b1010 &
b1010 %
#1461554
b101 &
b101 %
#1461558
b10000 &
b10000 %
#1461562
b1000 &
b1000 %
#1461566
b100 &
b100 %
#1461570
b10 &
b10 %
#1461574
b1 &
1#
b1 %
#1461578
b0 &
b0 %
0#
0$
#2470727
1"
#2470730
b11010 &
b11010 %
1$
#2470731
0"
#2470734
b1101 &
b1101 %
#2470738
b101000 &
b101000 %
#2470742
b10100 &
b10100 %
#2470746
b1010 &
b1010 %
#2470750
b101 &
b101 %
#2470754
b10000 &
b10000 %
#2470758
b1000 &
b1000 %
#2470762
b100 &
b100 %
#2470766
b10 &
b10 %
#2470770
b1 &
b1 %
1#
#2470774
b0 &
0#
b0 %
0$
#4500012
