{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695349920767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695349920767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 23:32:00 2023 " "Processing started: Thu Sep 21 23:32:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695349920767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349920767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1_Verilog -c SAP1_Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1_Verilog -c SAP1_Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349920767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695349920947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695349920947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SomadorSubtrator.v(25) " "Verilog HDL warning at SomadorSubtrator.v(25): extended using \"x\" or \"z\"" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349925787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SomadorSubtrator.v(28) " "Verilog HDL warning at SomadorSubtrator.v(28): extended using \"x\" or \"z\"" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349925787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_somador_subtrator/somadorsubtrator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_somador_subtrator/somadorsubtrator.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorSubtrator " "Found entity 1: SomadorSubtrator" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_rem_e_mux_aa/als_rem_e_mux_aa.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_rem_e_mux_aa/als_rem_e_mux_aa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_REM_e_MUX_AA " "Found entity 1: ALS_REM_e_MUX_AA" {  } { { "../ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_registrador_de_saida/als_registrador_de_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_de_saida/als_registrador_de_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Registrador_de_Saida " "Found entity 1: ALS_Registrador_de_Saida" {  } { { "../ALS_Registrador_de_Saida/ALS_Registrador_de_Saida.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Saida/ALS_Registrador_de_Saida.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_registrador_de_instrucao/als_registrador_de_instrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_de_instrucao/als_registrador_de_instrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Registrador_de_Instrucao " "Found entity 1: ALS_Registrador_de_Instrucao" {  } { { "../ALS_Registrador_de_Instrucao/ALS_Registrador_de_Instrucao.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_de_Instrucao/ALS_Registrador_de_Instrucao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_registrador_b/als_registrador_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_registrador_b/als_registrador_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Registrador_B " "Found entity 1: ALS_Registrador_B" {  } { { "../ALS_Registrador_B/ALS_Registrador_B.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Registrador_B/ALS_Registrador_B.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925791 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_RAM16x8.v(37) " "Verilog HDL warning at ALS_RAM16x8.v(37): extended using \"x\" or \"z\"" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349925792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_ram16x8/als_ram16x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ram16x8/als_ram16x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_RAM16x8 " "Found entity 1: ALS_RAM16x8" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_controlador_sequenciador/als_controlador_sequenciador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_controlador_sequenciador/als_controlador_sequenciador.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Controlador_Sequenciador " "Found entity 1: ALS_Controlador_Sequenciador" {  } { { "../ALS_Controlador_Sequenciador/ALS_Controlador_Sequenciador.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Controlador_Sequenciador/ALS_Controlador_Sequenciador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925793 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_Contador_de_Programa.v(16) " "Verilog HDL warning at ALS_Contador_de_Programa.v(16): extended using \"x\" or \"z\"" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349925794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_contador_de_programa/als_contador_de_programa.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_contador_de_programa/als_contador_de_programa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Contador_de_Programa " "Found entity 1: ALS_Contador_de_Programa" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_contador_anel/als_contador_anel.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_contador_anel/als_contador_anel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Contador_Anel " "Found entity 1: ALS_Contador_Anel" {  } { { "../ALS_Contador_Anel/ALS_Contador_Anel.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_Anel/ALS_Contador_Anel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925795 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_CI74173.v(23) " "Verilog HDL warning at ALS_CI74173.v(23): extended using \"x\" or \"z\"" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349925795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_ci74173/als_ci74173.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ci74173/als_ci74173.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_CI74173 " "Found entity 1: ALS_CI74173" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_ci74157/als_ci74157.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_ci74157/als_ci74157.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_CI74157 " "Found entity 1: ALS_CI74157" {  } { { "../ALS_CI74157/ALS_CI74157.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74157/ALS_CI74157.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925796 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALS_Acumulador.v(28) " "Verilog HDL warning at ALS_Acumulador.v(28): extended using \"x\" or \"z\"" {  } { { "../ALS_Acumulador/ALS_Acumulador.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Acumulador/ALS_Acumulador.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1695349925797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pedro/desktop/sap1verilog/als_acumulador/als_acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pedro/desktop/sap1verilog/als_acumulador/als_acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALS_Acumulador " "Found entity 1: ALS_Acumulador" {  } { { "../ALS_Acumulador/ALS_Acumulador.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Acumulador/ALS_Acumulador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sap1_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1_Verilog " "Found entity 1: SAP1_Verilog" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sap1_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1_Test " "Found entity 1: SAP1_Test" {  } { { "SAP1_Test.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349925799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP1_Verilog " "Elaborating entity \"SAP1_Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695349925817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Contador_de_Programa ALS_Contador_de_Programa:contador_inst " "Elaborating entity \"ALS_Contador_de_Programa\" for hierarchy \"ALS_Contador_de_Programa:contador_inst\"" {  } { { "SAP1_Verilog.v" "contador_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALS_Contador_de_Programa.v(14) " "Verilog HDL assignment warning at ALS_Contador_de_Programa.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695349925818 "|SAP1_Verilog|ALS_Contador_de_Programa:contador_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Contador_Anel ALS_Contador_Anel:contadorinst " "Elaborating entity \"ALS_Contador_Anel\" for hierarchy \"ALS_Contador_Anel:contadorinst\"" {  } { { "SAP1_Verilog.v" "contadorinst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Controlador_Sequenciador ALS_Controlador_Sequenciador:controlador_inst " "Elaborating entity \"ALS_Controlador_Sequenciador\" for hierarchy \"ALS_Controlador_Sequenciador:controlador_inst\"" {  } { { "SAP1_Verilog.v" "controlador_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_REM_e_MUX_AA ALS_REM_e_MUX_AA:rem_and_mux_inst " "Elaborating entity \"ALS_REM_e_MUX_AA\" for hierarchy \"ALS_REM_e_MUX_AA:rem_and_mux_inst\"" {  } { { "SAP1_Verilog.v" "rem_and_mux_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_CI74173 ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst " "Elaborating entity \"ALS_CI74173\" for hierarchy \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\"" {  } { { "../ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" "ALS_CI74173_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_CI74157 ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74157:ALS_CI74157_inst " "Elaborating entity \"ALS_CI74157\" for hierarchy \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74157:ALS_CI74157_inst\"" {  } { { "../ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" "ALS_CI74157_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_REM_e_MUX_AA/ALS_REM_e_MUX_AA.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_RAM16x8 ALS_RAM16x8:ram_inst " "Elaborating entity \"ALS_RAM16x8\" for hierarchy \"ALS_RAM16x8:ram_inst\"" {  } { { "SAP1_Verilog.v" "ram_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925823 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALS_RAM16x8.v(14) " "Verilog HDL Always Construct warning at ALS_RAM16x8.v(14): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695349925823 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALS_RAM16x8.v(33) " "Inferred latch for \"result\[0\]\" at ALS_RAM16x8.v(33)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925823 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALS_RAM16x8.v(33) " "Inferred latch for \"result\[1\]\" at ALS_RAM16x8.v(33)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925823 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALS_RAM16x8.v(33) " "Inferred latch for \"result\[2\]\" at ALS_RAM16x8.v(33)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925823 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALS_RAM16x8.v(33) " "Inferred latch for \"result\[3\]\" at ALS_RAM16x8.v(33)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925823 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALS_RAM16x8.v(33) " "Inferred latch for \"result\[4\]\" at ALS_RAM16x8.v(33)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925823 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALS_RAM16x8.v(33) " "Inferred latch for \"result\[5\]\" at ALS_RAM16x8.v(33)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925823 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALS_RAM16x8.v(33) " "Inferred latch for \"result\[6\]\" at ALS_RAM16x8.v(33)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925823 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALS_RAM16x8.v(33) " "Inferred latch for \"result\[7\]\" at ALS_RAM16x8.v(33)" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349925823 "|SAP1_Verilog|ALS_RAM16x8:ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Registrador_de_Instrucao ALS_Registrador_de_Instrucao:registrador_inst " "Elaborating entity \"ALS_Registrador_de_Instrucao\" for hierarchy \"ALS_Registrador_de_Instrucao:registrador_inst\"" {  } { { "SAP1_Verilog.v" "registrador_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Acumulador ALS_Acumulador:acumulador_inst " "Elaborating entity \"ALS_Acumulador\" for hierarchy \"ALS_Acumulador:acumulador_inst\"" {  } { { "SAP1_Verilog.v" "acumulador_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorSubtrator SomadorSubtrator:somador_subtrator_inst " "Elaborating entity \"SomadorSubtrator\" for hierarchy \"SomadorSubtrator:somador_subtrator_inst\"" {  } { { "SAP1_Verilog.v" "somador_subtrator_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SomadorSubtrator.v(16) " "Verilog HDL assignment warning at SomadorSubtrator.v(16): truncated value with size 32 to match size of target (8)" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695349925826 "|SAP1_Verilog|SomadorSubtrator:somador_subtrator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SomadorSubtrator.v(28) " "Verilog HDL assignment warning at SomadorSubtrator.v(28): truncated value with size 8 to match size of target (1)" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695349925826 "|SAP1_Verilog|SomadorSubtrator:somador_subtrator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Registrador_B ALS_Registrador_B:registrador_b_inst " "Elaborating entity \"ALS_Registrador_B\" for hierarchy \"ALS_Registrador_B:registrador_b_inst\"" {  } { { "SAP1_Verilog.v" "registrador_b_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALS_Registrador_de_Saida ALS_Registrador_de_Saida:registrador_saida_inst " "Elaborating entity \"ALS_Registrador_de_Saida\" for hierarchy \"ALS_Registrador_de_Saida:registrador_saida_inst\"" {  } { { "SAP1_Verilog.v" "registrador_saida_inst" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925828 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q\[0\] " "Converted tri-state buffer \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q\[0\]\" feeding internal logic into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1695349925922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q\[1\] " "Converted tri-state buffer \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q\[1\]\" feeding internal logic into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1695349925922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q\[2\] " "Converted tri-state buffer \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q\[2\]\" feeding internal logic into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1695349925922 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q\[3\] " "Converted tri-state buffer \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q\[3\]\" feeding internal logic into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1695349925922 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1695349925922 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SomadorSubtrator:somador_subtrator_inst\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SomadorSubtrator:somador_subtrator_inst\|Add0\"" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "Add0" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 16 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1695349925954 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1695349925954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\"" {  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349925977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0 " "Instantiated megafunction \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695349925977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695349925977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695349925977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695349925977 ""}  } { { "../ALS_Somador_Subtrator/SomadorSubtrator.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Somador_Subtrator/SomadorSubtrator.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695349925977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_29i " "Found entity 1: add_sub_29i" {  } { { "db/add_sub_29i.tdf" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/db/add_sub_29i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695349926000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349926000 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695349926089 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[0\] out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[0\]\" to the node \"out\[0\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[1\] out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[1\]\" to the node \"out\[1\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[2\] out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[2\]\" to the node \"out\[2\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[3\] out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[3\]\" to the node \"out\[3\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\] out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\]\" to the node \"out\[4\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\] out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\]\" to the node \"out\[5\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\] out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\]\" to the node \"out\[6\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\] out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\]\" to the node \"out\[7\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\] temp_mem\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\]\" to the node \"temp_mem\[0\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\] temp_mem\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\]\" to the node \"temp_mem\[1\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\] temp_mem\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\]\" to the node \"temp_mem\[2\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\] temp_mem\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\]\" to the node \"temp_mem\[3\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[0\] temp_regB\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[0\]\" to the node \"temp_regB\[0\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[1\] temp_regB\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[1\]\" to the node \"temp_regB\[1\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[2\] temp_regB\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[2\]\" to the node \"temp_regB\[2\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[3\] temp_regB\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[3\]\" to the node \"temp_regB\[3\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\] temp_regB\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\]\" to the node \"temp_regB\[4\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\] temp_regB\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\]\" to the node \"temp_regB\[5\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\] temp_regB\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\]\" to the node \"temp_regB\[6\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\] temp_regB\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\]\" to the node \"temp_regB\[7\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[0\] temp_acumulador\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[0\]\" to the node \"temp_acumulador\[0\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[1\] temp_acumulador\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[1\]\" to the node \"temp_acumulador\[1\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[2\] temp_acumulador\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[2\]\" to the node \"temp_acumulador\[2\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[3\] temp_acumulador\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[3\]\" to the node \"temp_acumulador\[3\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\] temp_acumulador\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\]\" to the node \"temp_acumulador\[4\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\] temp_acumulador\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\]\" to the node \"temp_acumulador\[5\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\] temp_acumulador\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\]\" to the node \"temp_acumulador\[6\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\] temp_acumulador\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\]\" to the node \"temp_acumulador\[7\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[0\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_ " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[0\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[1\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_ " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[1\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[2\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_ " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[2\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[3\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_ " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[3\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_ " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_ " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_ " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_ " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Registrador_B:registrador_b_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|_\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[0\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[0\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[1\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[1\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[1\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[2\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[2\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[2\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[3\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[3\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst1\|q\[3\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[4\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[5\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[6\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[7\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\] SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"ALS_Acumulador:acumulador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\]\" to the node \"SomadorSubtrator:somador_subtrator_inst\|lpm_add_sub:Add0\|add_sub_29i:auto_generated\|result_int\[8\]\" into a wire" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1695349926093 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1695349926093 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\] ALS_Controlador_Sequenciador:controlador_inst\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[0\]\" to the node \"ALS_Controlador_Sequenciador:controlador_inst\|Equal0\" into an OR gate" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\] ALS_Controlador_Sequenciador:controlador_inst\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[1\]\" to the node \"ALS_Controlador_Sequenciador:controlador_inst\|Equal0\" into an OR gate" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\] ALS_Controlador_Sequenciador:controlador_inst\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[2\]\" to the node \"ALS_Controlador_Sequenciador:controlador_inst\|Equal0\" into an OR gate" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\] ALS_Controlador_Sequenciador:controlador_inst\|Equal0 " "Converted the fan-out from the tri-state buffer \"ALS_Registrador_de_Instrucao:registrador_inst\|ALS_CI74173:ALS_CI74173_inst2\|q\[3\]\" to the node \"ALS_Controlador_Sequenciador:controlador_inst\|Equal0\" into an OR gate" {  } { { "../ALS_CI74173/ALS_CI74173.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_CI74173/ALS_CI74173.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1695349926094 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_Contador_de_Programa:contador_inst\|s\[0\] ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q_reg\[0\] " "Converted the fan-out from the tri-state buffer \"ALS_Contador_de_Programa:contador_inst\|s\[0\]\" to the node \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q_reg\[0\]\" into an OR gate" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_Contador_de_Programa:contador_inst\|s\[1\] ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q_reg\[1\] " "Converted the fan-out from the tri-state buffer \"ALS_Contador_de_Programa:contador_inst\|s\[1\]\" to the node \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q_reg\[1\]\" into an OR gate" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_Contador_de_Programa:contador_inst\|s\[2\] ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q_reg\[2\] " "Converted the fan-out from the tri-state buffer \"ALS_Contador_de_Programa:contador_inst\|s\[2\]\" to the node \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q_reg\[2\]\" into an OR gate" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_Contador_de_Programa:contador_inst\|s\[3\] ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q_reg\[3\] " "Converted the fan-out from the tri-state buffer \"ALS_Contador_de_Programa:contador_inst\|s\[3\]\" to the node \"ALS_REM_e_MUX_AA:rem_and_mux_inst\|ALS_CI74173:ALS_CI74173_inst\|q_reg\[3\]\" into an OR gate" {  } { { "../ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_de_Programa/ALS_Contador_de_Programa.v" 6 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_RAM16x8:ram_inst\|s\[4\] ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q_reg\[0\] " "Converted the fan-out from the tri-state buffer \"ALS_RAM16x8:ram_inst\|s\[4\]\" to the node \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q_reg\[0\]\" into an OR gate" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_RAM16x8:ram_inst\|s\[5\] ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q_reg\[1\] " "Converted the fan-out from the tri-state buffer \"ALS_RAM16x8:ram_inst\|s\[5\]\" to the node \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q_reg\[1\]\" into an OR gate" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_RAM16x8:ram_inst\|s\[6\] ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q_reg\[2\] " "Converted the fan-out from the tri-state buffer \"ALS_RAM16x8:ram_inst\|s\[6\]\" to the node \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q_reg\[2\]\" into an OR gate" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALS_RAM16x8:ram_inst\|s\[7\] ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q_reg\[3\] " "Converted the fan-out from the tri-state buffer \"ALS_RAM16x8:ram_inst\|s\[7\]\" to the node \"ALS_Registrador_de_Saida:registrador_saida_inst\|ALS_CI74173:ALS_CI74173_inst2\|q_reg\[3\]\" into an OR gate" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1695349926094 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1695349926094 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALS_RAM16x8:ram_inst\|result\[6\] ALS_RAM16x8:ram_inst\|result\[5\] " "Duplicate LATCH primitive \"ALS_RAM16x8:ram_inst\|result\[6\]\" merged with LATCH primitive \"ALS_RAM16x8:ram_inst\|result\[5\]\"" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1695349926094 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ALS_RAM16x8:ram_inst\|result\[7\] ALS_RAM16x8:ram_inst\|result\[5\] " "Duplicate LATCH primitive \"ALS_RAM16x8:ram_inst\|result\[7\]\" merged with LATCH primitive \"ALS_RAM16x8:ram_inst\|result\[5\]\"" {  } { { "../ALS_RAM16x8/ALS_RAM16x8.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_RAM16x8/ALS_RAM16x8.v" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1695349926094 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1695349926094 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../ALS_Contador_Anel/ALS_Contador_Anel.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/ALS_Contador_Anel/ALS_Contador_Anel.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695349926095 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695349926095 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "temp_mem\[4\] GND " "Pin \"temp_mem\[4\]\" is stuck at GND" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695349926113 "|SAP1_Verilog|temp_mem[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp_mem\[5\] GND " "Pin \"temp_mem\[5\]\" is stuck at GND" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695349926113 "|SAP1_Verilog|temp_mem[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp_mem\[6\] GND " "Pin \"temp_mem\[6\]\" is stuck at GND" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695349926113 "|SAP1_Verilog|temp_mem[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp_mem\[7\] GND " "Pin \"temp_mem\[7\]\" is stuck at GND" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695349926113 "|SAP1_Verilog|temp_mem[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695349926113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695349926151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/output_files/SAP1_Verilog.map.smsg " "Generated suppressed messages file C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/output_files/SAP1_Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349926375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695349926434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695349926434 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch_s4 " "No output dependent on input pin \"ch_s4\"" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695349926457 "|SAP1_Verilog|ch_s4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[0\] " "No output dependent on input pin \"d\[0\]\"" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695349926457 "|SAP1_Verilog|d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[1\] " "No output dependent on input pin \"d\[1\]\"" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695349926457 "|SAP1_Verilog|d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[2\] " "No output dependent on input pin \"d\[2\]\"" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695349926457 "|SAP1_Verilog|d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[3\] " "No output dependent on input pin \"d\[3\]\"" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695349926457 "|SAP1_Verilog|d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[4\] " "No output dependent on input pin \"d\[4\]\"" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695349926457 "|SAP1_Verilog|d[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[5\] " "No output dependent on input pin \"d\[5\]\"" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695349926457 "|SAP1_Verilog|d[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[6\] " "No output dependent on input pin \"d\[6\]\"" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695349926457 "|SAP1_Verilog|d[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[7\] " "No output dependent on input pin \"d\[7\]\"" {  } { { "SAP1_Verilog.v" "" { Text "C:/Users/Pedro/Desktop/Sap1Verilog/SAP1_Verilog/SAP1_Verilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695349926457 "|SAP1_Verilog|d[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695349926457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695349926458 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695349926458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695349926458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695349926458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695349926471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 23:32:06 2023 " "Processing ended: Thu Sep 21 23:32:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695349926471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695349926471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695349926471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695349926471 ""}
