
08-i2c.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000022  00800100  000003c0  00000454  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000003c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  00800122  00800122  00000476  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000476  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000004a8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  000004e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000cf4  00000000  00000000  000005a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000913  00000000  00000000  0000129c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000665  00000000  00000000  00001baf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001e4  00000000  00000000  00002214  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000527  00000000  00000000  000023f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000509  00000000  00000000  0000291f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  00002e28  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 6c 00 	jmp	0xd8	; 0xd8 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 14 01 	jmp	0x228	; 0x228 <__vector_18>
  4c:	0c 94 42 01 	jmp	0x284	; 0x284 <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e0 ec       	ldi	r30, 0xC0	; 192
  7c:	f3 e0       	ldi	r31, 0x03	; 3
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 32       	cpi	r26, 0x22	; 34
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a2 e2       	ldi	r26, 0x22	; 34
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a7 36       	cpi	r26, 0x67	; 103
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
  9e:	0c 94 de 01 	jmp	0x3bc	; 0x3bc <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:
* Returns: none
**********************************************************************/
int main(void)
{
    // Initialize I2C (TWI)
    twi_init();
  a6:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <twi_init>

    // Initialize UART to asynchronous, 8N1, 9600
    uart_init(UART_BAUD_SELECT(9600, F_CPU));
  aa:	87 e6       	ldi	r24, 0x67	; 103
  ac:	90 e0       	ldi	r25, 0x00	; 0
  ae:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <uart_init>

    // Configure 16-bit Timer/Counter1 to update FSM
    // Set prescaler to 33 ms and enable interrupt
    TIM1_overflow_16ms();
  b2:	e1 e8       	ldi	r30, 0x81	; 129
  b4:	f0 e0       	ldi	r31, 0x00	; 0
  b6:	80 81       	ld	r24, Z
  b8:	89 7f       	andi	r24, 0xF9	; 249
  ba:	80 83       	st	Z, r24
  bc:	80 81       	ld	r24, Z
  be:	81 60       	ori	r24, 0x01	; 1
  c0:	80 83       	st	Z, r24
    TIM1_overflow_interrupt_enable();
  c2:	ef e6       	ldi	r30, 0x6F	; 111
  c4:	f0 e0       	ldi	r31, 0x00	; 0
  c6:	80 81       	ld	r24, Z
  c8:	81 60       	ori	r24, 0x01	; 1
  ca:	80 83       	st	Z, r24

    // Enables interrupts by setting the global interrupt mask
    sei();
  cc:	78 94       	sei

    // Put strings to for transmitting via UART
    uart_puts("\r\nScan I2C-bus for devices:\r\n");
  ce:	82 e0       	ldi	r24, 0x02	; 2
  d0:	91 e0       	ldi	r25, 0x01	; 1
  d2:	0e 94 9a 01 	call	0x334	; 0x334 <uart_puts>
  d6:	ff cf       	rjmp	.-2      	; 0xd6 <main+0x30>

000000d8 <__vector_13>:
* Function: Timer/Counter1 overflow interrupt
* Purpose: Update Finite State Machine and test I2C slave addresses
* between 8 and 119.
**********************************************************************/
ISR(TIMER1_OVF_vect)
{
  d8:	1f 92       	push	r1
  da:	0f 92       	push	r0
  dc:	0f b6       	in	r0, 0x3f	; 63
  de:	0f 92       	push	r0
  e0:	11 24       	eor	r1, r1
  e2:	1f 93       	push	r17
  e4:	2f 93       	push	r18
  e6:	3f 93       	push	r19
  e8:	4f 93       	push	r20
  ea:	5f 93       	push	r21
  ec:	6f 93       	push	r22
  ee:	7f 93       	push	r23
  f0:	8f 93       	push	r24
  f2:	9f 93       	push	r25
  f4:	af 93       	push	r26
  f6:	bf 93       	push	r27
  f8:	ef 93       	push	r30
  fa:	ff 93       	push	r31
  fc:	cf 93       	push	r28
  fe:	df 93       	push	r29
 100:	00 d0       	rcall	.+0      	; 0x102 <__vector_13+0x2a>
 102:	cd b7       	in	r28, 0x3d	; 61
 104:	de b7       	in	r29, 0x3e	; 62
    static state_t state = STATE_IDLE; // Current state of the FSM
    static uint8_t addr = 7; // I2C slave address
    uint8_t result = 1; // ACK result from the bus
    char uart_string[2] = "00"; // String for converting numbers by itoa()
 106:	80 e3       	ldi	r24, 0x30	; 48
 108:	90 e3       	ldi	r25, 0x30	; 48
 10a:	9a 83       	std	Y+2, r25	; 0x02
 10c:	89 83       	std	Y+1, r24	; 0x01

    // FSM
    switch (state)
 10e:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <state.1964>
 112:	82 30       	cpi	r24, 0x02	; 2
 114:	c1 f0       	breq	.+48     	; 0x146 <__vector_13+0x6e>
 116:	83 30       	cpi	r24, 0x03	; 3
 118:	41 f1       	breq	.+80     	; 0x16a <__vector_13+0x92>
 11a:	81 30       	cpi	r24, 0x01	; 1
 11c:	d9 f5       	brne	.+118    	; 0x194 <__vector_13+0xbc>
    {
    // Increment I2C slave address
        case STATE_IDLE:
            addr++;
 11e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 122:	91 e0       	ldi	r25, 0x01	; 1
 124:	98 0f       	add	r25, r24
 126:	90 93 00 01 	sts	0x0100, r25	; 0x800100 <__data_start>
            // If slave address is between 8 and 119 then move to SEND state
            if ((addr > 7) && (addr < 120))
 12a:	87 50       	subi	r24, 0x07	; 7
 12c:	80 37       	cpi	r24, 0x70	; 112
 12e:	20 f4       	brcc	.+8      	; 0x138 <__vector_13+0x60>
            state = STATE_SEND;
 130:	82 e0       	ldi	r24, 0x02	; 2
 132:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 136:	31 c0       	rjmp	.+98     	; 0x19a <__vector_13+0xc2>
            else {
                addr = 7;
 138:	87 e0       	ldi	r24, 0x07	; 7
 13a:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
                state = STATE_SEND;
 13e:	82 e0       	ldi	r24, 0x02	; 2
 140:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 144:	2a c0       	rjmp	.+84     	; 0x19a <__vector_13+0xc2>
            // | from Master | from Slave |
            // +------------------------+------------+
            // | 7 6 5 4 3 2 1 0 | ACK |
            // |a6 a5 a4 a3 a2 a1 a0 R/W| result |
            // +------------------------+------------+
            result = twi_start((addr<<1) + TWI_WRITE);
 146:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 14a:	88 0f       	add	r24, r24
 14c:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <twi_start>
 150:	18 2f       	mov	r17, r24
            twi_stop();
 152:	0e 94 10 01 	call	0x220	; 0x220 <twi_stop>
            /* Test result from I2C bus. If it is 0 then move to ACK state,
            * otherwise move to IDLE */
            if (result == 0)
 156:	11 11       	cpse	r17, r1
 158:	04 c0       	rjmp	.+8      	; 0x162 <__vector_13+0x8a>
            state = STATE_ACK;
 15a:	83 e0       	ldi	r24, 0x03	; 3
 15c:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 160:	1c c0       	rjmp	.+56     	; 0x19a <__vector_13+0xc2>
            else
            state = STATE_IDLE;
 162:	81 e0       	ldi	r24, 0x01	; 1
 164:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
 168:	18 c0       	rjmp	.+48     	; 0x19a <__vector_13+0xc2>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 16a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 16e:	40 e1       	ldi	r20, 0x10	; 16
 170:	be 01       	movw	r22, r28
 172:	6f 5f       	subi	r22, 0xFF	; 255
 174:	7f 4f       	sbci	r23, 0xFF	; 255
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	0e 94 a9 01 	call	0x352	; 0x352 <__itoa_ncheck>

            // A module connected to the bus was found
        case STATE_ACK:
            // Send info about active I2C slave to UART and move to IDLE
            itoa(addr, uart_string, 16);
            uart_puts(uart_string);
 17c:	ce 01       	movw	r24, r28
 17e:	01 96       	adiw	r24, 0x01	; 1
 180:	0e 94 9a 01 	call	0x334	; 0x334 <uart_puts>
            uart_puts(" ");
 184:	80 e2       	ldi	r24, 0x20	; 32
 186:	91 e0       	ldi	r25, 0x01	; 1
 188:	0e 94 9a 01 	call	0x334	; 0x334 <uart_puts>
            state = STATE_IDLE;
 18c:	81 e0       	ldi	r24, 0x01	; 1
 18e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
            break;
 192:	03 c0       	rjmp	.+6      	; 0x19a <__vector_13+0xc2>

            // If something unexpected happens then move to IDLE
            default:
            state = STATE_IDLE;
 194:	81 e0       	ldi	r24, 0x01	; 1
 196:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <state.1964>
            break;
        }
    }
 19a:	0f 90       	pop	r0
 19c:	0f 90       	pop	r0
 19e:	df 91       	pop	r29
 1a0:	cf 91       	pop	r28
 1a2:	ff 91       	pop	r31
 1a4:	ef 91       	pop	r30
 1a6:	bf 91       	pop	r27
 1a8:	af 91       	pop	r26
 1aa:	9f 91       	pop	r25
 1ac:	8f 91       	pop	r24
 1ae:	7f 91       	pop	r23
 1b0:	6f 91       	pop	r22
 1b2:	5f 91       	pop	r21
 1b4:	4f 91       	pop	r20
 1b6:	3f 91       	pop	r19
 1b8:	2f 91       	pop	r18
 1ba:	1f 91       	pop	r17
 1bc:	0f 90       	pop	r0
 1be:	0f be       	out	0x3f, r0	; 63
 1c0:	0f 90       	pop	r0
 1c2:	1f 90       	pop	r1
 1c4:	18 95       	reti

000001c6 <twi_init>:
{
    TWCR = _BV(TWINT) | _BV(TWEN);

    while ((TWCR & _BV(TWINT)) == 0);
    return (TWDR);
}
 1c6:	87 b1       	in	r24, 0x07	; 7
 1c8:	8f 7c       	andi	r24, 0xCF	; 207
 1ca:	87 b9       	out	0x07, r24	; 7
 1cc:	88 b1       	in	r24, 0x08	; 8
 1ce:	80 63       	ori	r24, 0x30	; 48
 1d0:	88 b9       	out	0x08, r24	; 8
 1d2:	e9 eb       	ldi	r30, 0xB9	; 185
 1d4:	f0 e0       	ldi	r31, 0x00	; 0
 1d6:	80 81       	ld	r24, Z
 1d8:	8c 7f       	andi	r24, 0xFC	; 252
 1da:	80 83       	st	Z, r24
 1dc:	88 e9       	ldi	r24, 0x98	; 152
 1de:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
 1e2:	08 95       	ret

000001e4 <twi_start>:
 1e4:	94 ea       	ldi	r25, 0xA4	; 164
 1e6:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 1ea:	ec eb       	ldi	r30, 0xBC	; 188
 1ec:	f0 e0       	ldi	r31, 0x00	; 0
 1ee:	90 81       	ld	r25, Z
 1f0:	99 23       	and	r25, r25
 1f2:	ec f7       	brge	.-6      	; 0x1ee <twi_start+0xa>
 1f4:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 1f8:	84 e8       	ldi	r24, 0x84	; 132
 1fa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 1fe:	ec eb       	ldi	r30, 0xBC	; 188
 200:	f0 e0       	ldi	r31, 0x00	; 0
 202:	80 81       	ld	r24, Z
 204:	88 23       	and	r24, r24
 206:	ec f7       	brge	.-6      	; 0x202 <twi_start+0x1e>
 208:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 20c:	98 7f       	andi	r25, 0xF8	; 248
 20e:	98 31       	cpi	r25, 0x18	; 24
 210:	29 f0       	breq	.+10     	; 0x21c <twi_start+0x38>
 212:	81 e0       	ldi	r24, 0x01	; 1
 214:	90 34       	cpi	r25, 0x40	; 64
 216:	19 f4       	brne	.+6      	; 0x21e <twi_start+0x3a>
 218:	80 e0       	ldi	r24, 0x00	; 0
 21a:	08 95       	ret
 21c:	80 e0       	ldi	r24, 0x00	; 0
 21e:	08 95       	ret

00000220 <twi_stop>:
 * Purpose:  Generates stop condition on TWI bus.
 * Returns:  none
 **********************************************************************/
void twi_stop(void)
{
    TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN);
 220:	84 e9       	ldi	r24, 0x94	; 148
 222:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 226:	08 95       	ret

00000228 <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 228:	1f 92       	push	r1
 22a:	0f 92       	push	r0
 22c:	0f b6       	in	r0, 0x3f	; 63
 22e:	0f 92       	push	r0
 230:	11 24       	eor	r1, r1
 232:	2f 93       	push	r18
 234:	8f 93       	push	r24
 236:	9f 93       	push	r25
 238:	ef 93       	push	r30
 23a:	ff 93       	push	r31
 23c:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 240:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 244:	8c 71       	andi	r24, 0x1C	; 28
 246:	e0 91 24 01 	lds	r30, 0x0124	; 0x800124 <UART_RxHead>
 24a:	ef 5f       	subi	r30, 0xFF	; 255
 24c:	ef 71       	andi	r30, 0x1F	; 31
 24e:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <UART_RxTail>
 252:	e9 17       	cp	r30, r25
 254:	39 f0       	breq	.+14     	; 0x264 <__vector_18+0x3c>
 256:	e0 93 24 01 	sts	0x0124, r30	; 0x800124 <UART_RxHead>
 25a:	f0 e0       	ldi	r31, 0x00	; 0
 25c:	e9 5d       	subi	r30, 0xD9	; 217
 25e:	fe 4f       	sbci	r31, 0xFE	; 254
 260:	20 83       	st	Z, r18
 262:	01 c0       	rjmp	.+2      	; 0x266 <__vector_18+0x3e>
 264:	82 e0       	ldi	r24, 0x02	; 2
 266:	90 91 22 01 	lds	r25, 0x0122	; 0x800122 <__data_end>
 26a:	89 2b       	or	r24, r25
 26c:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <__data_end>
 270:	ff 91       	pop	r31
 272:	ef 91       	pop	r30
 274:	9f 91       	pop	r25
 276:	8f 91       	pop	r24
 278:	2f 91       	pop	r18
 27a:	0f 90       	pop	r0
 27c:	0f be       	out	0x3f, r0	; 63
 27e:	0f 90       	pop	r0
 280:	1f 90       	pop	r1
 282:	18 95       	reti

00000284 <__vector_19>:
 284:	1f 92       	push	r1
 286:	0f 92       	push	r0
 288:	0f b6       	in	r0, 0x3f	; 63
 28a:	0f 92       	push	r0
 28c:	11 24       	eor	r1, r1
 28e:	8f 93       	push	r24
 290:	9f 93       	push	r25
 292:	ef 93       	push	r30
 294:	ff 93       	push	r31
 296:	90 91 26 01 	lds	r25, 0x0126	; 0x800126 <UART_TxHead>
 29a:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <UART_TxTail>
 29e:	98 17       	cp	r25, r24
 2a0:	69 f0       	breq	.+26     	; 0x2bc <__vector_19+0x38>
 2a2:	e0 91 25 01 	lds	r30, 0x0125	; 0x800125 <UART_TxTail>
 2a6:	ef 5f       	subi	r30, 0xFF	; 255
 2a8:	ef 71       	andi	r30, 0x1F	; 31
 2aa:	e0 93 25 01 	sts	0x0125, r30	; 0x800125 <UART_TxTail>
 2ae:	f0 e0       	ldi	r31, 0x00	; 0
 2b0:	e9 5b       	subi	r30, 0xB9	; 185
 2b2:	fe 4f       	sbci	r31, 0xFE	; 254
 2b4:	80 81       	ld	r24, Z
 2b6:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 2ba:	05 c0       	rjmp	.+10     	; 0x2c6 <__vector_19+0x42>
 2bc:	e1 ec       	ldi	r30, 0xC1	; 193
 2be:	f0 e0       	ldi	r31, 0x00	; 0
 2c0:	80 81       	ld	r24, Z
 2c2:	8f 7d       	andi	r24, 0xDF	; 223
 2c4:	80 83       	st	Z, r24
 2c6:	ff 91       	pop	r31
 2c8:	ef 91       	pop	r30
 2ca:	9f 91       	pop	r25
 2cc:	8f 91       	pop	r24
 2ce:	0f 90       	pop	r0
 2d0:	0f be       	out	0x3f, r0	; 63
 2d2:	0f 90       	pop	r0
 2d4:	1f 90       	pop	r1
 2d6:	18 95       	reti

000002d8 <uart_init>:
 2d8:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <UART_TxHead>
 2dc:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <UART_TxTail>
 2e0:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <UART_RxHead>
 2e4:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <UART_RxTail>
 2e8:	99 23       	and	r25, r25
 2ea:	1c f4       	brge	.+6      	; 0x2f2 <uart_init+0x1a>
 2ec:	22 e0       	ldi	r18, 0x02	; 2
 2ee:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 2f2:	90 78       	andi	r25, 0x80	; 128
 2f4:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 2f8:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 2fc:	88 e9       	ldi	r24, 0x98	; 152
 2fe:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 302:	86 e0       	ldi	r24, 0x06	; 6
 304:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 308:	08 95       	ret

0000030a <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 30a:	20 91 26 01 	lds	r18, 0x0126	; 0x800126 <UART_TxHead>
 30e:	2f 5f       	subi	r18, 0xFF	; 255
 310:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 312:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <UART_TxTail>
 316:	29 17       	cp	r18, r25
 318:	e1 f3       	breq	.-8      	; 0x312 <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 31a:	e2 2f       	mov	r30, r18
 31c:	f0 e0       	ldi	r31, 0x00	; 0
 31e:	e9 5b       	subi	r30, 0xB9	; 185
 320:	fe 4f       	sbci	r31, 0xFE	; 254
 322:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 324:	20 93 26 01 	sts	0x0126, r18	; 0x800126 <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 328:	e1 ec       	ldi	r30, 0xC1	; 193
 32a:	f0 e0       	ldi	r31, 0x00	; 0
 32c:	80 81       	ld	r24, Z
 32e:	80 62       	ori	r24, 0x20	; 32
 330:	80 83       	st	Z, r24
 332:	08 95       	ret

00000334 <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 334:	cf 93       	push	r28
 336:	df 93       	push	r29
 338:	ec 01       	movw	r28, r24
    while (*s)
 33a:	88 81       	ld	r24, Y
 33c:	88 23       	and	r24, r24
 33e:	31 f0       	breq	.+12     	; 0x34c <uart_puts+0x18>
 340:	21 96       	adiw	r28, 0x01	; 1
        uart_putc(*s++);
 342:	0e 94 85 01 	call	0x30a	; 0x30a <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 346:	89 91       	ld	r24, Y+
 348:	81 11       	cpse	r24, r1
 34a:	fb cf       	rjmp	.-10     	; 0x342 <uart_puts+0xe>
        uart_putc(*s++);
}/* uart_puts */
 34c:	df 91       	pop	r29
 34e:	cf 91       	pop	r28
 350:	08 95       	ret

00000352 <__itoa_ncheck>:
 352:	bb 27       	eor	r27, r27
 354:	4a 30       	cpi	r20, 0x0A	; 10
 356:	31 f4       	brne	.+12     	; 0x364 <__itoa_ncheck+0x12>
 358:	99 23       	and	r25, r25
 35a:	22 f4       	brpl	.+8      	; 0x364 <__itoa_ncheck+0x12>
 35c:	bd e2       	ldi	r27, 0x2D	; 45
 35e:	90 95       	com	r25
 360:	81 95       	neg	r24
 362:	9f 4f       	sbci	r25, 0xFF	; 255
 364:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__utoa_common>

00000368 <__utoa_ncheck>:
 368:	bb 27       	eor	r27, r27

0000036a <__utoa_common>:
 36a:	fb 01       	movw	r30, r22
 36c:	55 27       	eor	r21, r21
 36e:	aa 27       	eor	r26, r26
 370:	88 0f       	add	r24, r24
 372:	99 1f       	adc	r25, r25
 374:	aa 1f       	adc	r26, r26
 376:	a4 17       	cp	r26, r20
 378:	10 f0       	brcs	.+4      	; 0x37e <__utoa_common+0x14>
 37a:	a4 1b       	sub	r26, r20
 37c:	83 95       	inc	r24
 37e:	50 51       	subi	r21, 0x10	; 16
 380:	b9 f7       	brne	.-18     	; 0x370 <__utoa_common+0x6>
 382:	a0 5d       	subi	r26, 0xD0	; 208
 384:	aa 33       	cpi	r26, 0x3A	; 58
 386:	08 f0       	brcs	.+2      	; 0x38a <__utoa_common+0x20>
 388:	a9 5d       	subi	r26, 0xD9	; 217
 38a:	a1 93       	st	Z+, r26
 38c:	00 97       	sbiw	r24, 0x00	; 0
 38e:	79 f7       	brne	.-34     	; 0x36e <__utoa_common+0x4>
 390:	b1 11       	cpse	r27, r1
 392:	b1 93       	st	Z+, r27
 394:	11 92       	st	Z+, r1
 396:	cb 01       	movw	r24, r22
 398:	0c 94 ce 01 	jmp	0x39c	; 0x39c <strrev>

0000039c <strrev>:
 39c:	dc 01       	movw	r26, r24
 39e:	fc 01       	movw	r30, r24
 3a0:	67 2f       	mov	r22, r23
 3a2:	71 91       	ld	r23, Z+
 3a4:	77 23       	and	r23, r23
 3a6:	e1 f7       	brne	.-8      	; 0x3a0 <strrev+0x4>
 3a8:	32 97       	sbiw	r30, 0x02	; 2
 3aa:	04 c0       	rjmp	.+8      	; 0x3b4 <strrev+0x18>
 3ac:	7c 91       	ld	r23, X
 3ae:	6d 93       	st	X+, r22
 3b0:	70 83       	st	Z, r23
 3b2:	62 91       	ld	r22, -Z
 3b4:	ae 17       	cp	r26, r30
 3b6:	bf 07       	cpc	r27, r31
 3b8:	c8 f3       	brcs	.-14     	; 0x3ac <strrev+0x10>
 3ba:	08 95       	ret

000003bc <_exit>:
 3bc:	f8 94       	cli

000003be <__stop_program>:
 3be:	ff cf       	rjmp	.-2      	; 0x3be <__stop_program>
