===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.8580 seconds

  ----Wall Time----  ----Name----
    3.6810 ( 10.9%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.0276 (  8.9%)    Parse modules
    0.6199 (  1.8%)    Verify circuit
   17.8035 ( 52.6%)  'firrtl.circuit' Pipeline
    1.3537 (  4.0%)    'firrtl.module' Pipeline
    1.2712 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0825 (  0.2%)      LowerCHIRRTLPass
    0.1182 (  0.3%)    InferWidths
    0.7941 (  2.3%)    InferResets
    0.0576 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0764 (  0.2%)    WireDFT
    0.0799 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.6953 (  2.1%)    LowerFIRRTLTypes
    7.3005 ( 21.6%)    'firrtl.module' Pipeline
    0.7733 (  2.3%)      ExpandWhens
    0.0242 (  0.1%)      RemoveInvalid
    6.0713 ( 17.9%)      Canonicalizer
    0.4316 (  1.3%)      InferReadWrite
    0.5689 (  1.7%)    Inliner
    1.1261 (  3.3%)    IMConstProp
    0.0714 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0706 (  0.2%)    BlackBoxReader
    0.0706 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.6121 ( 13.6%)    'firrtl.module' Pipeline
    4.6121 ( 13.6%)      Canonicalizer
    0.4435 (  1.3%)    RemoveUnusedPorts
    0.0689 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4163 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.5731 ( 10.6%)  LowerFIRRTLToHW
    0.0695 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.0782 ( 12.0%)  'hw.module' Pipeline
    0.8942 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.5208 (  7.4%)    Canonicalizer
    0.6631 (  2.0%)    HWCleanup
    0.8271 (  2.4%)  'hw.module' Pipeline
    0.0810 (  0.2%)    HWLegalizeModules
    0.7461 (  2.2%)    PrettifyVerilog
    3.6877 ( 10.9%)  ExportVerilog
    0.0024 (  0.0%)  Rest
   33.8580 (100.0%)  Total

{
  totalTime: 33.884,
  maxMemory: 694190080
}
