This is the FPGA communincation project done by us, students of IIT Bombay as part of our Digital Logic Design course.

Team members:
Sudarsnan Rajashekharan
Shubham Gupta
Shreyas Pimpalgaonkar
