#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 12 19:26:23 2022
# Process ID: 14676
# Current directory: C:/Users/vlad/Desktop/lab2/lab2/Lab2.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/vlad/Desktop/lab2/lab2/Lab2.runs/synth_1/main.vds
# Journal file: C:/Users/vlad/Desktop/lab2/lab2/Lab2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14300 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 408.684 ; gain = 96.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/main.vhd:58]
INFO: [Synth 8-3491] module 'w5' declared at 'C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w5.vhd:34' bound to instance 'WTF5' of component 'w5' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/main.vhd:111]
INFO: [Synth 8-638] synthesizing module 'w5' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w5.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'w5' (1#1) [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w5.vhd:55]
INFO: [Synth 8-3491] module 'w2' declared at 'C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w2.vhd:34' bound to instance 'D4' of component 'w2' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/main.vhd:125]
INFO: [Synth 8-638] synthesizing module 'w2' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w2.vhd:48]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/dff.vhd:34' bound to instance 'dflip' of component 'dff' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w2.vhd:65]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/dff.vhd:44]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register state_reg in module dff. This is not a recommended register style for Xilinx devices  [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/dff.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'dff' (2#1) [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/dff.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'w2' (3#1) [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w2.vhd:48]
INFO: [Synth 8-3491] module 'w2' declared at 'C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w2.vhd:34' bound to instance 'D3' of component 'w2' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/main.vhd:128]
INFO: [Synth 8-3491] module 'w2' declared at 'C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w2.vhd:34' bound to instance 'D2' of component 'w2' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/main.vhd:131]
INFO: [Synth 8-3491] module 'w2' declared at 'C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w2.vhd:34' bound to instance 'D1' of component 'w2' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/main.vhd:134]
INFO: [Synth 8-3491] module 'w3' declared at 'C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w3.vhd:34' bound to instance 'N4' of component 'w3' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/main.vhd:140]
INFO: [Synth 8-638] synthesizing module 'w3' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'w3' (4#1) [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w3.vhd:40]
INFO: [Synth 8-3491] module 'w3' declared at 'C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w3.vhd:34' bound to instance 'N3' of component 'w3' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/main.vhd:141]
INFO: [Synth 8-3491] module 'w3' declared at 'C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w3.vhd:34' bound to instance 'N2' of component 'w3' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/main.vhd:142]
INFO: [Synth 8-3491] module 'w3' declared at 'C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/w3.vhd:34' bound to instance 'N1' of component 'w3' [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/main.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sources_1/new/main.vhd:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.324 ; gain = 151.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.324 ; gain = 151.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.324 ; gain = 151.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 464.324 ; gain = 151.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 644.090 ; gain = 331.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 644.090 ; gain = 331.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 644.090 ; gain = 331.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 644.090 ; gain = 331.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 644.090 ; gain = 331.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 644.090 ; gain = 331.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 644.090 ; gain = 331.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 644.090 ; gain = 331.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 644.090 ; gain = 331.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT3  |    12|
|4     |LUT4  |     2|
|5     |LUT5  |     4|
|6     |LUT6  |     3|
|7     |FDCE  |     4|
|8     |FDPE  |     4|
|9     |LDC   |     4|
|10    |IBUF  |    12|
|11    |OBUF  |     2|
|12    |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    53|
|2     |  D1      |w2     |     7|
|3     |    dflip |dff_5  |     7|
|4     |  D2      |w2_0   |     8|
|5     |    dflip |dff_4  |     8|
|6     |  D3      |w2_1   |     8|
|7     |    dflip |dff_3  |     8|
|8     |  D4      |w2_2   |    10|
|9     |    dflip |dff    |    10|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 644.090 ; gain = 331.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 644.090 ; gain = 331.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 644.090 ; gain = 331.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 750.133 ; gain = 450.414
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vlad/Desktop/lab2/lab2/Lab2.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 750.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 12 19:26:48 2022...
