<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/cc26x0/include/cc26x0_prcm.h Source File</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        displaySR();
                    }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('cc26x0__prcm_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">cc26x0_prcm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cc26x0__prcm_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2016 Leon George</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * directory for more details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef CC26X0_PRCM_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define CC26X0_PRCM_H</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="cc26xx__cc13xx_8h.html">cc26xx_cc13xx.h</a>&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html">   30</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#ae1fbf868b44539043418441b25b154e4">   31</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#ae1fbf868b44539043418441b25b154e4">CTL0</a>; </div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#ae3dfd2c056efbc2f14ecd2eb1114dd66">   32</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#ae3dfd2c056efbc2f14ecd2eb1114dd66">CTL1</a>; </div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#afb5f844c0a7b58d10275b60b25d60bb2">   33</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#afb5f844c0a7b58d10275b60b25d60bb2">RADCEXTCFG</a>; </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#afea7feabd976a87574d143414df19cc1">   34</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#afea7feabd976a87574d143414df19cc1">AMPCOMPCTL</a>; </div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#a86f91701fa7319847e5b4ad252f05e24">   35</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#a86f91701fa7319847e5b4ad252f05e24">AMPCOMPTH1</a>; </div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#aa8b9b798432060acaf859956581fd34a">   36</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#aa8b9b798432060acaf859956581fd34a">AMPCOMPTH2</a>; </div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#a15c487447c38f89a91984bacec43bc91">   37</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#a15c487447c38f89a91984bacec43bc91">ANABYPASSVAL1</a>; </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#af70219ea95b168dcc6e0a31fc470aa1b">   38</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#af70219ea95b168dcc6e0a31fc470aa1b">ANABYPASSVAL2</a>; </div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#a3c06ca5cbd2b69f60e3ab69fee5b4cb2">   39</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#a3c06ca5cbd2b69f60e3ab69fee5b4cb2">ATESTCTL</a>; </div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#ac3ead9a0a2655338ac041722b3831bd9">   40</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#ac3ead9a0a2655338ac041722b3831bd9">ADCDOUBLERNANOAMPCTL</a>; </div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#a23d15c5e194ac6de530fe2f8e4e0dea0">   41</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#a23d15c5e194ac6de530fe2f8e4e0dea0">XOSCHFCTL</a>; </div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#a7019ff912f074df931047e5cc907feec">   42</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#a7019ff912f074df931047e5cc907feec">LFOSCCTL</a>; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#ad34ad20581f508d0aced008d626182f5">   43</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#ad34ad20581f508d0aced008d626182f5">RCOSCHFCTL</a>; </div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#a7832b9299466e16b7f7dca867eb14433">   44</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#a7832b9299466e16b7f7dca867eb14433">STAT0</a>; </div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#a9380d3830eb3359de61568e4e1c3278b">   45</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#a9380d3830eb3359de61568e4e1c3278b">STAT1</a>; </div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structddi0__osc__regs__t.html#a63cc0e5f6ebab2c6c71c809abc30d433">   46</a></span>&#160;    reg32_t <a class="code" href="structddi0__osc__regs__t.html#a63cc0e5f6ebab2c6c71c809abc30d433">STAT2</a>; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;} <a class="code" href="structddi0__osc__regs__t.html">ddi0_osc_regs_t</a>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="cc26x0__prcm_8h.html#a12936fe5821ec19c024be06faa9dc386">   53</a></span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_SCLK_LF_SRC_SEL_mask         0x6</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_SCLK_LF_SRC_SEL_HF_RCOSC     0x0</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_SCLK_LF_SRC_SEL_HF_XOSC      0x4</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_SCLK_LF_SRC_SEL_LF_RCOSC     0x8</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_SCLK_LF_SRC_SEL_LF_XOSC      0xC</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_ACLK_REF_SRC_SEL_RCOSC_mask  0x60</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_ACLK_REF_SRC_SEL_RCOSC_HF    0x00 </span><span class="comment">/* 31.25kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_ACLK_REF_SRC_SEL_XOSC_HF     0x20 </span><span class="comment">/* 31.25kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_ACLK_REF_SRC_SEL_RCOSC_LF    0x40 </span><span class="comment">/* 32kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_ACLK_REF_SRC_SEL_XOSC_LF     0x60 </span><span class="comment">/* 32.768kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_ACLK_TDC_SRC_SEL_RCOSC_mask  0x180</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_ACLK_TDC_SRC_SEL_RCOSC_HF    0x000 </span><span class="comment">/* 48MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_ACLK_TDC_SRC_SEL_RCOSC_LF    0x080 </span><span class="comment">/* 48MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_ACLK_TDC_SRC_SEL_XOSC_HF     0x100 </span><span class="comment">/* 24MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_DOUBLER_START_DURATION_mask  0x6000000</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_BYPASS_RCOSC_LF_CLK_QUAL     0x10000000</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_BYPASS_XOSC_LF_CLK_QUAL      0x20000000</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define DDI_0_OSC_CTL0_XTAL_IS_24M                  0x80000000</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga93916f09e1ed76fac22f58e8fcc4be3a">   76</a></span>&#160;<span class="preprocessor">#define DDI0_OSC_BASE       0x400CA000 </span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga3a79f997a72da9fb5b6acc7265db515d">   79</a></span>&#160;<span class="preprocessor">#define DDI_0_OSC ((ddi0_osc_regs_t *) (DDI0_OSC_BASE)) </span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="structaon__sysctl__regs__t.html">   85</a></span>&#160;<span class="preprocessor">typedef struct {</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structaon__sysctl__regs__t.html#adefeeff96e3953ab2bb90903794ad850">   86</a></span>&#160;    reg32_t <a class="code" href="structaon__sysctl__regs__t.html#adefeeff96e3953ab2bb90903794ad850">PWRCTL</a>; </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structaon__sysctl__regs__t.html#a0e5986b9f9e95d31ba594c8890ba85f0">   87</a></span>&#160;    reg32_t <a class="code" href="structaon__sysctl__regs__t.html#a0e5986b9f9e95d31ba594c8890ba85f0">RESETCTL</a>; </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structaon__sysctl__regs__t.html#adf8d4cc3878616c5c70d71157ad57de6">   88</a></span>&#160;    reg32_t <a class="code" href="structaon__sysctl__regs__t.html#adf8d4cc3878616c5c70d71157ad57de6">SLEEPCTL</a>; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;} <a class="code" href="structaon__sysctl__regs__t.html">aon_sysctl_regs_t</a>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga5fc91881eb7e2bc4341cb7dcddba1dbc">   94</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL_BASE       0x40090000 </span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga969b65d15502ebfab08a38535de3a299">   97</a></span>&#160;<span class="preprocessor">#define AON_SYSCTL ((aon_sysctl_regs_t *) (AON_SYSCTL_BASE)) </span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html">  103</a></span>&#160;<span class="preprocessor">typedef struct {</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a5ee9e7942e04fd0b730c160be51ba37d">  104</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a5ee9e7942e04fd0b730c160be51ba37d">MCUCLK</a>; </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a67e4e2e27ca45a24c91ffa1f5e8fae1f">  105</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a67e4e2e27ca45a24c91ffa1f5e8fae1f">AUXCLK</a>; </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a9724bd67d239b13c4a6eb5a7c1d79c76">  106</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a9724bd67d239b13c4a6eb5a7c1d79c76">MCUCFG</a>; </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a75aad53287bd454907804cd97fe7b911">  107</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a75aad53287bd454907804cd97fe7b911">AUXCFG</a>; </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#abbd64979992518bf383ae1f23dbdb1f4">  108</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#abbd64979992518bf383ae1f23dbdb1f4">AUXCTL</a>; </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a8f0b9a8f14ebc34fa4bae4c6b79716a4">  109</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a8f0b9a8f14ebc34fa4bae4c6b79716a4">PWRSTAT</a>; </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a369af28438601a32c64d3e02dfb10893">  110</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a369af28438601a32c64d3e02dfb10893">__reserved1</a>; </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a6a9d5e31fc59d0c67f5e7020923610ce">  111</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a6a9d5e31fc59d0c67f5e7020923610ce">SHUTDOWN</a>; </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#aab5d4605dc85a1515882f59e58c452bd">  112</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#aab5d4605dc85a1515882f59e58c452bd">CTL0</a>; </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#ae8493c9cf13f77d3294f266fcb66306e">  113</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#ae8493c9cf13f77d3294f266fcb66306e">CTL1</a>; </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a551f0ad3c926af6b7c3444a2bb6687ac">  114</a></span>&#160;    reg32_t __reserved2[2]; </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a84caeaea43ddd14037ea253cbf7da8dd">  115</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a84caeaea43ddd14037ea253cbf7da8dd">RECHARGECFG</a>; </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#aa15e4db602d357ddf5c15c4233ba7f52">  116</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#aa15e4db602d357ddf5c15c4233ba7f52">RECHARGESTAT</a>; </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a6fe6fa66c0654041e1ce6e49e687ba99">  117</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a6fe6fa66c0654041e1ce6e49e687ba99">__reserved3</a>; </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a7caaea7e64a8aa270ba85c4c341942d1">  118</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a7caaea7e64a8aa270ba85c4c341942d1">OSCCFG</a>; </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a3ed10c5207241110a17fa7565d333ee8">  119</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a3ed10c5207241110a17fa7565d333ee8">JTAGCFG</a>; </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structaon__wuc__regs__t.html#a7ae435be5486724152321ed4d905ec78">  120</a></span>&#160;    reg32_t <a class="code" href="structaon__wuc__regs__t.html#a7ae435be5486724152321ed4d905ec78">JTAGUSERCODE</a>; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;} <a class="code" href="structaon__wuc__regs__t.html">aon_wuc_regs_t</a>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga958916cf29e4c925c71d54cc18dbcd7b">  127</a></span>&#160;<span class="preprocessor">#define MCUCLK_PWR_DWN_SRC          0x1 </span><span class="comment">/* SCLK_LF in powerdown (no clock elsewise) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define MCUCLK_PWR_DWN_SRC_mask     0x3</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define MCUCLK_RCOSC_HF_CAL_DONE    0x4 </span><span class="comment">/* set by MCU bootcode. RCOSC_HF is calibrated to 48 MHz, allowing FLASH to power up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define AUXCLK_SRC_HF               0x1 </span><span class="comment">/* SCLK for AUX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define AUXCLK_SRC_LF               0x4</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define AUXCLK_SRC_mask             0x7 </span><span class="comment">/* guaranteed to be glitchless */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define AUXCLK_SCLK_HF_DIV_pos      8 </span><span class="comment">/* don&#39;t set while SCLK_HF active for AUX */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define AUXCLK_SCLK_HF_DIV_mask     0x700 </span><span class="comment">/* divisor will be 2^(value+1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define AUXCLK_PWR_DWN_SRC_pos      11 </span><span class="comment">/* SCLK_LF in powerdown when SCLK_HF is source (no clock elsewise?!)  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define AUXCLK_PWR_DWN_SRC_mask     0x1800 </span><span class="comment">/* datasheet is confusing.. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define MCUCFG_SRAM_RET_OFF         0x0 </span><span class="comment">/* no retention for any SRAM-bank */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define MCUCFG_SRAM_RET_B0          0x1</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define MCUCFG_SRAM_RET_B01         0x3</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define MCUCFG_SRAM_RET_B012        0x7</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define MCUCFG_SRAM_RET_B0124       0xF </span><span class="comment">/* retention for banks 0, 1, 2, and 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define MCUCFG_SRAM_FIXED_WU_EN     0x100</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define MCUCFG_SRAM_VIRT_OFF        0x200</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define AUXCFG_RAM_RET_EN           0x1 </span><span class="comment">/* retention for AUX_RAM bank 0. is off when otherwise in retention mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define AUXCTL_AUX_FORCE_ON     0x1</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define AUXCTL_SWEV             0x2</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define AUXCTL_SCE_RUN_EN       0x3</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define AUXCTL_RESET_REQ        0x80000000</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define PWRSTAT_AUX_RESET_DONE      0x2</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define PWRSTAT_AUX_BUS_CONNECTED   0x4</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define PWRSTAT_MCU_PD_ON           0x10</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define PWRSTAT_AUX_PD_ON           0x20</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define PWRSTAT_JTAG_PD_ON          0x40</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define PWRSTAT_AUX_PWR_DNW         0x200</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SHUTDOWN_EN     0x1 </span><span class="comment">/* register/cancel shutdown request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define AONWUC_CTL0_MCU_SRAM_ERASE      0x4</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define AONWUC_CTL0_AUX_SRAM_ERASE      0x8</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define AONWUC_CTL0_PWR_DWN_DIS         0x10 </span><span class="comment">/* disable powerdown on request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define AONWUC_CTL1_MCU_WARM_RESET      0x1 </span><span class="comment">/* last MCU reset was a warm reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define AONWUC_CTL1_MCU_RESET_SRC       0x2 </span><span class="comment">/* JTAG was source of last reset (MCU SW elsewise) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define RECHARGECFG_PER_E_mask          0x00000007 </span><span class="comment">/* number of 32KHz clocks between activation of recharge controller: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define RECHARGECFG_PER_M_mask          0x000000F8 </span><span class="comment">/* computed as follows: PERIOD = (PER_M*16+15) * 2^(PER_E) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define RECHARGECFG_MAX_PER_E_mask      0x00000700 </span><span class="comment">/* maximum period the recharge algorithm can take */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define RECHARGECFG_MAX_PER_M_mask      0x0000F800 </span><span class="comment">/* computed as follows: MAXCYCLES = (MAX_PER_M*16+15) * 2^(MAX_PER_E) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define RECHARGECFG_C1_mask             0x000F0000 </span><span class="comment">/* i resign */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define RECHARGECFG_C2_mask             0x000F0000</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define RECHARGECFG_ADAPTIVE_EN         0x80000000</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define RECHARGESTAT_MAX_USED_PER_mask  0x0FFFF</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define RECHARGESTAT_VDDR_SMPLS_mask    0xF0000</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define OSCCFG_PER_E_mask               0x07 </span><span class="comment">/* number of 32KHz clocks between oscillator amplitude callibrations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define OSCCFG_PER_M_mask               0xF8 </span><span class="comment">/* computed as follows: PERIOD = (PER_M*16+15) * 2^(PER_E) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define JTAGCFG_JTAG_PD_FORCE_ON        0x10</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga03743ab9ca81436b10f01fe4042960d1">  190</a></span>&#160;<span class="preprocessor">#define AON_WUC_BASE       0x40091000 </span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga01abe504ce01417f3853a5992dad00ff">  193</a></span>&#160;<span class="preprocessor">#define AON_WUC ((aon_wuc_regs_t *) (AON_WUC_BASE)) </span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html">  198</a></span>&#160;<span class="preprocessor">typedef struct {</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#a2b8e16dae44af7c5ed0dd4bddb4cc50e">  199</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#a2b8e16dae44af7c5ed0dd4bddb4cc50e">CTL</a>; </div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#a50f1d44022bb7d83eb7e72c7f1192504">  200</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#a50f1d44022bb7d83eb7e72c7f1192504">EVFLAGS</a>; </div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#a83aa29b118293eef1ce863fdfdbebd83">  201</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#a83aa29b118293eef1ce863fdfdbebd83">SEC</a>; </div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#abe3095589a6437a7a4661e969ecfe3f6">  202</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#abe3095589a6437a7a4661e969ecfe3f6">SUBSEC</a>; </div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#a0b21e743b9b6be92fce50cbcf7d2256b">  203</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#a0b21e743b9b6be92fce50cbcf7d2256b">SUBSECINC</a>; </div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#a5f1d7224ef1df73ef69bcd20a7a4848d">  204</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#a5f1d7224ef1df73ef69bcd20a7a4848d">CHCTL</a>; </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#a7da75a5dff18e4ccfcb3afa70f432a12">  205</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#a7da75a5dff18e4ccfcb3afa70f432a12">CH0CMP</a>; </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#aa2dd4d752ea956cb2a918057a8c987e1">  206</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#aa2dd4d752ea956cb2a918057a8c987e1">CH1CMP</a>; </div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#ab3f3f676d7f852bef0dbe7fcb3d5c471">  207</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#ab3f3f676d7f852bef0dbe7fcb3d5c471">CH2CMP</a>; </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#afc3b59e74f240a78cf0cabe5393c11d8">  208</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#afc3b59e74f240a78cf0cabe5393c11d8">CH2CMPINC</a>; </div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#a7d7a0f149fe33fca56efacbc6cf6a9c7">  209</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#a7d7a0f149fe33fca56efacbc6cf6a9c7">CH1CAPT</a>; </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structaon__rtc__regs__t.html#a9d1c73247bc90de3d4c455f96ba6466c">  210</a></span>&#160;    reg32_t <a class="code" href="structaon__rtc__regs__t.html#a9d1c73247bc90de3d4c455f96ba6466c">SYNC</a>; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;} <a class="code" href="structaon__rtc__regs__t.html">aon_rtc_regs_t</a>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#gab3a4ae444a34de27ca96c196ac211b43">  219</a></span>&#160;<span class="preprocessor">#define AON_RTC_CTL_RTC_UPD_EN 0x00000002</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga970a2d6a2505152440e60300ca212d93">  224</a></span>&#160;<span class="preprocessor">#define AON_RTC_BASE (PERIPH_BASE + 0x92000) </span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="cc26x0__prcm_8h.html#a4ae9b27955e4da5b95407ec1ea943fff">  227</a></span>&#160;<span class="preprocessor">#define AON_RTC ((aon_rtc_regs_t *) (AON_RTC_BASE)) </span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html">  233</a></span>&#160;<span class="preprocessor">typedef struct {</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a791b8f66ee913ee26e46ad8685bf6fad">  234</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a791b8f66ee913ee26e46ad8685bf6fad">INFRCLKDIVR</a>; </div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a3770e6f245f27249ff2cf3618fb5ffcb">  235</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a3770e6f245f27249ff2cf3618fb5ffcb">INFRCLKDIVS</a>; </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#adb67725210b3203522249bb70e0d066f">  236</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#adb67725210b3203522249bb70e0d066f">INFRCLKDIVDS</a>; </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a21fb44bb70f192bb09a50c1929601369">  237</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a21fb44bb70f192bb09a50c1929601369">VDCTL</a>; </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ad95137fb3aa28fed72302e70431fed1d">  238</a></span>&#160;    reg32_t __reserved1[6]; </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#af1486ab448bb67791403d9a70357536f">  239</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#af1486ab448bb67791403d9a70357536f">CLKLOADCTL</a>; </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a6d9d938d1e02c940fe3caac305037adf">  240</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a6d9d938d1e02c940fe3caac305037adf">RFCCLKG</a>; </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a2158d0dfd5ab5b46b8383c97b91bb635">  241</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a2158d0dfd5ab5b46b8383c97b91bb635">VIMSCLKG</a>; </div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#aeafd4a229f20ac5beb97342a162bd0a8">  242</a></span>&#160;    reg32_t __reserved2[2]; </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a5cc186ed9433a262db330cf335bde49c">  243</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a5cc186ed9433a262db330cf335bde49c">SECDMACLKGR</a>; </div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#af2c3297fc73fd5714ef4f5b797f53b37">  244</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#af2c3297fc73fd5714ef4f5b797f53b37">SECDMACLKGS</a>; </div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#aca386259feb737c9a3e6c5d610649efe">  245</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#aca386259feb737c9a3e6c5d610649efe">SECDMACLKGDS</a>; </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ab1e5e31aa4f14e0b77cb0f45555c7698">  246</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ab1e5e31aa4f14e0b77cb0f45555c7698">GPIOCLKGR</a>; </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#aec684a4aa6d63488127a71fda6e0a99d">  247</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#aec684a4aa6d63488127a71fda6e0a99d">GPIOCLKGS</a>; </div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a5a565e4e431e3cb4f88006d678dfd21e">  248</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a5a565e4e431e3cb4f88006d678dfd21e">GPIOCLKGDS</a>; </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a529b44980b3a561911b917c2b8520818">  249</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a529b44980b3a561911b917c2b8520818">GPTCLKGR</a>; </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a93280415f871c8fafe60f0fc303c194c">  250</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a93280415f871c8fafe60f0fc303c194c">GPTCLKGS</a>; </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a177193f14e3f31189629aa92a1c86ad4">  251</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a177193f14e3f31189629aa92a1c86ad4">GPTCLKGDS</a>; </div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a661363423c9ecd5d3e1286b000e5a570">  252</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a661363423c9ecd5d3e1286b000e5a570">I2CCLKGR</a>; </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#aaa3ed9260dc37bf570b208a5aa8333d5">  253</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#aaa3ed9260dc37bf570b208a5aa8333d5">I2CCLKGS</a>; </div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#afe0fe24b7547fa3bedf86437573657d8">  254</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#afe0fe24b7547fa3bedf86437573657d8">I2CCLKGDS</a>; </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ae94156999a374dd0f4bdc4a7e1afe8fc">  255</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ae94156999a374dd0f4bdc4a7e1afe8fc">UARTCLKGR</a>; </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a5c99018ce00d89e7f5ef64eb466c3da7">  256</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a5c99018ce00d89e7f5ef64eb466c3da7">UARTCLKGS</a>; </div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a27a65e6ba81eb7d85c833529d4e5d07b">  257</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a27a65e6ba81eb7d85c833529d4e5d07b">UARTCLKGDS</a>; </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a9c57becb44ac289b01a9f575e66f5bbe">  258</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a9c57becb44ac289b01a9f575e66f5bbe">SSICLKGR</a>; </div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a621e2410afe7c2350f968b658497ec59">  259</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a621e2410afe7c2350f968b658497ec59">SSICLKGS</a>; </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#af51ec8578167ff8059b4bb67ef2bf1d3">  260</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#af51ec8578167ff8059b4bb67ef2bf1d3">SSICLKGDS</a>; </div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a369df875ec1d10da9d8fa20e065cb64b">  261</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a369df875ec1d10da9d8fa20e065cb64b">I2SCLKGR</a>; </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a8316acdbe407c6c2dec593fd01366971">  262</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a8316acdbe407c6c2dec593fd01366971">I2SCLKGS</a>; </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a87e72cc8f7f035d137d166b801f1302c">  263</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a87e72cc8f7f035d137d166b801f1302c">I2SCLKGDS</a>; </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#aac93d4ecb1b3254dfbe03d1ea1a2fe87">  264</a></span>&#160;    reg32_t __reserved3[10]; </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a36b1023c724991d47aa456f4f7ae5522">  265</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a36b1023c724991d47aa456f4f7ae5522">CPUCLKDIV</a>; </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ac88143959475347f251b85fa505d9278">  266</a></span>&#160;    reg32_t __reserved4[3]; </div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a3662384fc3e08c6d9ec732b2d45a05e6">  267</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a3662384fc3e08c6d9ec732b2d45a05e6">I2SBCLKSEL</a>; </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#af627b503ead1ae5678335c51569cd944">  268</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#af627b503ead1ae5678335c51569cd944">GPTCLKDIV</a>; </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a6e2959d4b11826a557f05eb86265b233">  269</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a6e2959d4b11826a557f05eb86265b233">I2SCLKCTL</a>; </div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a7af58cca190d299893c92a689f78b0f8">  270</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a7af58cca190d299893c92a689f78b0f8">I2SMCLKDIV</a>; </div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a0283d96bd04f98132670ee2297780239">  271</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a0283d96bd04f98132670ee2297780239">I2SBCLKDIV</a>; </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ad37a72fe311925014bff7a73a7265b8c">  272</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ad37a72fe311925014bff7a73a7265b8c">I2SWCLKDIV</a>; </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a959cdd7880849189561b8996df59d364">  273</a></span>&#160;    reg32_t __reserved5[11]; </div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a28b12bc3060c0741f5f9fbf28af730c1">  274</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a28b12bc3060c0741f5f9fbf28af730c1">SWRESET</a>; </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ab89edde7c14da1d0973d02c919fc6d00">  275</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ab89edde7c14da1d0973d02c919fc6d00">WARMRESET</a>; </div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ae87c6c5e33d3e3397faa1935d0c58ec0">  276</a></span>&#160;    reg32_t __reserved6[6]; </div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#abfc6d13e7a881c0d425a789a217e9b17">  277</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#abfc6d13e7a881c0d425a789a217e9b17">PDCTL0</a>; </div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a89a6caba8511d17e8eccbee1b4b19d29">  278</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a89a6caba8511d17e8eccbee1b4b19d29">PDCTL0RFC</a>; </div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a916c25f3eaedf55286a93610e0d3979c">  279</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a916c25f3eaedf55286a93610e0d3979c">PDCTL0SERIAL</a>; </div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ab3e80f5f9caf31ec6d6359c0a15add52">  280</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ab3e80f5f9caf31ec6d6359c0a15add52">PDCTL0PERIPH</a>; </div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a71b0e04783fa55affb2768dec7b31559">  281</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a71b0e04783fa55affb2768dec7b31559">__reserved7</a>; </div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a5d314b089f07bb46e971f111ed358bb7">  282</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a5d314b089f07bb46e971f111ed358bb7">PDSTAT0</a>; </div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a452bcd721f733db1bd17144d226acb36">  283</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a452bcd721f733db1bd17144d226acb36">PDSTAT0RFC</a>; </div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a55e242c84912de210f09d60eb658e2a8">  284</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a55e242c84912de210f09d60eb658e2a8">PDSTAT0SERIAL</a>; </div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ac02e40b3907dcb5b5f6687ecfcdab9be">  285</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ac02e40b3907dcb5b5f6687ecfcdab9be">PDSTAT0PERIPH</a>; </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a11e9b063a354983e2a5f906a6b5d1821">  286</a></span>&#160;    reg32_t __reserved8[11]; </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a175ab1a770de9397a8da6a255ee42455">  287</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a175ab1a770de9397a8da6a255ee42455">PDCTL1</a>; </div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a6520c9c6288c847d523e10acccd6f5b4">  288</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a6520c9c6288c847d523e10acccd6f5b4">__reserved9</a>; </div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a6aff6fc1c10aba537d27de8a9b7febf8">  289</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a6aff6fc1c10aba537d27de8a9b7febf8">PDCTL1CPU</a>; </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#afdb9d4f1bfbd06bd34f28297991f0791">  290</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#afdb9d4f1bfbd06bd34f28297991f0791">PDCTL1RFC</a>; </div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a0924b1cb221ee35f72666701c6c45b20">  291</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a0924b1cb221ee35f72666701c6c45b20">PDCTL1VIMS</a>; </div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ad9be7ddfac984b4eeec2c810584481e7">  292</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ad9be7ddfac984b4eeec2c810584481e7">__reserved10</a>; </div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ad450395710538928ca7b241d8ff17192">  293</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ad450395710538928ca7b241d8ff17192">PDSTAT1</a>; </div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a9df6c6eaefd4c15d5a34de49622c7e2e">  294</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a9df6c6eaefd4c15d5a34de49622c7e2e">PDSTAT1BUS</a>; </div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ae99b638d551b14037658f94287591ab3">  295</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ae99b638d551b14037658f94287591ab3">PDSTAT1RFC</a>; </div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ab7a2b90559f3b9378ac8bb7219c6c8c2">  296</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ab7a2b90559f3b9378ac8bb7219c6c8c2">PDSTAT1CPU</a>; </div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#aafc0fe8a8b40cef38a1547de3cc7cf7b">  297</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#aafc0fe8a8b40cef38a1547de3cc7cf7b">PDSTAT1VIMS</a>; </div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a05be3f27a5d6acdfc42b554cd717b37e">  298</a></span>&#160;    reg32_t __reserved11[10]; </div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#af9bc97a3d934897b22e9f64f045d5adc">  299</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#af9bc97a3d934897b22e9f64f045d5adc">RFCMODESEL</a>; </div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#aa58e7f9dfdea22aa68425cfe1c70b4f5">  300</a></span>&#160;    reg32_t __reserved12[20]; </div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ad95e382a99e60b86988a498a970cdd4a">  301</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ad95e382a99e60b86988a498a970cdd4a">RAMRETEN</a>; </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a6aed40484f3f64ced30e4248a6742025">  302</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#a6aed40484f3f64ced30e4248a6742025">__reserved13</a>; </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ab07d6c14c209158e4730460d7e99397a">  303</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ab07d6c14c209158e4730460d7e99397a">PDRETEN</a>; </div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#a6d4ac9225ce6e8b3aabbfbc1a93a233d">  304</a></span>&#160;    reg32_t __reserved14[8]; </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structprcm__regs__t.html#ab3890c820de885c911dab9ce8b10ee1a">  305</a></span>&#160;    reg32_t <a class="code" href="structprcm__regs__t.html#ab3890c820de885c911dab9ce8b10ee1a">RAMHWOPT</a>; </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;} <a class="code" href="structprcm__regs__t.html">prcm_regs_t</a>;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="cc26x0__prcm_8h.html#a9a7bdd8690260b992060da04bc34e3b5">  312</a></span>&#160;<span class="preprocessor">#define CLKLOADCTL_LOAD        0x1</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define CLKLOADCTL_LOADDONE    0x2</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define PDCTL0_RFC_ON       0x1</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define PDCTL0_SERIAL_ON    0x2</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define PDCTL0_PERIPH_ON    0x4</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define PDSTAT0_RFC_ON       0x1</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define PDSTAT0_SERIAL_ON    0x2</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define PDSTAT0_PERIPH_ON    0x4</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define PDCTL1_CPU_ON       0x2</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define PDCTL1_RFC_ON       0x4</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define PDCTL1_VIMS_ON      0x8</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define PDSTAT1_CPU_ON      0x2</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define PDSTAT1_RFC_ON      0x4</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define PDSTAT1_VIMS_ON     0x8</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define GPIOCLKGR_CLK_EN       0x1</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define I2CCLKGR_CLK_EN        0x1</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define UARTCLKGR_CLK_EN_UART0 0x1</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define GPIOCLKGS_CLK_EN       0x1</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define I2CCLKGS_CLK_EN        0x1</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define UARTCLKGS_CLK_EN_UART0 0x1</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define GPIOCLKGDS_CLK_EN       0x1</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define I2CCLKGDS_CLK_EN        0x1</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define UARTCLKGDS_CLK_EN_UART0 0x1</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga401543253f69d73c52bf17b98f52bca9">  347</a></span>&#160;<span class="preprocessor">#define PRCM_BASE        (PERIPH_BASE + 0x82000) </span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#ga3bd6361f5594f825e030d77ed3758742">  348</a></span>&#160;<span class="preprocessor">#define PRCM_BASE_NONBUF (PERIPH_BASE_NONBUF + 0x82000) </span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span> </div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#gadb5ef2ff679b3b7fc3cf80ba81efd141">  351</a></span>&#160;<span class="preprocessor">#define PRCM        ((prcm_regs_t *) (PRCM_BASE)) </span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__cpu__specific__peripheral__memory__map.html#gaae072130ff8a8b76c0c713ea7a298021">  352</a></span>&#160;<span class="preprocessor">#define PRCM_NONBUF ((prcm_regs_t *) (PRCM_BASE_NONBUF)) </span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;} <span class="comment">/* end extern &quot;C&quot; */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CC26X0_PRCM_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astructprcm__regs__t_html_ae94156999a374dd0f4bdc4a7e1afe8fc"><div class="ttname"><a href="structprcm__regs__t.html#ae94156999a374dd0f4bdc4a7e1afe8fc">prcm_regs_t::UARTCLKGR</a></div><div class="ttdeci">reg32_t UARTCLKGR</div><div class="ttdoc">UART clock gate for run mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00255">cc26x0_prcm.h:255</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_afe0fe24b7547fa3bedf86437573657d8"><div class="ttname"><a href="structprcm__regs__t.html#afe0fe24b7547fa3bedf86437573657d8">prcm_regs_t::I2CCLKGDS</a></div><div class="ttdeci">reg32_t I2CCLKGDS</div><div class="ttdoc">I2C clock gate for deep sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00254">cc26x0_prcm.h:254</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a71b0e04783fa55affb2768dec7b31559"><div class="ttname"><a href="structprcm__regs__t.html#a71b0e04783fa55affb2768dec7b31559">prcm_regs_t::__reserved7</a></div><div class="ttdeci">reg32_t __reserved7</div><div class="ttdoc">meh</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00281">cc26x0_prcm.h:281</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_afc3b59e74f240a78cf0cabe5393c11d8"><div class="ttname"><a href="structaon__rtc__regs__t.html#afc3b59e74f240a78cf0cabe5393c11d8">aon_rtc_regs_t::CH2CMPINC</a></div><div class="ttdeci">reg32_t CH2CMPINC</div><div class="ttdoc">Channel 2 Compare Value Auto-increment.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00208">cc26x0_prcm.h:208</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a3ed10c5207241110a17fa7565d333ee8"><div class="ttname"><a href="structaon__wuc__regs__t.html#a3ed10c5207241110a17fa7565d333ee8">aon_wuc_regs_t::JTAGCFG</a></div><div class="ttdeci">reg32_t JTAGCFG</div><div class="ttdoc">JTAG config.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00119">cc26x0_prcm.h:119</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a661363423c9ecd5d3e1286b000e5a570"><div class="ttname"><a href="structprcm__regs__t.html#a661363423c9ecd5d3e1286b000e5a570">prcm_regs_t::I2CCLKGR</a></div><div class="ttdeci">reg32_t I2CCLKGR</div><div class="ttdoc">I2C clock gate for run mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00252">cc26x0_prcm.h:252</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_abfc6d13e7a881c0d425a789a217e9b17"><div class="ttname"><a href="structprcm__regs__t.html#abfc6d13e7a881c0d425a789a217e9b17">prcm_regs_t::PDCTL0</a></div><div class="ttdeci">reg32_t PDCTL0</div><div class="ttdoc">power domain control</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00277">cc26x0_prcm.h:277</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_aa15e4db602d357ddf5c15c4233ba7f52"><div class="ttname"><a href="structaon__wuc__regs__t.html#aa15e4db602d357ddf5c15c4233ba7f52">aon_wuc_regs_t::RECHARGESTAT</a></div><div class="ttdeci">reg32_t RECHARGESTAT</div><div class="ttdoc">recharge controller status</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00116">cc26x0_prcm.h:116</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a7ae435be5486724152321ed4d905ec78"><div class="ttname"><a href="structaon__wuc__regs__t.html#a7ae435be5486724152321ed4d905ec78">aon_wuc_regs_t::JTAGUSERCODE</a></div><div class="ttdeci">reg32_t JTAGUSERCODE</div><div class="ttdoc">JTAG USERCODE.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00120">cc26x0_prcm.h:120</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a89a6caba8511d17e8eccbee1b4b19d29"><div class="ttname"><a href="structprcm__regs__t.html#a89a6caba8511d17e8eccbee1b4b19d29">prcm_regs_t::PDCTL0RFC</a></div><div class="ttdeci">reg32_t PDCTL0RFC</div><div class="ttdoc">RFC power domain control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00278">cc26x0_prcm.h:278</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a21fb44bb70f192bb09a50c1929601369"><div class="ttname"><a href="structprcm__regs__t.html#a21fb44bb70f192bb09a50c1929601369">prcm_regs_t::VDCTL</a></div><div class="ttdeci">reg32_t VDCTL</div><div class="ttdoc">MCU voltage domain control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00237">cc26x0_prcm.h:237</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_af627b503ead1ae5678335c51569cd944"><div class="ttname"><a href="structprcm__regs__t.html#af627b503ead1ae5678335c51569cd944">prcm_regs_t::GPTCLKDIV</a></div><div class="ttdeci">reg32_t GPTCLKDIV</div><div class="ttdoc">GPT scalar.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00268">cc26x0_prcm.h:268</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a55e242c84912de210f09d60eb658e2a8"><div class="ttname"><a href="structprcm__regs__t.html#a55e242c84912de210f09d60eb658e2a8">prcm_regs_t::PDSTAT0SERIAL</a></div><div class="ttdeci">reg32_t PDSTAT0SERIAL</div><div class="ttdoc">SERIAL power domain status.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00284">cc26x0_prcm.h:284</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_a83aa29b118293eef1ce863fdfdbebd83"><div class="ttname"><a href="structaon__rtc__regs__t.html#a83aa29b118293eef1ce863fdfdbebd83">aon_rtc_regs_t::SEC</a></div><div class="ttdeci">reg32_t SEC</div><div class="ttdoc">Second Counter Value, Integer Part.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00201">cc26x0_prcm.h:201</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_af9bc97a3d934897b22e9f64f045d5adc"><div class="ttname"><a href="structprcm__regs__t.html#af9bc97a3d934897b22e9f64f045d5adc">prcm_regs_t::RFCMODESEL</a></div><div class="ttdeci">reg32_t RFCMODESEL</div><div class="ttdoc">selected RFC mode</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00299">cc26x0_prcm.h:299</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ae99b638d551b14037658f94287591ab3"><div class="ttname"><a href="structprcm__regs__t.html#ae99b638d551b14037658f94287591ab3">prcm_regs_t::PDSTAT1RFC</a></div><div class="ttdeci">reg32_t PDSTAT1RFC</div><div class="ttdoc">RFC power domain status.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00295">cc26x0_prcm.h:295</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_aab5d4605dc85a1515882f59e58c452bd"><div class="ttname"><a href="structaon__wuc__regs__t.html#aab5d4605dc85a1515882f59e58c452bd">aon_wuc_regs_t::CTL0</a></div><div class="ttdeci">reg32_t CTL0</div><div class="ttdoc">control 0</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00112">cc26x0_prcm.h:112</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a93280415f871c8fafe60f0fc303c194c"><div class="ttname"><a href="structprcm__regs__t.html#a93280415f871c8fafe60f0fc303c194c">prcm_regs_t::GPTCLKGS</a></div><div class="ttdeci">reg32_t GPTCLKGS</div><div class="ttdoc">GPT clock gate for sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00250">cc26x0_prcm.h:250</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a9724bd67d239b13c4a6eb5a7c1d79c76"><div class="ttname"><a href="structaon__wuc__regs__t.html#a9724bd67d239b13c4a6eb5a7c1d79c76">aon_wuc_regs_t::MCUCFG</a></div><div class="ttdeci">reg32_t MCUCFG</div><div class="ttdoc">MCU config.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00106">cc26x0_prcm.h:106</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_a7832b9299466e16b7f7dca867eb14433"><div class="ttname"><a href="structddi0__osc__regs__t.html#a7832b9299466e16b7f7dca867eb14433">ddi0_osc_regs_t::STAT0</a></div><div class="ttdeci">reg32_t STAT0</div><div class="ttdoc">status 0</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00044">cc26x0_prcm.h:44</a></div></div>
<div class="ttc" id="astructaon__sysctl__regs__t_html_adefeeff96e3953ab2bb90903794ad850"><div class="ttname"><a href="structaon__sysctl__regs__t.html#adefeeff96e3953ab2bb90903794ad850">aon_sysctl_regs_t::PWRCTL</a></div><div class="ttdeci">reg32_t PWRCTL</div><div class="ttdoc">power management</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00086">cc26x0_prcm.h:86</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_adb67725210b3203522249bb70e0d066f"><div class="ttname"><a href="structprcm__regs__t.html#adb67725210b3203522249bb70e0d066f">prcm_regs_t::INFRCLKDIVDS</a></div><div class="ttdeci">reg32_t INFRCLKDIVDS</div><div class="ttdoc">infrastructure clock division factor for deep sleep mode</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00236">cc26x0_prcm.h:236</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_a86f91701fa7319847e5b4ad252f05e24"><div class="ttname"><a href="structddi0__osc__regs__t.html#a86f91701fa7319847e5b4ad252f05e24">ddi0_osc_regs_t::AMPCOMPTH1</a></div><div class="ttdeci">reg32_t AMPCOMPTH1</div><div class="ttdoc">amplitude compensation threshold 1</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00035">cc26x0_prcm.h:35</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_ae8493c9cf13f77d3294f266fcb66306e"><div class="ttname"><a href="structaon__wuc__regs__t.html#ae8493c9cf13f77d3294f266fcb66306e">aon_wuc_regs_t::CTL1</a></div><div class="ttdeci">reg32_t CTL1</div><div class="ttdoc">control 1</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00113">cc26x0_prcm.h:113</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a175ab1a770de9397a8da6a255ee42455"><div class="ttname"><a href="structprcm__regs__t.html#a175ab1a770de9397a8da6a255ee42455">prcm_regs_t::PDCTL1</a></div><div class="ttdeci">reg32_t PDCTL1</div><div class="ttdoc">power domain control</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00287">cc26x0_prcm.h:287</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ab3890c820de885c911dab9ce8b10ee1a"><div class="ttname"><a href="structprcm__regs__t.html#ab3890c820de885c911dab9ce8b10ee1a">prcm_regs_t::RAMHWOPT</a></div><div class="ttdeci">reg32_t RAMHWOPT</div><div class="ttdoc">undocumented</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00305">cc26x0_prcm.h:305</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a6d9d938d1e02c940fe3caac305037adf"><div class="ttname"><a href="structprcm__regs__t.html#a6d9d938d1e02c940fe3caac305037adf">prcm_regs_t::RFCCLKG</a></div><div class="ttdeci">reg32_t RFCCLKG</div><div class="ttdoc">RFC clock gate.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00240">cc26x0_prcm.h:240</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_af1486ab448bb67791403d9a70357536f"><div class="ttname"><a href="structprcm__regs__t.html#af1486ab448bb67791403d9a70357536f">prcm_regs_t::CLKLOADCTL</a></div><div class="ttdeci">reg32_t CLKLOADCTL</div><div class="ttdoc">clock load control</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00239">cc26x0_prcm.h:239</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a75aad53287bd454907804cd97fe7b911"><div class="ttname"><a href="structaon__wuc__regs__t.html#a75aad53287bd454907804cd97fe7b911">aon_wuc_regs_t::AUXCFG</a></div><div class="ttdeci">reg32_t AUXCFG</div><div class="ttdoc">AUX config.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00107">cc26x0_prcm.h:107</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_af70219ea95b168dcc6e0a31fc470aa1b"><div class="ttname"><a href="structddi0__osc__regs__t.html#af70219ea95b168dcc6e0a31fc470aa1b">ddi0_osc_regs_t::ANABYPASSVAL2</a></div><div class="ttdeci">reg32_t ANABYPASSVAL2</div><div class="ttdoc">analog bypass values 2</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00038">cc26x0_prcm.h:38</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a84caeaea43ddd14037ea253cbf7da8dd"><div class="ttname"><a href="structaon__wuc__regs__t.html#a84caeaea43ddd14037ea253cbf7da8dd">aon_wuc_regs_t::RECHARGECFG</a></div><div class="ttdeci">reg32_t RECHARGECFG</div><div class="ttdoc">recharge controller config</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00115">cc26x0_prcm.h:115</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_aa2dd4d752ea956cb2a918057a8c987e1"><div class="ttname"><a href="structaon__rtc__regs__t.html#aa2dd4d752ea956cb2a918057a8c987e1">aon_rtc_regs_t::CH1CMP</a></div><div class="ttdeci">reg32_t CH1CMP</div><div class="ttdoc">Channel 1 Compare Value.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00206">cc26x0_prcm.h:206</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a369af28438601a32c64d3e02dfb10893"><div class="ttname"><a href="structaon__wuc__regs__t.html#a369af28438601a32c64d3e02dfb10893">aon_wuc_regs_t::__reserved1</a></div><div class="ttdeci">reg32_t __reserved1</div><div class="ttdoc">meh</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00110">cc26x0_prcm.h:110</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_a3c06ca5cbd2b69f60e3ab69fee5b4cb2"><div class="ttname"><a href="structddi0__osc__regs__t.html#a3c06ca5cbd2b69f60e3ab69fee5b4cb2">ddi0_osc_regs_t::ATESTCTL</a></div><div class="ttdeci">reg32_t ATESTCTL</div><div class="ttdoc">analog test control</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00039">cc26x0_prcm.h:39</a></div></div>
<div class="ttc" id="astructaon__sysctl__regs__t_html_a0e5986b9f9e95d31ba594c8890ba85f0"><div class="ttname"><a href="structaon__sysctl__regs__t.html#a0e5986b9f9e95d31ba594c8890ba85f0">aon_sysctl_regs_t::RESETCTL</a></div><div class="ttdeci">reg32_t RESETCTL</div><div class="ttdoc">reset management</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00087">cc26x0_prcm.h:87</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html"><div class="ttname"><a href="structddi0__osc__regs__t.html">ddi0_osc_regs_t</a></div><div class="ttdoc">DDI_0_OSC registers.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00030">cc26x0_prcm.h:30</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a2158d0dfd5ab5b46b8383c97b91bb635"><div class="ttname"><a href="structprcm__regs__t.html#a2158d0dfd5ab5b46b8383c97b91bb635">prcm_regs_t::VIMSCLKG</a></div><div class="ttdeci">reg32_t VIMSCLKG</div><div class="ttdoc">VIMS clock gate.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00241">cc26x0_prcm.h:241</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_afb5f844c0a7b58d10275b60b25d60bb2"><div class="ttname"><a href="structddi0__osc__regs__t.html#afb5f844c0a7b58d10275b60b25d60bb2">ddi0_osc_regs_t::RADCEXTCFG</a></div><div class="ttdeci">reg32_t RADCEXTCFG</div><div class="ttdoc">RADC external config.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00033">cc26x0_prcm.h:33</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ab3e80f5f9caf31ec6d6359c0a15add52"><div class="ttname"><a href="structprcm__regs__t.html#ab3e80f5f9caf31ec6d6359c0a15add52">prcm_regs_t::PDCTL0PERIPH</a></div><div class="ttdeci">reg32_t PDCTL0PERIPH</div><div class="ttdoc">PERIPH power domain control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00280">cc26x0_prcm.h:280</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html"><div class="ttname"><a href="structprcm__regs__t.html">prcm_regs_t</a></div><div class="ttdoc">PRCM registers.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00233">cc26x0_prcm.h:233</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_af2c3297fc73fd5714ef4f5b797f53b37"><div class="ttname"><a href="structprcm__regs__t.html#af2c3297fc73fd5714ef4f5b797f53b37">prcm_regs_t::SECDMACLKGS</a></div><div class="ttdeci">reg32_t SECDMACLKGS</div><div class="ttdoc">TRNG, CRYPTO, and UDMA clock gate for sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00244">cc26x0_prcm.h:244</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a28b12bc3060c0741f5f9fbf28af730c1"><div class="ttname"><a href="structprcm__regs__t.html#a28b12bc3060c0741f5f9fbf28af730c1">prcm_regs_t::SWRESET</a></div><div class="ttdeci">reg32_t SWRESET</div><div class="ttdoc">SW initiated resets.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00274">cc26x0_prcm.h:274</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ad37a72fe311925014bff7a73a7265b8c"><div class="ttname"><a href="structprcm__regs__t.html#ad37a72fe311925014bff7a73a7265b8c">prcm_regs_t::I2SWCLKDIV</a></div><div class="ttdeci">reg32_t I2SWCLKDIV</div><div class="ttdoc">WCLK division ratio.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00272">cc26x0_prcm.h:272</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a5a565e4e431e3cb4f88006d678dfd21e"><div class="ttname"><a href="structprcm__regs__t.html#a5a565e4e431e3cb4f88006d678dfd21e">prcm_regs_t::GPIOCLKGDS</a></div><div class="ttdeci">reg32_t GPIOCLKGDS</div><div class="ttdoc">GPIO clock gate for deep sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00248">cc26x0_prcm.h:248</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a87e72cc8f7f035d137d166b801f1302c"><div class="ttname"><a href="structprcm__regs__t.html#a87e72cc8f7f035d137d166b801f1302c">prcm_regs_t::I2SCLKGDS</a></div><div class="ttdeci">reg32_t I2SCLKGDS</div><div class="ttdoc">I2S clock gate for deep sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00263">cc26x0_prcm.h:263</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_aaa3ed9260dc37bf570b208a5aa8333d5"><div class="ttname"><a href="structprcm__regs__t.html#aaa3ed9260dc37bf570b208a5aa8333d5">prcm_regs_t::I2CCLKGS</a></div><div class="ttdeci">reg32_t I2CCLKGS</div><div class="ttdoc">I2C clock gate for sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00253">cc26x0_prcm.h:253</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a6e2959d4b11826a557f05eb86265b233"><div class="ttname"><a href="structprcm__regs__t.html#a6e2959d4b11826a557f05eb86265b233">prcm_regs_t::I2SCLKCTL</a></div><div class="ttdeci">reg32_t I2SCLKCTL</div><div class="ttdoc">I2S clock control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00269">cc26x0_prcm.h:269</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a621e2410afe7c2350f968b658497ec59"><div class="ttname"><a href="structprcm__regs__t.html#a621e2410afe7c2350f968b658497ec59">prcm_regs_t::SSICLKGS</a></div><div class="ttdeci">reg32_t SSICLKGS</div><div class="ttdoc">SSI clock gate for sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00259">cc26x0_prcm.h:259</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a529b44980b3a561911b917c2b8520818"><div class="ttname"><a href="structprcm__regs__t.html#a529b44980b3a561911b917c2b8520818">prcm_regs_t::GPTCLKGR</a></div><div class="ttdeci">reg32_t GPTCLKGR</div><div class="ttdoc">GPT clock gate for run mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00249">cc26x0_prcm.h:249</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ab7a2b90559f3b9378ac8bb7219c6c8c2"><div class="ttname"><a href="structprcm__regs__t.html#ab7a2b90559f3b9378ac8bb7219c6c8c2">prcm_regs_t::PDSTAT1CPU</a></div><div class="ttdeci">reg32_t PDSTAT1CPU</div><div class="ttdoc">CPU power domain status.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00296">cc26x0_prcm.h:296</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_a7019ff912f074df931047e5cc907feec"><div class="ttname"><a href="structddi0__osc__regs__t.html#a7019ff912f074df931047e5cc907feec">ddi0_osc_regs_t::LFOSCCTL</a></div><div class="ttdeci">reg32_t LFOSCCTL</div><div class="ttdoc">low frequency oscillator control</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00042">cc26x0_prcm.h:42</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_a9380d3830eb3359de61568e4e1c3278b"><div class="ttname"><a href="structddi0__osc__regs__t.html#a9380d3830eb3359de61568e4e1c3278b">ddi0_osc_regs_t::STAT1</a></div><div class="ttdeci">reg32_t STAT1</div><div class="ttdoc">status 1</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00045">cc26x0_prcm.h:45</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a5d314b089f07bb46e971f111ed358bb7"><div class="ttname"><a href="structprcm__regs__t.html#a5d314b089f07bb46e971f111ed358bb7">prcm_regs_t::PDSTAT0</a></div><div class="ttdeci">reg32_t PDSTAT0</div><div class="ttdoc">power domain status</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00282">cc26x0_prcm.h:282</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a6aed40484f3f64ced30e4248a6742025"><div class="ttname"><a href="structprcm__regs__t.html#a6aed40484f3f64ced30e4248a6742025">prcm_regs_t::__reserved13</a></div><div class="ttdeci">reg32_t __reserved13</div><div class="ttdoc">meh</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00302">cc26x0_prcm.h:302</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_a50f1d44022bb7d83eb7e72c7f1192504"><div class="ttname"><a href="structaon__rtc__regs__t.html#a50f1d44022bb7d83eb7e72c7f1192504">aon_rtc_regs_t::EVFLAGS</a></div><div class="ttdeci">reg32_t EVFLAGS</div><div class="ttdoc">Event Flags, RTC Status.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00200">cc26x0_prcm.h:200</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_a15c487447c38f89a91984bacec43bc91"><div class="ttname"><a href="structddi0__osc__regs__t.html#a15c487447c38f89a91984bacec43bc91">ddi0_osc_regs_t::ANABYPASSVAL1</a></div><div class="ttdeci">reg32_t ANABYPASSVAL1</div><div class="ttdoc">analog bypass values 1</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00037">cc26x0_prcm.h:37</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_aa8b9b798432060acaf859956581fd34a"><div class="ttname"><a href="structddi0__osc__regs__t.html#aa8b9b798432060acaf859956581fd34a">ddi0_osc_regs_t::AMPCOMPTH2</a></div><div class="ttdeci">reg32_t AMPCOMPTH2</div><div class="ttdoc">amplitude compensation threshold 2</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00036">cc26x0_prcm.h:36</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a7caaea7e64a8aa270ba85c4c341942d1"><div class="ttname"><a href="structaon__wuc__regs__t.html#a7caaea7e64a8aa270ba85c4c341942d1">aon_wuc_regs_t::OSCCFG</a></div><div class="ttdeci">reg32_t OSCCFG</div><div class="ttdoc">oscillator config</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00118">cc26x0_prcm.h:118</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a916c25f3eaedf55286a93610e0d3979c"><div class="ttname"><a href="structprcm__regs__t.html#a916c25f3eaedf55286a93610e0d3979c">prcm_regs_t::PDCTL0SERIAL</a></div><div class="ttdeci">reg32_t PDCTL0SERIAL</div><div class="ttdoc">SERIAL power domain control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00279">cc26x0_prcm.h:279</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a6520c9c6288c847d523e10acccd6f5b4"><div class="ttname"><a href="structprcm__regs__t.html#a6520c9c6288c847d523e10acccd6f5b4">prcm_regs_t::__reserved9</a></div><div class="ttdeci">reg32_t __reserved9</div><div class="ttdoc">power domain control</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00288">cc26x0_prcm.h:288</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ad95e382a99e60b86988a498a970cdd4a"><div class="ttname"><a href="structprcm__regs__t.html#ad95e382a99e60b86988a498a970cdd4a">prcm_regs_t::RAMRETEN</a></div><div class="ttdeci">reg32_t RAMRETEN</div><div class="ttdoc">memory retention control</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00301">cc26x0_prcm.h:301</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_aafc0fe8a8b40cef38a1547de3cc7cf7b"><div class="ttname"><a href="structprcm__regs__t.html#aafc0fe8a8b40cef38a1547de3cc7cf7b">prcm_regs_t::PDSTAT1VIMS</a></div><div class="ttdeci">reg32_t PDSTAT1VIMS</div><div class="ttdoc">VIMS power domain status.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00297">cc26x0_prcm.h:297</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_ac3ead9a0a2655338ac041722b3831bd9"><div class="ttname"><a href="structddi0__osc__regs__t.html#ac3ead9a0a2655338ac041722b3831bd9">ddi0_osc_regs_t::ADCDOUBLERNANOAMPCTL</a></div><div class="ttdeci">reg32_t ADCDOUBLERNANOAMPCTL</div><div class="ttdoc">ADC doubler nanoamp control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00040">cc26x0_prcm.h:40</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ad450395710538928ca7b241d8ff17192"><div class="ttname"><a href="structprcm__regs__t.html#ad450395710538928ca7b241d8ff17192">prcm_regs_t::PDSTAT1</a></div><div class="ttdeci">reg32_t PDSTAT1</div><div class="ttdoc">power domain status</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00293">cc26x0_prcm.h:293</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ac02e40b3907dcb5b5f6687ecfcdab9be"><div class="ttname"><a href="structprcm__regs__t.html#ac02e40b3907dcb5b5f6687ecfcdab9be">prcm_regs_t::PDSTAT0PERIPH</a></div><div class="ttdeci">reg32_t PDSTAT0PERIPH</div><div class="ttdoc">PERIPH power domain status.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00285">cc26x0_prcm.h:285</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_ae3dfd2c056efbc2f14ecd2eb1114dd66"><div class="ttname"><a href="structddi0__osc__regs__t.html#ae3dfd2c056efbc2f14ecd2eb1114dd66">ddi0_osc_regs_t::CTL1</a></div><div class="ttdeci">reg32_t CTL1</div><div class="ttdoc">control 1</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00032">cc26x0_prcm.h:32</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a27a65e6ba81eb7d85c833529d4e5d07b"><div class="ttname"><a href="structprcm__regs__t.html#a27a65e6ba81eb7d85c833529d4e5d07b">prcm_regs_t::UARTCLKGDS</a></div><div class="ttdeci">reg32_t UARTCLKGDS</div><div class="ttdoc">UART clock gate for deep sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00257">cc26x0_prcm.h:257</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a8f0b9a8f14ebc34fa4bae4c6b79716a4"><div class="ttname"><a href="structaon__wuc__regs__t.html#a8f0b9a8f14ebc34fa4bae4c6b79716a4">aon_wuc_regs_t::PWRSTAT</a></div><div class="ttdeci">reg32_t PWRSTAT</div><div class="ttdoc">power status</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00109">cc26x0_prcm.h:109</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html"><div class="ttname"><a href="structaon__wuc__regs__t.html">aon_wuc_regs_t</a></div><div class="ttdoc">AON_WUC registers.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00103">cc26x0_prcm.h:103</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a6a9d5e31fc59d0c67f5e7020923610ce"><div class="ttname"><a href="structaon__wuc__regs__t.html#a6a9d5e31fc59d0c67f5e7020923610ce">aon_wuc_regs_t::SHUTDOWN</a></div><div class="ttdeci">reg32_t SHUTDOWN</div><div class="ttdoc">shutdown control</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00111">cc26x0_prcm.h:111</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_aca386259feb737c9a3e6c5d610649efe"><div class="ttname"><a href="structprcm__regs__t.html#aca386259feb737c9a3e6c5d610649efe">prcm_regs_t::SECDMACLKGDS</a></div><div class="ttdeci">reg32_t SECDMACLKGDS</div><div class="ttdoc">TRNG, CRYPTO, and UDMA clock gate for deep sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00245">cc26x0_prcm.h:245</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_abbd64979992518bf383ae1f23dbdb1f4"><div class="ttname"><a href="structaon__wuc__regs__t.html#abbd64979992518bf383ae1f23dbdb1f4">aon_wuc_regs_t::AUXCTL</a></div><div class="ttdeci">reg32_t AUXCTL</div><div class="ttdoc">AUX control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00108">cc26x0_prcm.h:108</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_aec684a4aa6d63488127a71fda6e0a99d"><div class="ttname"><a href="structprcm__regs__t.html#aec684a4aa6d63488127a71fda6e0a99d">prcm_regs_t::GPIOCLKGS</a></div><div class="ttdeci">reg32_t GPIOCLKGS</div><div class="ttdoc">GPIO clock gate for sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00247">cc26x0_prcm.h:247</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ab1e5e31aa4f14e0b77cb0f45555c7698"><div class="ttname"><a href="structprcm__regs__t.html#ab1e5e31aa4f14e0b77cb0f45555c7698">prcm_regs_t::GPIOCLKGR</a></div><div class="ttdeci">reg32_t GPIOCLKGR</div><div class="ttdoc">GPIO clock gate for run mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00246">cc26x0_prcm.h:246</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html"><div class="ttname"><a href="structaon__rtc__regs__t.html">aon_rtc_regs_t</a></div><div class="ttdoc">AON_RTC registers.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00198">cc26x0_prcm.h:198</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a7af58cca190d299893c92a689f78b0f8"><div class="ttname"><a href="structprcm__regs__t.html#a7af58cca190d299893c92a689f78b0f8">prcm_regs_t::I2SMCLKDIV</a></div><div class="ttdeci">reg32_t I2SMCLKDIV</div><div class="ttdoc">MCLK division ratio.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00270">cc26x0_prcm.h:270</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a0924b1cb221ee35f72666701c6c45b20"><div class="ttname"><a href="structprcm__regs__t.html#a0924b1cb221ee35f72666701c6c45b20">prcm_regs_t::PDCTL1VIMS</a></div><div class="ttdeci">reg32_t PDCTL1VIMS</div><div class="ttdoc">VIMS power domain control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00291">cc26x0_prcm.h:291</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_a23d15c5e194ac6de530fe2f8e4e0dea0"><div class="ttname"><a href="structddi0__osc__regs__t.html#a23d15c5e194ac6de530fe2f8e4e0dea0">ddi0_osc_regs_t::XOSCHFCTL</a></div><div class="ttdeci">reg32_t XOSCHFCTL</div><div class="ttdoc">XOSCHF control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00041">cc26x0_prcm.h:41</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a5ee9e7942e04fd0b730c160be51ba37d"><div class="ttname"><a href="structaon__wuc__regs__t.html#a5ee9e7942e04fd0b730c160be51ba37d">aon_wuc_regs_t::MCUCLK</a></div><div class="ttdeci">reg32_t MCUCLK</div><div class="ttdoc">MCU clock management.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00104">cc26x0_prcm.h:104</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a6fe6fa66c0654041e1ce6e49e687ba99"><div class="ttname"><a href="structaon__wuc__regs__t.html#a6fe6fa66c0654041e1ce6e49e687ba99">aon_wuc_regs_t::__reserved3</a></div><div class="ttdeci">reg32_t __reserved3</div><div class="ttdoc">meh</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00117">cc26x0_prcm.h:117</a></div></div>
<div class="ttc" id="astructaon__wuc__regs__t_html_a67e4e2e27ca45a24c91ffa1f5e8fae1f"><div class="ttname"><a href="structaon__wuc__regs__t.html#a67e4e2e27ca45a24c91ffa1f5e8fae1f">aon_wuc_regs_t::AUXCLK</a></div><div class="ttdeci">reg32_t AUXCLK</div><div class="ttdoc">AUX clock management.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00105">cc26x0_prcm.h:105</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a452bcd721f733db1bd17144d226acb36"><div class="ttname"><a href="structprcm__regs__t.html#a452bcd721f733db1bd17144d226acb36">prcm_regs_t::PDSTAT0RFC</a></div><div class="ttdeci">reg32_t PDSTAT0RFC</div><div class="ttdoc">RFC power domain status.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00283">cc26x0_prcm.h:283</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_a0b21e743b9b6be92fce50cbcf7d2256b"><div class="ttname"><a href="structaon__rtc__regs__t.html#a0b21e743b9b6be92fce50cbcf7d2256b">aon_rtc_regs_t::SUBSECINC</a></div><div class="ttdeci">reg32_t SUBSECINC</div><div class="ttdoc">Subseconds Increment.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00203">cc26x0_prcm.h:203</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a791b8f66ee913ee26e46ad8685bf6fad"><div class="ttname"><a href="structprcm__regs__t.html#a791b8f66ee913ee26e46ad8685bf6fad">prcm_regs_t::INFRCLKDIVR</a></div><div class="ttdeci">reg32_t INFRCLKDIVR</div><div class="ttdoc">infrastructure clock division factor for run mode</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00234">cc26x0_prcm.h:234</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ab07d6c14c209158e4730460d7e99397a"><div class="ttname"><a href="structprcm__regs__t.html#ab07d6c14c209158e4730460d7e99397a">prcm_regs_t::PDRETEN</a></div><div class="ttdeci">reg32_t PDRETEN</div><div class="ttdoc">power domain retention (undocumented)</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00303">cc26x0_prcm.h:303</a></div></div>
<div class="ttc" id="acc26xx__cc13xx_8h_html"><div class="ttname"><a href="cc26xx__cc13xx_8h.html">cc26xx_cc13xx.h</a></div><div class="ttdoc">CC26xx, CC13xx definitions.</div></div>
<div class="ttc" id="astructprcm__regs__t_html_af51ec8578167ff8059b4bb67ef2bf1d3"><div class="ttname"><a href="structprcm__regs__t.html#af51ec8578167ff8059b4bb67ef2bf1d3">prcm_regs_t::SSICLKGDS</a></div><div class="ttdeci">reg32_t SSICLKGDS</div><div class="ttdoc">SSI clock gate for deep sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00260">cc26x0_prcm.h:260</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a3770e6f245f27249ff2cf3618fb5ffcb"><div class="ttname"><a href="structprcm__regs__t.html#a3770e6f245f27249ff2cf3618fb5ffcb">prcm_regs_t::INFRCLKDIVS</a></div><div class="ttdeci">reg32_t INFRCLKDIVS</div><div class="ttdoc">infrastructure clock division factor for sleep mode</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00235">cc26x0_prcm.h:235</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a9df6c6eaefd4c15d5a34de49622c7e2e"><div class="ttname"><a href="structprcm__regs__t.html#a9df6c6eaefd4c15d5a34de49622c7e2e">prcm_regs_t::PDSTAT1BUS</a></div><div class="ttdeci">reg32_t PDSTAT1BUS</div><div class="ttdoc">BUS power domain status.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00294">cc26x0_prcm.h:294</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a0283d96bd04f98132670ee2297780239"><div class="ttname"><a href="structprcm__regs__t.html#a0283d96bd04f98132670ee2297780239">prcm_regs_t::I2SBCLKDIV</a></div><div class="ttdeci">reg32_t I2SBCLKDIV</div><div class="ttdoc">BCLK division ratio.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00271">cc26x0_prcm.h:271</a></div></div>
<div class="ttc" id="astructaon__sysctl__regs__t_html_adf8d4cc3878616c5c70d71157ad57de6"><div class="ttname"><a href="structaon__sysctl__regs__t.html#adf8d4cc3878616c5c70d71157ad57de6">aon_sysctl_regs_t::SLEEPCTL</a></div><div class="ttdeci">reg32_t SLEEPCTL</div><div class="ttdoc">sleep mode</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00088">cc26x0_prcm.h:88</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_afdb9d4f1bfbd06bd34f28297991f0791"><div class="ttname"><a href="structprcm__regs__t.html#afdb9d4f1bfbd06bd34f28297991f0791">prcm_regs_t::PDCTL1RFC</a></div><div class="ttdeci">reg32_t PDCTL1RFC</div><div class="ttdoc">RFC power domain control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00290">cc26x0_prcm.h:290</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_a63cc0e5f6ebab2c6c71c809abc30d433"><div class="ttname"><a href="structddi0__osc__regs__t.html#a63cc0e5f6ebab2c6c71c809abc30d433">ddi0_osc_regs_t::STAT2</a></div><div class="ttdeci">reg32_t STAT2</div><div class="ttdoc">status 2</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00046">cc26x0_prcm.h:46</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a8316acdbe407c6c2dec593fd01366971"><div class="ttname"><a href="structprcm__regs__t.html#a8316acdbe407c6c2dec593fd01366971">prcm_regs_t::I2SCLKGS</a></div><div class="ttdeci">reg32_t I2SCLKGS</div><div class="ttdoc">I2S clock gate for sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00262">cc26x0_prcm.h:262</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a3662384fc3e08c6d9ec732b2d45a05e6"><div class="ttname"><a href="structprcm__regs__t.html#a3662384fc3e08c6d9ec732b2d45a05e6">prcm_regs_t::I2SBCLKSEL</a></div><div class="ttdeci">reg32_t I2SBCLKSEL</div><div class="ttdoc">I2S clock select.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00267">cc26x0_prcm.h:267</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_ad34ad20581f508d0aced008d626182f5"><div class="ttname"><a href="structddi0__osc__regs__t.html#ad34ad20581f508d0aced008d626182f5">ddi0_osc_regs_t::RCOSCHFCTL</a></div><div class="ttdeci">reg32_t RCOSCHFCTL</div><div class="ttdoc">RCOSCHF control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00043">cc26x0_prcm.h:43</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_afea7feabd976a87574d143414df19cc1"><div class="ttname"><a href="structddi0__osc__regs__t.html#afea7feabd976a87574d143414df19cc1">ddi0_osc_regs_t::AMPCOMPCTL</a></div><div class="ttdeci">reg32_t AMPCOMPCTL</div><div class="ttdoc">amplitude compensation control</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00034">cc26x0_prcm.h:34</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_a9d1c73247bc90de3d4c455f96ba6466c"><div class="ttname"><a href="structaon__rtc__regs__t.html#a9d1c73247bc90de3d4c455f96ba6466c">aon_rtc_regs_t::SYNC</a></div><div class="ttdeci">reg32_t SYNC</div><div class="ttdoc">AON Synchronization.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00210">cc26x0_prcm.h:210</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a6aff6fc1c10aba537d27de8a9b7febf8"><div class="ttname"><a href="structprcm__regs__t.html#a6aff6fc1c10aba537d27de8a9b7febf8">prcm_regs_t::PDCTL1CPU</a></div><div class="ttdeci">reg32_t PDCTL1CPU</div><div class="ttdoc">CPU power domain control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00289">cc26x0_prcm.h:289</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a369df875ec1d10da9d8fa20e065cb64b"><div class="ttname"><a href="structprcm__regs__t.html#a369df875ec1d10da9d8fa20e065cb64b">prcm_regs_t::I2SCLKGR</a></div><div class="ttdeci">reg32_t I2SCLKGR</div><div class="ttdoc">I2S clock gate for run mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00261">cc26x0_prcm.h:261</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_ab3f3f676d7f852bef0dbe7fcb3d5c471"><div class="ttname"><a href="structaon__rtc__regs__t.html#ab3f3f676d7f852bef0dbe7fcb3d5c471">aon_rtc_regs_t::CH2CMP</a></div><div class="ttdeci">reg32_t CH2CMP</div><div class="ttdoc">Channel 2 Compare Value.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00207">cc26x0_prcm.h:207</a></div></div>
<div class="ttc" id="astructaon__sysctl__regs__t_html"><div class="ttname"><a href="structaon__sysctl__regs__t.html">aon_sysctl_regs_t</a></div><div class="ttdoc">AON_SYSCTL registers.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00085">cc26x0_prcm.h:85</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a177193f14e3f31189629aa92a1c86ad4"><div class="ttname"><a href="structprcm__regs__t.html#a177193f14e3f31189629aa92a1c86ad4">prcm_regs_t::GPTCLKGDS</a></div><div class="ttdeci">reg32_t GPTCLKGDS</div><div class="ttdoc">GPT clock gate for deep sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00251">cc26x0_prcm.h:251</a></div></div>
<div class="ttc" id="astructddi0__osc__regs__t_html_ae1fbf868b44539043418441b25b154e4"><div class="ttname"><a href="structddi0__osc__regs__t.html#ae1fbf868b44539043418441b25b154e4">ddi0_osc_regs_t::CTL0</a></div><div class="ttdeci">reg32_t CTL0</div><div class="ttdoc">control 0</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00031">cc26x0_prcm.h:31</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a9c57becb44ac289b01a9f575e66f5bbe"><div class="ttname"><a href="structprcm__regs__t.html#a9c57becb44ac289b01a9f575e66f5bbe">prcm_regs_t::SSICLKGR</a></div><div class="ttdeci">reg32_t SSICLKGR</div><div class="ttdoc">SSI clock gate for run mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00258">cc26x0_prcm.h:258</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a36b1023c724991d47aa456f4f7ae5522"><div class="ttname"><a href="structprcm__regs__t.html#a36b1023c724991d47aa456f4f7ae5522">prcm_regs_t::CPUCLKDIV</a></div><div class="ttdeci">reg32_t CPUCLKDIV</div><div class="ttdoc">CPU clock division factor.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00265">cc26x0_prcm.h:265</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_a2b8e16dae44af7c5ed0dd4bddb4cc50e"><div class="ttname"><a href="structaon__rtc__regs__t.html#a2b8e16dae44af7c5ed0dd4bddb4cc50e">aon_rtc_regs_t::CTL</a></div><div class="ttdeci">reg32_t CTL</div><div class="ttdoc">Control.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00199">cc26x0_prcm.h:199</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a5cc186ed9433a262db330cf335bde49c"><div class="ttname"><a href="structprcm__regs__t.html#a5cc186ed9433a262db330cf335bde49c">prcm_regs_t::SECDMACLKGR</a></div><div class="ttdeci">reg32_t SECDMACLKGR</div><div class="ttdoc">TRNG, CRYPTO, and UDMA clock gate for run mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00243">cc26x0_prcm.h:243</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_a7d7a0f149fe33fca56efacbc6cf6a9c7"><div class="ttname"><a href="structaon__rtc__regs__t.html#a7d7a0f149fe33fca56efacbc6cf6a9c7">aon_rtc_regs_t::CH1CAPT</a></div><div class="ttdeci">reg32_t CH1CAPT</div><div class="ttdoc">Channel 1 Capture Value.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00209">cc26x0_prcm.h:209</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_a5c99018ce00d89e7f5ef64eb466c3da7"><div class="ttname"><a href="structprcm__regs__t.html#a5c99018ce00d89e7f5ef64eb466c3da7">prcm_regs_t::UARTCLKGS</a></div><div class="ttdeci">reg32_t UARTCLKGS</div><div class="ttdoc">UART clock gate for sleep mode.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00256">cc26x0_prcm.h:256</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_a7da75a5dff18e4ccfcb3afa70f432a12"><div class="ttname"><a href="structaon__rtc__regs__t.html#a7da75a5dff18e4ccfcb3afa70f432a12">aon_rtc_regs_t::CH0CMP</a></div><div class="ttdeci">reg32_t CH0CMP</div><div class="ttdoc">Channel 0 Compare Value.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00205">cc26x0_prcm.h:205</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_a5f1d7224ef1df73ef69bcd20a7a4848d"><div class="ttname"><a href="structaon__rtc__regs__t.html#a5f1d7224ef1df73ef69bcd20a7a4848d">aon_rtc_regs_t::CHCTL</a></div><div class="ttdeci">reg32_t CHCTL</div><div class="ttdoc">Channel Configuration.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00204">cc26x0_prcm.h:204</a></div></div>
<div class="ttc" id="astructaon__rtc__regs__t_html_abe3095589a6437a7a4661e969ecfe3f6"><div class="ttname"><a href="structaon__rtc__regs__t.html#abe3095589a6437a7a4661e969ecfe3f6">aon_rtc_regs_t::SUBSEC</a></div><div class="ttdeci">reg32_t SUBSEC</div><div class="ttdoc">Second Counter Value, Fractional Part.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00202">cc26x0_prcm.h:202</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ad9be7ddfac984b4eeec2c810584481e7"><div class="ttname"><a href="structprcm__regs__t.html#ad9be7ddfac984b4eeec2c810584481e7">prcm_regs_t::__reserved10</a></div><div class="ttdeci">reg32_t __reserved10</div><div class="ttdoc">meh</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00292">cc26x0_prcm.h:292</a></div></div>
<div class="ttc" id="astructprcm__regs__t_html_ab89edde7c14da1d0973d02c919fc6d00"><div class="ttname"><a href="structprcm__regs__t.html#ab89edde7c14da1d0973d02c919fc6d00">prcm_regs_t::WARMRESET</a></div><div class="ttdeci">reg32_t WARMRESET</div><div class="ttdoc">WARM reset control and status.</div><div class="ttdef"><b>Definition:</b> <a href="cc26x0__prcm_8h_source.html#l00275">cc26x0_prcm.h:275</a></div></div>
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Tue Nov 24 2020 19:46:49 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.17</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
