Return-Path: <linux-spi-owner@vger.kernel.org>
X-Original-To: lists+linux-spi@lfdr.de
Delivered-To: lists+linux-spi@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id 13243503794
	for <lists+linux-spi@lfdr.de>; Sat, 16 Apr 2022 18:37:05 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S232556AbiDPQjf (ORCPT <rfc822;lists+linux-spi@lfdr.de>);
        Sat, 16 Apr 2022 12:39:35 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52454 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S232002AbiDPQje (ORCPT
        <rfc822;linux-spi@vger.kernel.org>); Sat, 16 Apr 2022 12:39:34 -0400
Received: from aposti.net (aposti.net [89.234.176.197])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 33EBF24BC9;
        Sat, 16 Apr 2022 09:37:01 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=crapouillou.net;
        s=mail; t=1650127019; h=from:from:sender:reply-to:subject:subject:date:date:
         message-id:message-id:to:to:cc:cc:mime-version:mime-version:
         content-type:content-type:
         content-transfer-encoding:content-transfer-encoding:
         in-reply-to:in-reply-to:references:references;
        bh=GOs8EDSW2bsL9lE0rcV1/MuXh3hhz7eHcwmtxCp09zs=;
        b=cbfkAgnS3dIK4kJ6GEnjn92hMqnz3+Db7aqlrIvquJR9vonVKdmCmhL6F91J4/bFLPcCbS
        cMXGL0TRittcZx33/SRzM/FfCNNcm9Q9DFZrYAAw/RMN1hm49zsa3C6eyLLofKZRPKNyyJ
        ycvkfoj/oYoEIkRfpOx5dlxk3fgY1Es=
Date:   Sat, 16 Apr 2022 17:36:46 +0100
From:   Paul Cercueil <paul@crapouillou.net>
Subject: Re: [PATCH 1/3] SPI: Ingenic: Add support for use GPIO as chip select
 line.
To:     Zhou Yanjie <zhouyanjie@wanyeetech.com>,
        Mark Brown <broonie@kernel.org>
Cc:     broonie@kernel.org, robh+dt@kernel.org, krzk+dt@kernel.org,
        linux-spi@vger.kernel.org, linux-mips@vger.kernel.org,
        linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        contact@artur-rojek.eu, dongsheng.qiu@ingenic.com,
        aric.pzqi@ingenic.com, rick.tyliu@ingenic.com,
        sernia.zhou@foxmail.com, zhenwenjin@gmail.com, reimu@sudomaker.com
Message-Id: <A5YFAR.5U5RNX82OXJY1@crapouillou.net>
In-Reply-To: <d7926a1d-c5e3-6519-6a52-1bd3ca3cf773@wanyeetech.com>
References: <1650032528-118220-1-git-send-email-zhouyanjie@wanyeetech.com>
        <1650032528-118220-2-git-send-email-zhouyanjie@wanyeetech.com>
        <61ZDAR.SD20HFTWMIBH3@crapouillou.net>
        <d7926a1d-c5e3-6519-6a52-1bd3ca3cf773@wanyeetech.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: quoted-printable
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_PASS,SPF_PASS,
        T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-spi.vger.kernel.org>
X-Mailing-List: linux-spi@vger.kernel.org

Hi Zhou,

Le sam., avril 16 2022 at 19:55:13 +0800, Zhou Yanjie=20
<zhouyanjie@wanyeetech.com> a =C3=A9crit :
> Hi Paul,
>=20
> On 2022/4/15 =E4=B8=8B=E5=8D=8811:00, Paul Cercueil wrote:
>> Hi Zhou,
>>=20
>> Le ven., avril 15 2022 at 22:22:06 +0800, =E5=91=A8=E7=90=B0=E6=9D=B0 (Z=
hou Yanjie)=20
>> =7F<zhouyanjie@wanyeetech.com> a =C3=A9crit :
>>> Add support for using GPIOs as chip select lines on Ingenic SoCs.
>>>=20
>>> Signed-off-by: =E5=91=A8=E7=90=B0=E6=9D=B0 (Zhou Yanjie) <zhouyanjie@wa=
nyeetech.com>
>>> ---
>>>  drivers/spi/spi-ingenic.c | 11 +++++++++--
>>>  1 file changed, 9 insertions(+), 2 deletions(-)
>>>=20
>>> diff --git a/drivers/spi/spi-ingenic.c b/drivers/spi/spi-ingenic.c
>>> index 03077a7..672e4ed 100644
>>> --- a/drivers/spi/spi-ingenic.c
>>> +++ b/drivers/spi/spi-ingenic.c
>>> @@ -380,7 +380,7 @@ static int spi_ingenic_probe(struct=20
>>> =7F=7Fplatform_device *pdev)
>>>      struct spi_controller *ctlr;
>>>      struct ingenic_spi *priv;
>>>      void __iomem *base;
>>> -    int ret;
>>> +    int num_cs, ret;
>>>=20
>>>      pdata =3D of_device_get_match_data(dev);
>>>      if (!pdata) {
>>> @@ -416,6 +416,11 @@ static int spi_ingenic_probe(struct=20
>>> =7F=7Fplatform_device *pdev)
>>>      if (IS_ERR(priv->flen_field))
>>>          return PTR_ERR(priv->flen_field);
>>>=20
>>> +    if (of_property_read_u32(dev->of_node, "num-cs", &num_cs)) {
>>> +        dev_warn(dev, "Number of chip select lines not=20
>>> specified.\n");
>>> +        num_cs =3D 2;
>>> +    }
>>> +
>>>      platform_set_drvdata(pdev, ctlr);
>>>=20
>>>      ctlr->prepare_transfer_hardware =3D spi_ingenic_prepare_hardware;
>>> @@ -429,7 +434,9 @@ static int spi_ingenic_probe(struct=20
>>> =7F=7Fplatform_device *pdev)
>>>      ctlr->bits_per_word_mask =3D pdata->bits_per_word_mask;
>>>      ctlr->min_speed_hz =3D 7200;
>>>      ctlr->max_speed_hz =3D 54000000;
>>> -    ctlr->num_chipselect =3D 2;
>>> +    ctlr->use_gpio_descriptors =3D true;
>>=20
>> I wonder if this should be set conditionally instead. Maybe set it=20
>> to =7F"true" if the "num-cs" property exists?
>>=20
>=20
> I'm not too sure, but it seems some other drivers like "spi-sun6i.c",=20
> "spi-stm32.c", "spi-s3c64xx.c", "spi-pic32.c", etc. set it=20
> unconditionally.

Ok, maybe Mark can enlighten us here.

Cheers,
-Paul


>> The rest looks good to me.
>>=20
>> Cheers,
>> -Paul
>>=20
>>> +    ctlr->max_native_cs =3D 2;
>>> +    ctlr->num_chipselect =3D num_cs;
>>>      ctlr->dev.of_node =3D pdev->dev.of_node;
>>>=20
>>>      if (spi_ingenic_request_dma(ctlr, dev))
>>> --
>>> 2.7.4
>>>=20
>>=20


