{"vcs1":{"timestamp_begin":1733714286.051754155, "rt":1.70, "ut":0.54, "st":0.08}}
{"vcselab":{"timestamp_begin":1733714287.810247299, "rt":0.78, "ut":0.26, "st":0.05}}
{"link":{"timestamp_begin":1733714288.648249986, "rt":1.01, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733714285.685398211}
{"VCS_COMP_START_TIME": 1733714285.685398211}
{"VCS_COMP_END_TIME": 1733714290.242606900}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 378628}}
{"vcselab": {"peak_mem": 254268}}
