-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity digi2win is
port (
    digi_dout : IN STD_LOGIC_VECTOR (18431 downto 0);
    digi_empty_n : IN STD_LOGIC;
    digi_read : OUT STD_LOGIC;
    layer_1_out_0_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_1_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_2_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_3_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_4_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_5_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_6_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_7_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_8_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_9_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_10_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_11_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_12_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_13_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_14_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_15_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_16_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_17_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_18_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_19_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_20_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_21_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_22_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_23_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_24_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_25_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_26_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_27_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_28_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_29_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_30_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_31_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_32_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_33_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_34_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_35_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_36_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_37_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_38_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_39_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_40_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_41_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_42_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_43_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_44_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_45_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_46_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_47_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_48_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_49_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_50_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_51_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_52_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_53_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_54_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_55_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_56_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_57_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_58_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_59_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_60_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_61_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_62_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_63_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_64_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_65_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_66_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_67_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_68_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_69_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_70_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_71_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_72_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_73_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_74_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_75_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_76_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_77_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_78_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_79_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_80_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_81_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_82_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_83_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_84_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_85_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_86_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_87_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_88_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_89_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_90_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_91_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_92_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_93_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_94_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_95_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_96_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_97_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_98_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_99_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_100_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_101_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_102_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_103_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_104_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_105_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_106_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_107_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_108_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_109_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_110_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_111_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_112_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_113_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_114_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_115_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_116_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_117_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_118_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_119_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_120_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_121_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_122_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_123_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_124_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_125_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_126_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_127_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_128_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_129_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_130_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_131_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_132_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_133_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_134_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_135_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_136_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_137_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_138_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_139_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_140_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_141_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_142_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_143_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_144_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_145_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_146_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_147_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_148_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_149_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_150_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_151_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_152_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_153_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_154_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_155_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_156_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_157_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_158_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_159_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_160_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_161_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_162_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_163_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_164_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_165_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_166_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_167_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_168_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_169_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_170_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_171_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_172_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_173_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_174_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_175_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_176_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_177_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_178_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    layer_1_out_179_V : OUT STD_LOGIC_VECTOR (11 downto 0);
    max_coor_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    max_coor_ce0 : OUT STD_LOGIC;
    max_coor_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    max_coor_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    max_coor_we0 : OUT STD_LOGIC;
    max_coor_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    max_coor_ce1 : OUT STD_LOGIC;
    max_coor_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    max_coor_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
    max_coor_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    max_coor_empty_n : IN STD_LOGIC;
    max_coor_read : OUT STD_LOGIC;
    layer_1_out_179_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_178_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_177_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_176_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_175_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_174_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_173_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_172_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_171_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_170_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_169_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_168_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_167_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_166_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_165_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_164_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_163_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_162_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_161_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_160_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_159_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_158_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_157_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_156_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_155_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_154_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_153_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_152_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_151_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_150_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_149_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_148_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_147_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_146_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_145_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_144_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_143_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_142_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_141_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_140_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_139_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_138_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_137_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_136_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_135_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_134_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_133_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_132_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_131_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_130_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_129_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_128_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_127_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_126_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_125_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_124_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_123_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_122_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_121_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_120_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_119_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_118_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_117_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_116_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_115_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_114_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_113_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_112_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_111_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_110_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_109_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_108_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_107_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_106_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_105_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_104_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_103_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_102_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_101_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_100_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_99_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_98_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_97_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_96_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_95_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_94_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_93_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_92_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_91_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_90_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_89_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_88_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_87_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_86_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_85_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_84_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_83_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_82_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_81_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_80_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_79_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_78_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_77_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_76_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_75_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_74_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_73_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_72_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_71_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_70_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_69_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_68_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_67_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_66_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_65_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_64_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_63_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_62_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_61_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_60_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_59_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_58_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_57_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_56_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_55_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_54_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_53_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_52_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_51_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_50_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_49_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_48_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_47_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_46_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_45_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_44_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_43_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_42_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_41_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_40_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_39_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_38_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_37_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_36_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_35_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_34_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_33_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_32_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_31_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_30_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_29_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_28_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_27_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_26_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_25_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_24_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_23_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_22_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_21_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_20_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_19_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_18_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_17_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_16_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_15_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_14_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_13_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_12_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_11_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_10_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_9_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_8_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_7_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_6_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_5_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_4_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_3_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_2_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_1_V_ap_vld : OUT STD_LOGIC;
    layer_1_out_0_V_ap_vld : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of digi2win is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

    signal digi2win_Block_proc_U0_ap_start : STD_LOGIC;
    signal digi2win_Block_proc_U0_ap_done : STD_LOGIC;
    signal digi2win_Block_proc_U0_ap_continue : STD_LOGIC;
    signal digi2win_Block_proc_U0_ap_idle : STD_LOGIC;
    signal digi2win_Block_proc_U0_ap_ready : STD_LOGIC;
    signal digi2win_Block_proc_U0_max_coor_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal digi2win_Block_proc_U0_max_coor_ce0 : STD_LOGIC;
    signal digi2win_Block_proc_U0_max_coor_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal digi2win_Block_proc_U0_max_coor_ce1 : STD_LOGIC;
    signal digi2win_Block_proc_U0_digi_read : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_179_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_179_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_178_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_178_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_177_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_177_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_176_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_176_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_175_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_175_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_174_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_174_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_173_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_173_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_172_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_172_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_171_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_171_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_170_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_170_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_169_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_169_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_168_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_168_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_167_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_167_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_166_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_166_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_165_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_165_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_164_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_164_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_163_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_163_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_162_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_162_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_161_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_161_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_160_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_160_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_159_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_159_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_158_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_158_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_157_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_157_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_156_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_156_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_155_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_155_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_154_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_154_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_153_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_153_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_152_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_152_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_151_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_151_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_150_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_150_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_149_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_149_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_148_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_148_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_147_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_147_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_146_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_146_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_145_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_145_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_144_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_144_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_143_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_143_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_142_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_142_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_141_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_141_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_140_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_140_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_139_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_139_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_138_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_138_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_137_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_137_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_136_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_136_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_135_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_135_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_134_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_134_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_133_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_133_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_132_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_132_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_131_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_131_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_130_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_130_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_129_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_129_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_128_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_128_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_127_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_127_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_126_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_126_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_125_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_125_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_124_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_124_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_123_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_123_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_122_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_122_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_121_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_121_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_120_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_120_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_119_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_119_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_118_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_118_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_117_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_117_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_116_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_116_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_115_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_115_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_114_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_114_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_113_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_113_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_112_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_112_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_111_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_111_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_110_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_110_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_109_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_109_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_108_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_108_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_107_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_107_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_106_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_106_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_105_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_105_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_104_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_104_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_103_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_103_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_102_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_102_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_101_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_101_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_100_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_100_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_99_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_99_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_98_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_98_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_97_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_97_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_96_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_96_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_95_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_95_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_94_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_94_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_93_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_93_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_92_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_92_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_91_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_91_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_90_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_90_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_89_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_89_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_88_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_88_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_87_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_87_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_86_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_86_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_85_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_85_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_84_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_84_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_83_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_83_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_82_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_82_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_81_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_81_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_80_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_80_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_79_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_79_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_78_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_78_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_77_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_77_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_76_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_76_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_75_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_75_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_74_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_74_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_73_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_73_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_72_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_72_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_71_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_71_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_70_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_70_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_69_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_69_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_68_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_68_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_67_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_67_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_66_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_66_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_65_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_65_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_64_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_64_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_63_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_63_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_62_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_62_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_61_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_61_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_60_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_60_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_59_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_59_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_58_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_58_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_57_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_57_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_56_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_56_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_55_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_55_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_54_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_54_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_53_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_53_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_52_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_52_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_51_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_51_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_50_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_50_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_49_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_49_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_48_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_48_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_47_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_47_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_46_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_46_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_45_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_45_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_44_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_44_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_43_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_43_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_42_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_42_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_41_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_41_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_40_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_40_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_39_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_39_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_38_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_38_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_37_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_37_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_36_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_36_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_35_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_35_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_34_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_34_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_33_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_33_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_32_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_32_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_31_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_31_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_30_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_30_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_29_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_29_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_28_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_28_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_27_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_27_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_26_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_26_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_25_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_25_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_24_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_24_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_23_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_23_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_22_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_22_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_21_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_21_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_20_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_20_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_19_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_19_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_18_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_18_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_17_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_17_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_16_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_16_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_15_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_15_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_14_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_14_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_13_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_13_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_12_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_12_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_11_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_11_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_10_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_10_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_9_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_9_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_8_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_8_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_7_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_7_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_6_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_6_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_5_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_5_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_4_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_4_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_3_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_3_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_2_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_2_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_1_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_1_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_layer_1_out_0_V : STD_LOGIC_VECTOR (11 downto 0);
    signal digi2win_Block_proc_U0_layer_1_out_0_V_ap_vld : STD_LOGIC;
    signal digi2win_Block_proc_U0_max_coor_full_n : STD_LOGIC;
    signal digi2win_Block_proc_U0_max_coor_write : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal digi2win_Block_proc_U0_start_full_n : STD_LOGIC;
    signal digi2win_Block_proc_U0_start_write : STD_LOGIC;

    component digi2win_Block_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        max_coor_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        max_coor_ce0 : OUT STD_LOGIC;
        max_coor_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        max_coor_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        max_coor_ce1 : OUT STD_LOGIC;
        max_coor_q1 : IN STD_LOGIC_VECTOR (9 downto 0);
        digi_dout : IN STD_LOGIC_VECTOR (18431 downto 0);
        digi_empty_n : IN STD_LOGIC;
        digi_read : OUT STD_LOGIC;
        layer_1_out_179_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_179_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_178_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_178_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_177_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_177_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_176_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_176_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_175_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_175_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_174_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_174_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_173_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_173_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_172_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_172_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_171_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_171_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_170_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_170_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_169_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_169_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_168_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_168_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_167_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_167_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_166_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_166_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_165_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_165_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_164_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_164_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_163_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_163_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_162_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_162_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_161_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_161_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_160_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_160_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_159_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_159_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_158_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_158_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_157_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_157_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_156_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_156_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_155_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_155_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_154_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_154_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_153_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_153_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_152_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_152_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_151_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_151_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_150_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_150_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_149_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_149_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_148_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_148_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_147_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_147_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_146_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_146_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_145_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_145_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_144_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_144_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_143_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_143_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_142_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_142_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_141_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_141_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_140_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_140_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_139_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_139_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_138_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_138_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_137_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_137_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_136_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_136_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_135_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_135_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_134_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_134_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_133_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_133_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_132_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_132_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_131_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_131_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_130_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_130_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_129_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_129_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_128_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_128_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_127_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_127_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_126_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_126_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_125_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_125_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_124_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_124_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_123_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_123_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_122_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_122_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_121_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_121_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_120_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_120_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_119_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_119_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_118_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_118_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_117_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_117_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_116_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_116_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_115_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_115_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_114_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_114_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_113_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_113_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_112_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_112_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_111_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_111_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_110_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_110_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_109_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_109_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_108_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_108_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_107_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_107_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_106_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_106_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_105_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_105_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_104_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_104_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_103_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_103_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_102_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_102_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_101_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_101_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_100_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_100_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_99_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_99_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_98_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_98_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_97_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_97_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_96_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_96_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_95_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_95_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_94_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_94_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_93_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_93_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_92_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_92_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_91_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_91_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_90_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_90_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_89_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_89_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_88_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_88_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_87_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_87_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_86_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_86_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_85_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_85_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_84_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_84_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_83_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_83_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_82_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_82_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_81_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_81_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_80_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_80_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_79_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_79_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_78_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_78_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_77_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_77_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_76_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_76_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_75_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_75_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_74_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_74_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_73_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_73_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_72_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_72_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_71_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_71_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_70_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_70_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_69_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_69_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_68_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_68_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_67_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_67_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_66_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_66_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_65_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_65_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_64_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_64_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_63_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_63_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_62_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_62_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_61_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_61_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_60_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_60_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_59_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_59_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_58_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_58_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_57_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_57_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_56_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_56_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_55_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_55_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_54_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_54_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_53_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_53_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_52_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_52_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_51_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_51_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_50_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_50_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_49_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_49_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_48_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_48_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_47_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_47_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_46_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_46_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_45_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_45_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_44_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_44_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_43_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_43_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_42_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_42_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_41_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_41_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_40_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_40_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_39_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_39_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_38_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_38_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_37_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_37_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_36_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_36_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_35_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_35_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_34_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_34_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_33_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_33_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_32_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_32_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_31_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_31_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_30_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_30_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_29_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_29_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_28_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_28_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_27_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_27_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_26_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_26_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_25_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_25_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_24_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_24_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_23_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_23_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_22_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_22_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_21_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_21_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_20_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_20_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_19_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_19_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_18_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_18_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_17_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_17_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_16_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_16_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_15_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_15_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_14_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_14_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_13_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_13_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_12_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_12_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_11_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_11_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_10_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_10_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_9_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_9_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_8_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_8_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_7_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_7_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_6_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_6_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_5_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_5_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_4_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_4_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_3_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_3_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_2_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_2_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_1_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_1_V_ap_vld : OUT STD_LOGIC;
        layer_1_out_0_V : OUT STD_LOGIC_VECTOR (11 downto 0);
        layer_1_out_0_V_ap_vld : OUT STD_LOGIC );
    end component;



begin
    digi2win_Block_proc_U0 : component digi2win_Block_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => digi2win_Block_proc_U0_ap_start,
        ap_done => digi2win_Block_proc_U0_ap_done,
        ap_continue => digi2win_Block_proc_U0_ap_continue,
        ap_idle => digi2win_Block_proc_U0_ap_idle,
        ap_ready => digi2win_Block_proc_U0_ap_ready,
        max_coor_address0 => digi2win_Block_proc_U0_max_coor_address0,
        max_coor_ce0 => digi2win_Block_proc_U0_max_coor_ce0,
        max_coor_q0 => max_coor_q0,
        max_coor_address1 => digi2win_Block_proc_U0_max_coor_address1,
        max_coor_ce1 => digi2win_Block_proc_U0_max_coor_ce1,
        max_coor_q1 => max_coor_q1,
        digi_dout => digi_dout,
        digi_empty_n => digi_empty_n,
        digi_read => digi2win_Block_proc_U0_digi_read,
        layer_1_out_179_V => digi2win_Block_proc_U0_layer_1_out_179_V,
        layer_1_out_179_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_179_V_ap_vld,
        layer_1_out_178_V => digi2win_Block_proc_U0_layer_1_out_178_V,
        layer_1_out_178_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_178_V_ap_vld,
        layer_1_out_177_V => digi2win_Block_proc_U0_layer_1_out_177_V,
        layer_1_out_177_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_177_V_ap_vld,
        layer_1_out_176_V => digi2win_Block_proc_U0_layer_1_out_176_V,
        layer_1_out_176_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_176_V_ap_vld,
        layer_1_out_175_V => digi2win_Block_proc_U0_layer_1_out_175_V,
        layer_1_out_175_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_175_V_ap_vld,
        layer_1_out_174_V => digi2win_Block_proc_U0_layer_1_out_174_V,
        layer_1_out_174_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_174_V_ap_vld,
        layer_1_out_173_V => digi2win_Block_proc_U0_layer_1_out_173_V,
        layer_1_out_173_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_173_V_ap_vld,
        layer_1_out_172_V => digi2win_Block_proc_U0_layer_1_out_172_V,
        layer_1_out_172_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_172_V_ap_vld,
        layer_1_out_171_V => digi2win_Block_proc_U0_layer_1_out_171_V,
        layer_1_out_171_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_171_V_ap_vld,
        layer_1_out_170_V => digi2win_Block_proc_U0_layer_1_out_170_V,
        layer_1_out_170_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_170_V_ap_vld,
        layer_1_out_169_V => digi2win_Block_proc_U0_layer_1_out_169_V,
        layer_1_out_169_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_169_V_ap_vld,
        layer_1_out_168_V => digi2win_Block_proc_U0_layer_1_out_168_V,
        layer_1_out_168_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_168_V_ap_vld,
        layer_1_out_167_V => digi2win_Block_proc_U0_layer_1_out_167_V,
        layer_1_out_167_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_167_V_ap_vld,
        layer_1_out_166_V => digi2win_Block_proc_U0_layer_1_out_166_V,
        layer_1_out_166_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_166_V_ap_vld,
        layer_1_out_165_V => digi2win_Block_proc_U0_layer_1_out_165_V,
        layer_1_out_165_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_165_V_ap_vld,
        layer_1_out_164_V => digi2win_Block_proc_U0_layer_1_out_164_V,
        layer_1_out_164_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_164_V_ap_vld,
        layer_1_out_163_V => digi2win_Block_proc_U0_layer_1_out_163_V,
        layer_1_out_163_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_163_V_ap_vld,
        layer_1_out_162_V => digi2win_Block_proc_U0_layer_1_out_162_V,
        layer_1_out_162_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_162_V_ap_vld,
        layer_1_out_161_V => digi2win_Block_proc_U0_layer_1_out_161_V,
        layer_1_out_161_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_161_V_ap_vld,
        layer_1_out_160_V => digi2win_Block_proc_U0_layer_1_out_160_V,
        layer_1_out_160_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_160_V_ap_vld,
        layer_1_out_159_V => digi2win_Block_proc_U0_layer_1_out_159_V,
        layer_1_out_159_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_159_V_ap_vld,
        layer_1_out_158_V => digi2win_Block_proc_U0_layer_1_out_158_V,
        layer_1_out_158_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_158_V_ap_vld,
        layer_1_out_157_V => digi2win_Block_proc_U0_layer_1_out_157_V,
        layer_1_out_157_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_157_V_ap_vld,
        layer_1_out_156_V => digi2win_Block_proc_U0_layer_1_out_156_V,
        layer_1_out_156_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_156_V_ap_vld,
        layer_1_out_155_V => digi2win_Block_proc_U0_layer_1_out_155_V,
        layer_1_out_155_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_155_V_ap_vld,
        layer_1_out_154_V => digi2win_Block_proc_U0_layer_1_out_154_V,
        layer_1_out_154_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_154_V_ap_vld,
        layer_1_out_153_V => digi2win_Block_proc_U0_layer_1_out_153_V,
        layer_1_out_153_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_153_V_ap_vld,
        layer_1_out_152_V => digi2win_Block_proc_U0_layer_1_out_152_V,
        layer_1_out_152_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_152_V_ap_vld,
        layer_1_out_151_V => digi2win_Block_proc_U0_layer_1_out_151_V,
        layer_1_out_151_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_151_V_ap_vld,
        layer_1_out_150_V => digi2win_Block_proc_U0_layer_1_out_150_V,
        layer_1_out_150_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_150_V_ap_vld,
        layer_1_out_149_V => digi2win_Block_proc_U0_layer_1_out_149_V,
        layer_1_out_149_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_149_V_ap_vld,
        layer_1_out_148_V => digi2win_Block_proc_U0_layer_1_out_148_V,
        layer_1_out_148_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_148_V_ap_vld,
        layer_1_out_147_V => digi2win_Block_proc_U0_layer_1_out_147_V,
        layer_1_out_147_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_147_V_ap_vld,
        layer_1_out_146_V => digi2win_Block_proc_U0_layer_1_out_146_V,
        layer_1_out_146_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_146_V_ap_vld,
        layer_1_out_145_V => digi2win_Block_proc_U0_layer_1_out_145_V,
        layer_1_out_145_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_145_V_ap_vld,
        layer_1_out_144_V => digi2win_Block_proc_U0_layer_1_out_144_V,
        layer_1_out_144_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_144_V_ap_vld,
        layer_1_out_143_V => digi2win_Block_proc_U0_layer_1_out_143_V,
        layer_1_out_143_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_143_V_ap_vld,
        layer_1_out_142_V => digi2win_Block_proc_U0_layer_1_out_142_V,
        layer_1_out_142_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_142_V_ap_vld,
        layer_1_out_141_V => digi2win_Block_proc_U0_layer_1_out_141_V,
        layer_1_out_141_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_141_V_ap_vld,
        layer_1_out_140_V => digi2win_Block_proc_U0_layer_1_out_140_V,
        layer_1_out_140_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_140_V_ap_vld,
        layer_1_out_139_V => digi2win_Block_proc_U0_layer_1_out_139_V,
        layer_1_out_139_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_139_V_ap_vld,
        layer_1_out_138_V => digi2win_Block_proc_U0_layer_1_out_138_V,
        layer_1_out_138_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_138_V_ap_vld,
        layer_1_out_137_V => digi2win_Block_proc_U0_layer_1_out_137_V,
        layer_1_out_137_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_137_V_ap_vld,
        layer_1_out_136_V => digi2win_Block_proc_U0_layer_1_out_136_V,
        layer_1_out_136_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_136_V_ap_vld,
        layer_1_out_135_V => digi2win_Block_proc_U0_layer_1_out_135_V,
        layer_1_out_135_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_135_V_ap_vld,
        layer_1_out_134_V => digi2win_Block_proc_U0_layer_1_out_134_V,
        layer_1_out_134_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_134_V_ap_vld,
        layer_1_out_133_V => digi2win_Block_proc_U0_layer_1_out_133_V,
        layer_1_out_133_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_133_V_ap_vld,
        layer_1_out_132_V => digi2win_Block_proc_U0_layer_1_out_132_V,
        layer_1_out_132_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_132_V_ap_vld,
        layer_1_out_131_V => digi2win_Block_proc_U0_layer_1_out_131_V,
        layer_1_out_131_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_131_V_ap_vld,
        layer_1_out_130_V => digi2win_Block_proc_U0_layer_1_out_130_V,
        layer_1_out_130_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_130_V_ap_vld,
        layer_1_out_129_V => digi2win_Block_proc_U0_layer_1_out_129_V,
        layer_1_out_129_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_129_V_ap_vld,
        layer_1_out_128_V => digi2win_Block_proc_U0_layer_1_out_128_V,
        layer_1_out_128_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_128_V_ap_vld,
        layer_1_out_127_V => digi2win_Block_proc_U0_layer_1_out_127_V,
        layer_1_out_127_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_127_V_ap_vld,
        layer_1_out_126_V => digi2win_Block_proc_U0_layer_1_out_126_V,
        layer_1_out_126_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_126_V_ap_vld,
        layer_1_out_125_V => digi2win_Block_proc_U0_layer_1_out_125_V,
        layer_1_out_125_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_125_V_ap_vld,
        layer_1_out_124_V => digi2win_Block_proc_U0_layer_1_out_124_V,
        layer_1_out_124_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_124_V_ap_vld,
        layer_1_out_123_V => digi2win_Block_proc_U0_layer_1_out_123_V,
        layer_1_out_123_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_123_V_ap_vld,
        layer_1_out_122_V => digi2win_Block_proc_U0_layer_1_out_122_V,
        layer_1_out_122_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_122_V_ap_vld,
        layer_1_out_121_V => digi2win_Block_proc_U0_layer_1_out_121_V,
        layer_1_out_121_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_121_V_ap_vld,
        layer_1_out_120_V => digi2win_Block_proc_U0_layer_1_out_120_V,
        layer_1_out_120_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_120_V_ap_vld,
        layer_1_out_119_V => digi2win_Block_proc_U0_layer_1_out_119_V,
        layer_1_out_119_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_119_V_ap_vld,
        layer_1_out_118_V => digi2win_Block_proc_U0_layer_1_out_118_V,
        layer_1_out_118_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_118_V_ap_vld,
        layer_1_out_117_V => digi2win_Block_proc_U0_layer_1_out_117_V,
        layer_1_out_117_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_117_V_ap_vld,
        layer_1_out_116_V => digi2win_Block_proc_U0_layer_1_out_116_V,
        layer_1_out_116_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_116_V_ap_vld,
        layer_1_out_115_V => digi2win_Block_proc_U0_layer_1_out_115_V,
        layer_1_out_115_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_115_V_ap_vld,
        layer_1_out_114_V => digi2win_Block_proc_U0_layer_1_out_114_V,
        layer_1_out_114_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_114_V_ap_vld,
        layer_1_out_113_V => digi2win_Block_proc_U0_layer_1_out_113_V,
        layer_1_out_113_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_113_V_ap_vld,
        layer_1_out_112_V => digi2win_Block_proc_U0_layer_1_out_112_V,
        layer_1_out_112_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_112_V_ap_vld,
        layer_1_out_111_V => digi2win_Block_proc_U0_layer_1_out_111_V,
        layer_1_out_111_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_111_V_ap_vld,
        layer_1_out_110_V => digi2win_Block_proc_U0_layer_1_out_110_V,
        layer_1_out_110_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_110_V_ap_vld,
        layer_1_out_109_V => digi2win_Block_proc_U0_layer_1_out_109_V,
        layer_1_out_109_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_109_V_ap_vld,
        layer_1_out_108_V => digi2win_Block_proc_U0_layer_1_out_108_V,
        layer_1_out_108_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_108_V_ap_vld,
        layer_1_out_107_V => digi2win_Block_proc_U0_layer_1_out_107_V,
        layer_1_out_107_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_107_V_ap_vld,
        layer_1_out_106_V => digi2win_Block_proc_U0_layer_1_out_106_V,
        layer_1_out_106_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_106_V_ap_vld,
        layer_1_out_105_V => digi2win_Block_proc_U0_layer_1_out_105_V,
        layer_1_out_105_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_105_V_ap_vld,
        layer_1_out_104_V => digi2win_Block_proc_U0_layer_1_out_104_V,
        layer_1_out_104_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_104_V_ap_vld,
        layer_1_out_103_V => digi2win_Block_proc_U0_layer_1_out_103_V,
        layer_1_out_103_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_103_V_ap_vld,
        layer_1_out_102_V => digi2win_Block_proc_U0_layer_1_out_102_V,
        layer_1_out_102_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_102_V_ap_vld,
        layer_1_out_101_V => digi2win_Block_proc_U0_layer_1_out_101_V,
        layer_1_out_101_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_101_V_ap_vld,
        layer_1_out_100_V => digi2win_Block_proc_U0_layer_1_out_100_V,
        layer_1_out_100_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_100_V_ap_vld,
        layer_1_out_99_V => digi2win_Block_proc_U0_layer_1_out_99_V,
        layer_1_out_99_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_99_V_ap_vld,
        layer_1_out_98_V => digi2win_Block_proc_U0_layer_1_out_98_V,
        layer_1_out_98_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_98_V_ap_vld,
        layer_1_out_97_V => digi2win_Block_proc_U0_layer_1_out_97_V,
        layer_1_out_97_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_97_V_ap_vld,
        layer_1_out_96_V => digi2win_Block_proc_U0_layer_1_out_96_V,
        layer_1_out_96_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_96_V_ap_vld,
        layer_1_out_95_V => digi2win_Block_proc_U0_layer_1_out_95_V,
        layer_1_out_95_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_95_V_ap_vld,
        layer_1_out_94_V => digi2win_Block_proc_U0_layer_1_out_94_V,
        layer_1_out_94_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_94_V_ap_vld,
        layer_1_out_93_V => digi2win_Block_proc_U0_layer_1_out_93_V,
        layer_1_out_93_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_93_V_ap_vld,
        layer_1_out_92_V => digi2win_Block_proc_U0_layer_1_out_92_V,
        layer_1_out_92_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_92_V_ap_vld,
        layer_1_out_91_V => digi2win_Block_proc_U0_layer_1_out_91_V,
        layer_1_out_91_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_91_V_ap_vld,
        layer_1_out_90_V => digi2win_Block_proc_U0_layer_1_out_90_V,
        layer_1_out_90_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_90_V_ap_vld,
        layer_1_out_89_V => digi2win_Block_proc_U0_layer_1_out_89_V,
        layer_1_out_89_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_89_V_ap_vld,
        layer_1_out_88_V => digi2win_Block_proc_U0_layer_1_out_88_V,
        layer_1_out_88_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_88_V_ap_vld,
        layer_1_out_87_V => digi2win_Block_proc_U0_layer_1_out_87_V,
        layer_1_out_87_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_87_V_ap_vld,
        layer_1_out_86_V => digi2win_Block_proc_U0_layer_1_out_86_V,
        layer_1_out_86_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_86_V_ap_vld,
        layer_1_out_85_V => digi2win_Block_proc_U0_layer_1_out_85_V,
        layer_1_out_85_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_85_V_ap_vld,
        layer_1_out_84_V => digi2win_Block_proc_U0_layer_1_out_84_V,
        layer_1_out_84_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_84_V_ap_vld,
        layer_1_out_83_V => digi2win_Block_proc_U0_layer_1_out_83_V,
        layer_1_out_83_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_83_V_ap_vld,
        layer_1_out_82_V => digi2win_Block_proc_U0_layer_1_out_82_V,
        layer_1_out_82_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_82_V_ap_vld,
        layer_1_out_81_V => digi2win_Block_proc_U0_layer_1_out_81_V,
        layer_1_out_81_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_81_V_ap_vld,
        layer_1_out_80_V => digi2win_Block_proc_U0_layer_1_out_80_V,
        layer_1_out_80_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_80_V_ap_vld,
        layer_1_out_79_V => digi2win_Block_proc_U0_layer_1_out_79_V,
        layer_1_out_79_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_79_V_ap_vld,
        layer_1_out_78_V => digi2win_Block_proc_U0_layer_1_out_78_V,
        layer_1_out_78_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_78_V_ap_vld,
        layer_1_out_77_V => digi2win_Block_proc_U0_layer_1_out_77_V,
        layer_1_out_77_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_77_V_ap_vld,
        layer_1_out_76_V => digi2win_Block_proc_U0_layer_1_out_76_V,
        layer_1_out_76_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_76_V_ap_vld,
        layer_1_out_75_V => digi2win_Block_proc_U0_layer_1_out_75_V,
        layer_1_out_75_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_75_V_ap_vld,
        layer_1_out_74_V => digi2win_Block_proc_U0_layer_1_out_74_V,
        layer_1_out_74_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_74_V_ap_vld,
        layer_1_out_73_V => digi2win_Block_proc_U0_layer_1_out_73_V,
        layer_1_out_73_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_73_V_ap_vld,
        layer_1_out_72_V => digi2win_Block_proc_U0_layer_1_out_72_V,
        layer_1_out_72_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_72_V_ap_vld,
        layer_1_out_71_V => digi2win_Block_proc_U0_layer_1_out_71_V,
        layer_1_out_71_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_71_V_ap_vld,
        layer_1_out_70_V => digi2win_Block_proc_U0_layer_1_out_70_V,
        layer_1_out_70_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_70_V_ap_vld,
        layer_1_out_69_V => digi2win_Block_proc_U0_layer_1_out_69_V,
        layer_1_out_69_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_69_V_ap_vld,
        layer_1_out_68_V => digi2win_Block_proc_U0_layer_1_out_68_V,
        layer_1_out_68_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_68_V_ap_vld,
        layer_1_out_67_V => digi2win_Block_proc_U0_layer_1_out_67_V,
        layer_1_out_67_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_67_V_ap_vld,
        layer_1_out_66_V => digi2win_Block_proc_U0_layer_1_out_66_V,
        layer_1_out_66_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_66_V_ap_vld,
        layer_1_out_65_V => digi2win_Block_proc_U0_layer_1_out_65_V,
        layer_1_out_65_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_65_V_ap_vld,
        layer_1_out_64_V => digi2win_Block_proc_U0_layer_1_out_64_V,
        layer_1_out_64_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_64_V_ap_vld,
        layer_1_out_63_V => digi2win_Block_proc_U0_layer_1_out_63_V,
        layer_1_out_63_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_63_V_ap_vld,
        layer_1_out_62_V => digi2win_Block_proc_U0_layer_1_out_62_V,
        layer_1_out_62_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_62_V_ap_vld,
        layer_1_out_61_V => digi2win_Block_proc_U0_layer_1_out_61_V,
        layer_1_out_61_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_61_V_ap_vld,
        layer_1_out_60_V => digi2win_Block_proc_U0_layer_1_out_60_V,
        layer_1_out_60_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_60_V_ap_vld,
        layer_1_out_59_V => digi2win_Block_proc_U0_layer_1_out_59_V,
        layer_1_out_59_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_59_V_ap_vld,
        layer_1_out_58_V => digi2win_Block_proc_U0_layer_1_out_58_V,
        layer_1_out_58_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_58_V_ap_vld,
        layer_1_out_57_V => digi2win_Block_proc_U0_layer_1_out_57_V,
        layer_1_out_57_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_57_V_ap_vld,
        layer_1_out_56_V => digi2win_Block_proc_U0_layer_1_out_56_V,
        layer_1_out_56_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_56_V_ap_vld,
        layer_1_out_55_V => digi2win_Block_proc_U0_layer_1_out_55_V,
        layer_1_out_55_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_55_V_ap_vld,
        layer_1_out_54_V => digi2win_Block_proc_U0_layer_1_out_54_V,
        layer_1_out_54_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_54_V_ap_vld,
        layer_1_out_53_V => digi2win_Block_proc_U0_layer_1_out_53_V,
        layer_1_out_53_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_53_V_ap_vld,
        layer_1_out_52_V => digi2win_Block_proc_U0_layer_1_out_52_V,
        layer_1_out_52_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_52_V_ap_vld,
        layer_1_out_51_V => digi2win_Block_proc_U0_layer_1_out_51_V,
        layer_1_out_51_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_51_V_ap_vld,
        layer_1_out_50_V => digi2win_Block_proc_U0_layer_1_out_50_V,
        layer_1_out_50_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_50_V_ap_vld,
        layer_1_out_49_V => digi2win_Block_proc_U0_layer_1_out_49_V,
        layer_1_out_49_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_49_V_ap_vld,
        layer_1_out_48_V => digi2win_Block_proc_U0_layer_1_out_48_V,
        layer_1_out_48_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_48_V_ap_vld,
        layer_1_out_47_V => digi2win_Block_proc_U0_layer_1_out_47_V,
        layer_1_out_47_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_47_V_ap_vld,
        layer_1_out_46_V => digi2win_Block_proc_U0_layer_1_out_46_V,
        layer_1_out_46_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_46_V_ap_vld,
        layer_1_out_45_V => digi2win_Block_proc_U0_layer_1_out_45_V,
        layer_1_out_45_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_45_V_ap_vld,
        layer_1_out_44_V => digi2win_Block_proc_U0_layer_1_out_44_V,
        layer_1_out_44_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_44_V_ap_vld,
        layer_1_out_43_V => digi2win_Block_proc_U0_layer_1_out_43_V,
        layer_1_out_43_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_43_V_ap_vld,
        layer_1_out_42_V => digi2win_Block_proc_U0_layer_1_out_42_V,
        layer_1_out_42_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_42_V_ap_vld,
        layer_1_out_41_V => digi2win_Block_proc_U0_layer_1_out_41_V,
        layer_1_out_41_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_41_V_ap_vld,
        layer_1_out_40_V => digi2win_Block_proc_U0_layer_1_out_40_V,
        layer_1_out_40_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_40_V_ap_vld,
        layer_1_out_39_V => digi2win_Block_proc_U0_layer_1_out_39_V,
        layer_1_out_39_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_39_V_ap_vld,
        layer_1_out_38_V => digi2win_Block_proc_U0_layer_1_out_38_V,
        layer_1_out_38_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_38_V_ap_vld,
        layer_1_out_37_V => digi2win_Block_proc_U0_layer_1_out_37_V,
        layer_1_out_37_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_37_V_ap_vld,
        layer_1_out_36_V => digi2win_Block_proc_U0_layer_1_out_36_V,
        layer_1_out_36_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_36_V_ap_vld,
        layer_1_out_35_V => digi2win_Block_proc_U0_layer_1_out_35_V,
        layer_1_out_35_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_35_V_ap_vld,
        layer_1_out_34_V => digi2win_Block_proc_U0_layer_1_out_34_V,
        layer_1_out_34_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_34_V_ap_vld,
        layer_1_out_33_V => digi2win_Block_proc_U0_layer_1_out_33_V,
        layer_1_out_33_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_33_V_ap_vld,
        layer_1_out_32_V => digi2win_Block_proc_U0_layer_1_out_32_V,
        layer_1_out_32_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_32_V_ap_vld,
        layer_1_out_31_V => digi2win_Block_proc_U0_layer_1_out_31_V,
        layer_1_out_31_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_31_V_ap_vld,
        layer_1_out_30_V => digi2win_Block_proc_U0_layer_1_out_30_V,
        layer_1_out_30_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_30_V_ap_vld,
        layer_1_out_29_V => digi2win_Block_proc_U0_layer_1_out_29_V,
        layer_1_out_29_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_29_V_ap_vld,
        layer_1_out_28_V => digi2win_Block_proc_U0_layer_1_out_28_V,
        layer_1_out_28_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_28_V_ap_vld,
        layer_1_out_27_V => digi2win_Block_proc_U0_layer_1_out_27_V,
        layer_1_out_27_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_27_V_ap_vld,
        layer_1_out_26_V => digi2win_Block_proc_U0_layer_1_out_26_V,
        layer_1_out_26_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_26_V_ap_vld,
        layer_1_out_25_V => digi2win_Block_proc_U0_layer_1_out_25_V,
        layer_1_out_25_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_25_V_ap_vld,
        layer_1_out_24_V => digi2win_Block_proc_U0_layer_1_out_24_V,
        layer_1_out_24_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_24_V_ap_vld,
        layer_1_out_23_V => digi2win_Block_proc_U0_layer_1_out_23_V,
        layer_1_out_23_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_23_V_ap_vld,
        layer_1_out_22_V => digi2win_Block_proc_U0_layer_1_out_22_V,
        layer_1_out_22_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_22_V_ap_vld,
        layer_1_out_21_V => digi2win_Block_proc_U0_layer_1_out_21_V,
        layer_1_out_21_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_21_V_ap_vld,
        layer_1_out_20_V => digi2win_Block_proc_U0_layer_1_out_20_V,
        layer_1_out_20_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_20_V_ap_vld,
        layer_1_out_19_V => digi2win_Block_proc_U0_layer_1_out_19_V,
        layer_1_out_19_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_19_V_ap_vld,
        layer_1_out_18_V => digi2win_Block_proc_U0_layer_1_out_18_V,
        layer_1_out_18_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_18_V_ap_vld,
        layer_1_out_17_V => digi2win_Block_proc_U0_layer_1_out_17_V,
        layer_1_out_17_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_17_V_ap_vld,
        layer_1_out_16_V => digi2win_Block_proc_U0_layer_1_out_16_V,
        layer_1_out_16_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_16_V_ap_vld,
        layer_1_out_15_V => digi2win_Block_proc_U0_layer_1_out_15_V,
        layer_1_out_15_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_15_V_ap_vld,
        layer_1_out_14_V => digi2win_Block_proc_U0_layer_1_out_14_V,
        layer_1_out_14_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_14_V_ap_vld,
        layer_1_out_13_V => digi2win_Block_proc_U0_layer_1_out_13_V,
        layer_1_out_13_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_13_V_ap_vld,
        layer_1_out_12_V => digi2win_Block_proc_U0_layer_1_out_12_V,
        layer_1_out_12_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_12_V_ap_vld,
        layer_1_out_11_V => digi2win_Block_proc_U0_layer_1_out_11_V,
        layer_1_out_11_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_11_V_ap_vld,
        layer_1_out_10_V => digi2win_Block_proc_U0_layer_1_out_10_V,
        layer_1_out_10_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_10_V_ap_vld,
        layer_1_out_9_V => digi2win_Block_proc_U0_layer_1_out_9_V,
        layer_1_out_9_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_9_V_ap_vld,
        layer_1_out_8_V => digi2win_Block_proc_U0_layer_1_out_8_V,
        layer_1_out_8_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_8_V_ap_vld,
        layer_1_out_7_V => digi2win_Block_proc_U0_layer_1_out_7_V,
        layer_1_out_7_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_7_V_ap_vld,
        layer_1_out_6_V => digi2win_Block_proc_U0_layer_1_out_6_V,
        layer_1_out_6_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_6_V_ap_vld,
        layer_1_out_5_V => digi2win_Block_proc_U0_layer_1_out_5_V,
        layer_1_out_5_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_5_V_ap_vld,
        layer_1_out_4_V => digi2win_Block_proc_U0_layer_1_out_4_V,
        layer_1_out_4_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_4_V_ap_vld,
        layer_1_out_3_V => digi2win_Block_proc_U0_layer_1_out_3_V,
        layer_1_out_3_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_3_V_ap_vld,
        layer_1_out_2_V => digi2win_Block_proc_U0_layer_1_out_2_V,
        layer_1_out_2_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_2_V_ap_vld,
        layer_1_out_1_V => digi2win_Block_proc_U0_layer_1_out_1_V,
        layer_1_out_1_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_1_V_ap_vld,
        layer_1_out_0_V => digi2win_Block_proc_U0_layer_1_out_0_V,
        layer_1_out_0_V_ap_vld => digi2win_Block_proc_U0_layer_1_out_0_V_ap_vld);




    ap_done <= digi2win_Block_proc_U0_ap_done;
    ap_idle <= digi2win_Block_proc_U0_ap_idle;
    ap_ready <= digi2win_Block_proc_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= digi2win_Block_proc_U0_ap_done;
    ap_sync_ready <= digi2win_Block_proc_U0_ap_ready;
    digi2win_Block_proc_U0_ap_continue <= ap_continue;
    digi2win_Block_proc_U0_ap_start <= ap_start;
    digi2win_Block_proc_U0_max_coor_full_n <= max_coor_empty_n;
    digi2win_Block_proc_U0_max_coor_write <= ap_const_logic_0;
    digi2win_Block_proc_U0_start_full_n <= ap_const_logic_1;
    digi2win_Block_proc_U0_start_write <= ap_const_logic_0;
    digi_read <= digi2win_Block_proc_U0_digi_read;
    layer_1_out_0_V <= digi2win_Block_proc_U0_layer_1_out_0_V;
    layer_1_out_0_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_0_V_ap_vld;
    layer_1_out_100_V <= digi2win_Block_proc_U0_layer_1_out_100_V;
    layer_1_out_100_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_100_V_ap_vld;
    layer_1_out_101_V <= digi2win_Block_proc_U0_layer_1_out_101_V;
    layer_1_out_101_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_101_V_ap_vld;
    layer_1_out_102_V <= digi2win_Block_proc_U0_layer_1_out_102_V;
    layer_1_out_102_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_102_V_ap_vld;
    layer_1_out_103_V <= digi2win_Block_proc_U0_layer_1_out_103_V;
    layer_1_out_103_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_103_V_ap_vld;
    layer_1_out_104_V <= digi2win_Block_proc_U0_layer_1_out_104_V;
    layer_1_out_104_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_104_V_ap_vld;
    layer_1_out_105_V <= digi2win_Block_proc_U0_layer_1_out_105_V;
    layer_1_out_105_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_105_V_ap_vld;
    layer_1_out_106_V <= digi2win_Block_proc_U0_layer_1_out_106_V;
    layer_1_out_106_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_106_V_ap_vld;
    layer_1_out_107_V <= digi2win_Block_proc_U0_layer_1_out_107_V;
    layer_1_out_107_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_107_V_ap_vld;
    layer_1_out_108_V <= digi2win_Block_proc_U0_layer_1_out_108_V;
    layer_1_out_108_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_108_V_ap_vld;
    layer_1_out_109_V <= digi2win_Block_proc_U0_layer_1_out_109_V;
    layer_1_out_109_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_109_V_ap_vld;
    layer_1_out_10_V <= digi2win_Block_proc_U0_layer_1_out_10_V;
    layer_1_out_10_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_10_V_ap_vld;
    layer_1_out_110_V <= digi2win_Block_proc_U0_layer_1_out_110_V;
    layer_1_out_110_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_110_V_ap_vld;
    layer_1_out_111_V <= digi2win_Block_proc_U0_layer_1_out_111_V;
    layer_1_out_111_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_111_V_ap_vld;
    layer_1_out_112_V <= digi2win_Block_proc_U0_layer_1_out_112_V;
    layer_1_out_112_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_112_V_ap_vld;
    layer_1_out_113_V <= digi2win_Block_proc_U0_layer_1_out_113_V;
    layer_1_out_113_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_113_V_ap_vld;
    layer_1_out_114_V <= digi2win_Block_proc_U0_layer_1_out_114_V;
    layer_1_out_114_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_114_V_ap_vld;
    layer_1_out_115_V <= digi2win_Block_proc_U0_layer_1_out_115_V;
    layer_1_out_115_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_115_V_ap_vld;
    layer_1_out_116_V <= digi2win_Block_proc_U0_layer_1_out_116_V;
    layer_1_out_116_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_116_V_ap_vld;
    layer_1_out_117_V <= digi2win_Block_proc_U0_layer_1_out_117_V;
    layer_1_out_117_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_117_V_ap_vld;
    layer_1_out_118_V <= digi2win_Block_proc_U0_layer_1_out_118_V;
    layer_1_out_118_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_118_V_ap_vld;
    layer_1_out_119_V <= digi2win_Block_proc_U0_layer_1_out_119_V;
    layer_1_out_119_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_119_V_ap_vld;
    layer_1_out_11_V <= digi2win_Block_proc_U0_layer_1_out_11_V;
    layer_1_out_11_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_11_V_ap_vld;
    layer_1_out_120_V <= digi2win_Block_proc_U0_layer_1_out_120_V;
    layer_1_out_120_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_120_V_ap_vld;
    layer_1_out_121_V <= digi2win_Block_proc_U0_layer_1_out_121_V;
    layer_1_out_121_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_121_V_ap_vld;
    layer_1_out_122_V <= digi2win_Block_proc_U0_layer_1_out_122_V;
    layer_1_out_122_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_122_V_ap_vld;
    layer_1_out_123_V <= digi2win_Block_proc_U0_layer_1_out_123_V;
    layer_1_out_123_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_123_V_ap_vld;
    layer_1_out_124_V <= digi2win_Block_proc_U0_layer_1_out_124_V;
    layer_1_out_124_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_124_V_ap_vld;
    layer_1_out_125_V <= digi2win_Block_proc_U0_layer_1_out_125_V;
    layer_1_out_125_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_125_V_ap_vld;
    layer_1_out_126_V <= digi2win_Block_proc_U0_layer_1_out_126_V;
    layer_1_out_126_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_126_V_ap_vld;
    layer_1_out_127_V <= digi2win_Block_proc_U0_layer_1_out_127_V;
    layer_1_out_127_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_127_V_ap_vld;
    layer_1_out_128_V <= digi2win_Block_proc_U0_layer_1_out_128_V;
    layer_1_out_128_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_128_V_ap_vld;
    layer_1_out_129_V <= digi2win_Block_proc_U0_layer_1_out_129_V;
    layer_1_out_129_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_129_V_ap_vld;
    layer_1_out_12_V <= digi2win_Block_proc_U0_layer_1_out_12_V;
    layer_1_out_12_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_12_V_ap_vld;
    layer_1_out_130_V <= digi2win_Block_proc_U0_layer_1_out_130_V;
    layer_1_out_130_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_130_V_ap_vld;
    layer_1_out_131_V <= digi2win_Block_proc_U0_layer_1_out_131_V;
    layer_1_out_131_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_131_V_ap_vld;
    layer_1_out_132_V <= digi2win_Block_proc_U0_layer_1_out_132_V;
    layer_1_out_132_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_132_V_ap_vld;
    layer_1_out_133_V <= digi2win_Block_proc_U0_layer_1_out_133_V;
    layer_1_out_133_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_133_V_ap_vld;
    layer_1_out_134_V <= digi2win_Block_proc_U0_layer_1_out_134_V;
    layer_1_out_134_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_134_V_ap_vld;
    layer_1_out_135_V <= digi2win_Block_proc_U0_layer_1_out_135_V;
    layer_1_out_135_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_135_V_ap_vld;
    layer_1_out_136_V <= digi2win_Block_proc_U0_layer_1_out_136_V;
    layer_1_out_136_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_136_V_ap_vld;
    layer_1_out_137_V <= digi2win_Block_proc_U0_layer_1_out_137_V;
    layer_1_out_137_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_137_V_ap_vld;
    layer_1_out_138_V <= digi2win_Block_proc_U0_layer_1_out_138_V;
    layer_1_out_138_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_138_V_ap_vld;
    layer_1_out_139_V <= digi2win_Block_proc_U0_layer_1_out_139_V;
    layer_1_out_139_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_139_V_ap_vld;
    layer_1_out_13_V <= digi2win_Block_proc_U0_layer_1_out_13_V;
    layer_1_out_13_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_13_V_ap_vld;
    layer_1_out_140_V <= digi2win_Block_proc_U0_layer_1_out_140_V;
    layer_1_out_140_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_140_V_ap_vld;
    layer_1_out_141_V <= digi2win_Block_proc_U0_layer_1_out_141_V;
    layer_1_out_141_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_141_V_ap_vld;
    layer_1_out_142_V <= digi2win_Block_proc_U0_layer_1_out_142_V;
    layer_1_out_142_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_142_V_ap_vld;
    layer_1_out_143_V <= digi2win_Block_proc_U0_layer_1_out_143_V;
    layer_1_out_143_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_143_V_ap_vld;
    layer_1_out_144_V <= digi2win_Block_proc_U0_layer_1_out_144_V;
    layer_1_out_144_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_144_V_ap_vld;
    layer_1_out_145_V <= digi2win_Block_proc_U0_layer_1_out_145_V;
    layer_1_out_145_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_145_V_ap_vld;
    layer_1_out_146_V <= digi2win_Block_proc_U0_layer_1_out_146_V;
    layer_1_out_146_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_146_V_ap_vld;
    layer_1_out_147_V <= digi2win_Block_proc_U0_layer_1_out_147_V;
    layer_1_out_147_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_147_V_ap_vld;
    layer_1_out_148_V <= digi2win_Block_proc_U0_layer_1_out_148_V;
    layer_1_out_148_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_148_V_ap_vld;
    layer_1_out_149_V <= digi2win_Block_proc_U0_layer_1_out_149_V;
    layer_1_out_149_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_149_V_ap_vld;
    layer_1_out_14_V <= digi2win_Block_proc_U0_layer_1_out_14_V;
    layer_1_out_14_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_14_V_ap_vld;
    layer_1_out_150_V <= digi2win_Block_proc_U0_layer_1_out_150_V;
    layer_1_out_150_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_150_V_ap_vld;
    layer_1_out_151_V <= digi2win_Block_proc_U0_layer_1_out_151_V;
    layer_1_out_151_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_151_V_ap_vld;
    layer_1_out_152_V <= digi2win_Block_proc_U0_layer_1_out_152_V;
    layer_1_out_152_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_152_V_ap_vld;
    layer_1_out_153_V <= digi2win_Block_proc_U0_layer_1_out_153_V;
    layer_1_out_153_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_153_V_ap_vld;
    layer_1_out_154_V <= digi2win_Block_proc_U0_layer_1_out_154_V;
    layer_1_out_154_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_154_V_ap_vld;
    layer_1_out_155_V <= digi2win_Block_proc_U0_layer_1_out_155_V;
    layer_1_out_155_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_155_V_ap_vld;
    layer_1_out_156_V <= digi2win_Block_proc_U0_layer_1_out_156_V;
    layer_1_out_156_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_156_V_ap_vld;
    layer_1_out_157_V <= digi2win_Block_proc_U0_layer_1_out_157_V;
    layer_1_out_157_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_157_V_ap_vld;
    layer_1_out_158_V <= digi2win_Block_proc_U0_layer_1_out_158_V;
    layer_1_out_158_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_158_V_ap_vld;
    layer_1_out_159_V <= digi2win_Block_proc_U0_layer_1_out_159_V;
    layer_1_out_159_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_159_V_ap_vld;
    layer_1_out_15_V <= digi2win_Block_proc_U0_layer_1_out_15_V;
    layer_1_out_15_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_15_V_ap_vld;
    layer_1_out_160_V <= digi2win_Block_proc_U0_layer_1_out_160_V;
    layer_1_out_160_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_160_V_ap_vld;
    layer_1_out_161_V <= digi2win_Block_proc_U0_layer_1_out_161_V;
    layer_1_out_161_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_161_V_ap_vld;
    layer_1_out_162_V <= digi2win_Block_proc_U0_layer_1_out_162_V;
    layer_1_out_162_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_162_V_ap_vld;
    layer_1_out_163_V <= digi2win_Block_proc_U0_layer_1_out_163_V;
    layer_1_out_163_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_163_V_ap_vld;
    layer_1_out_164_V <= digi2win_Block_proc_U0_layer_1_out_164_V;
    layer_1_out_164_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_164_V_ap_vld;
    layer_1_out_165_V <= digi2win_Block_proc_U0_layer_1_out_165_V;
    layer_1_out_165_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_165_V_ap_vld;
    layer_1_out_166_V <= digi2win_Block_proc_U0_layer_1_out_166_V;
    layer_1_out_166_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_166_V_ap_vld;
    layer_1_out_167_V <= digi2win_Block_proc_U0_layer_1_out_167_V;
    layer_1_out_167_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_167_V_ap_vld;
    layer_1_out_168_V <= digi2win_Block_proc_U0_layer_1_out_168_V;
    layer_1_out_168_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_168_V_ap_vld;
    layer_1_out_169_V <= digi2win_Block_proc_U0_layer_1_out_169_V;
    layer_1_out_169_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_169_V_ap_vld;
    layer_1_out_16_V <= digi2win_Block_proc_U0_layer_1_out_16_V;
    layer_1_out_16_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_16_V_ap_vld;
    layer_1_out_170_V <= digi2win_Block_proc_U0_layer_1_out_170_V;
    layer_1_out_170_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_170_V_ap_vld;
    layer_1_out_171_V <= digi2win_Block_proc_U0_layer_1_out_171_V;
    layer_1_out_171_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_171_V_ap_vld;
    layer_1_out_172_V <= digi2win_Block_proc_U0_layer_1_out_172_V;
    layer_1_out_172_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_172_V_ap_vld;
    layer_1_out_173_V <= digi2win_Block_proc_U0_layer_1_out_173_V;
    layer_1_out_173_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_173_V_ap_vld;
    layer_1_out_174_V <= digi2win_Block_proc_U0_layer_1_out_174_V;
    layer_1_out_174_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_174_V_ap_vld;
    layer_1_out_175_V <= digi2win_Block_proc_U0_layer_1_out_175_V;
    layer_1_out_175_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_175_V_ap_vld;
    layer_1_out_176_V <= digi2win_Block_proc_U0_layer_1_out_176_V;
    layer_1_out_176_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_176_V_ap_vld;
    layer_1_out_177_V <= digi2win_Block_proc_U0_layer_1_out_177_V;
    layer_1_out_177_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_177_V_ap_vld;
    layer_1_out_178_V <= digi2win_Block_proc_U0_layer_1_out_178_V;
    layer_1_out_178_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_178_V_ap_vld;
    layer_1_out_179_V <= digi2win_Block_proc_U0_layer_1_out_179_V;
    layer_1_out_179_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_179_V_ap_vld;
    layer_1_out_17_V <= digi2win_Block_proc_U0_layer_1_out_17_V;
    layer_1_out_17_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_17_V_ap_vld;
    layer_1_out_18_V <= digi2win_Block_proc_U0_layer_1_out_18_V;
    layer_1_out_18_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_18_V_ap_vld;
    layer_1_out_19_V <= digi2win_Block_proc_U0_layer_1_out_19_V;
    layer_1_out_19_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_19_V_ap_vld;
    layer_1_out_1_V <= digi2win_Block_proc_U0_layer_1_out_1_V;
    layer_1_out_1_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_1_V_ap_vld;
    layer_1_out_20_V <= digi2win_Block_proc_U0_layer_1_out_20_V;
    layer_1_out_20_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_20_V_ap_vld;
    layer_1_out_21_V <= digi2win_Block_proc_U0_layer_1_out_21_V;
    layer_1_out_21_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_21_V_ap_vld;
    layer_1_out_22_V <= digi2win_Block_proc_U0_layer_1_out_22_V;
    layer_1_out_22_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_22_V_ap_vld;
    layer_1_out_23_V <= digi2win_Block_proc_U0_layer_1_out_23_V;
    layer_1_out_23_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_23_V_ap_vld;
    layer_1_out_24_V <= digi2win_Block_proc_U0_layer_1_out_24_V;
    layer_1_out_24_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_24_V_ap_vld;
    layer_1_out_25_V <= digi2win_Block_proc_U0_layer_1_out_25_V;
    layer_1_out_25_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_25_V_ap_vld;
    layer_1_out_26_V <= digi2win_Block_proc_U0_layer_1_out_26_V;
    layer_1_out_26_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_26_V_ap_vld;
    layer_1_out_27_V <= digi2win_Block_proc_U0_layer_1_out_27_V;
    layer_1_out_27_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_27_V_ap_vld;
    layer_1_out_28_V <= digi2win_Block_proc_U0_layer_1_out_28_V;
    layer_1_out_28_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_28_V_ap_vld;
    layer_1_out_29_V <= digi2win_Block_proc_U0_layer_1_out_29_V;
    layer_1_out_29_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_29_V_ap_vld;
    layer_1_out_2_V <= digi2win_Block_proc_U0_layer_1_out_2_V;
    layer_1_out_2_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_2_V_ap_vld;
    layer_1_out_30_V <= digi2win_Block_proc_U0_layer_1_out_30_V;
    layer_1_out_30_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_30_V_ap_vld;
    layer_1_out_31_V <= digi2win_Block_proc_U0_layer_1_out_31_V;
    layer_1_out_31_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_31_V_ap_vld;
    layer_1_out_32_V <= digi2win_Block_proc_U0_layer_1_out_32_V;
    layer_1_out_32_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_32_V_ap_vld;
    layer_1_out_33_V <= digi2win_Block_proc_U0_layer_1_out_33_V;
    layer_1_out_33_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_33_V_ap_vld;
    layer_1_out_34_V <= digi2win_Block_proc_U0_layer_1_out_34_V;
    layer_1_out_34_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_34_V_ap_vld;
    layer_1_out_35_V <= digi2win_Block_proc_U0_layer_1_out_35_V;
    layer_1_out_35_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_35_V_ap_vld;
    layer_1_out_36_V <= digi2win_Block_proc_U0_layer_1_out_36_V;
    layer_1_out_36_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_36_V_ap_vld;
    layer_1_out_37_V <= digi2win_Block_proc_U0_layer_1_out_37_V;
    layer_1_out_37_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_37_V_ap_vld;
    layer_1_out_38_V <= digi2win_Block_proc_U0_layer_1_out_38_V;
    layer_1_out_38_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_38_V_ap_vld;
    layer_1_out_39_V <= digi2win_Block_proc_U0_layer_1_out_39_V;
    layer_1_out_39_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_39_V_ap_vld;
    layer_1_out_3_V <= digi2win_Block_proc_U0_layer_1_out_3_V;
    layer_1_out_3_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_3_V_ap_vld;
    layer_1_out_40_V <= digi2win_Block_proc_U0_layer_1_out_40_V;
    layer_1_out_40_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_40_V_ap_vld;
    layer_1_out_41_V <= digi2win_Block_proc_U0_layer_1_out_41_V;
    layer_1_out_41_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_41_V_ap_vld;
    layer_1_out_42_V <= digi2win_Block_proc_U0_layer_1_out_42_V;
    layer_1_out_42_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_42_V_ap_vld;
    layer_1_out_43_V <= digi2win_Block_proc_U0_layer_1_out_43_V;
    layer_1_out_43_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_43_V_ap_vld;
    layer_1_out_44_V <= digi2win_Block_proc_U0_layer_1_out_44_V;
    layer_1_out_44_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_44_V_ap_vld;
    layer_1_out_45_V <= digi2win_Block_proc_U0_layer_1_out_45_V;
    layer_1_out_45_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_45_V_ap_vld;
    layer_1_out_46_V <= digi2win_Block_proc_U0_layer_1_out_46_V;
    layer_1_out_46_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_46_V_ap_vld;
    layer_1_out_47_V <= digi2win_Block_proc_U0_layer_1_out_47_V;
    layer_1_out_47_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_47_V_ap_vld;
    layer_1_out_48_V <= digi2win_Block_proc_U0_layer_1_out_48_V;
    layer_1_out_48_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_48_V_ap_vld;
    layer_1_out_49_V <= digi2win_Block_proc_U0_layer_1_out_49_V;
    layer_1_out_49_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_49_V_ap_vld;
    layer_1_out_4_V <= digi2win_Block_proc_U0_layer_1_out_4_V;
    layer_1_out_4_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_4_V_ap_vld;
    layer_1_out_50_V <= digi2win_Block_proc_U0_layer_1_out_50_V;
    layer_1_out_50_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_50_V_ap_vld;
    layer_1_out_51_V <= digi2win_Block_proc_U0_layer_1_out_51_V;
    layer_1_out_51_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_51_V_ap_vld;
    layer_1_out_52_V <= digi2win_Block_proc_U0_layer_1_out_52_V;
    layer_1_out_52_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_52_V_ap_vld;
    layer_1_out_53_V <= digi2win_Block_proc_U0_layer_1_out_53_V;
    layer_1_out_53_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_53_V_ap_vld;
    layer_1_out_54_V <= digi2win_Block_proc_U0_layer_1_out_54_V;
    layer_1_out_54_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_54_V_ap_vld;
    layer_1_out_55_V <= digi2win_Block_proc_U0_layer_1_out_55_V;
    layer_1_out_55_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_55_V_ap_vld;
    layer_1_out_56_V <= digi2win_Block_proc_U0_layer_1_out_56_V;
    layer_1_out_56_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_56_V_ap_vld;
    layer_1_out_57_V <= digi2win_Block_proc_U0_layer_1_out_57_V;
    layer_1_out_57_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_57_V_ap_vld;
    layer_1_out_58_V <= digi2win_Block_proc_U0_layer_1_out_58_V;
    layer_1_out_58_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_58_V_ap_vld;
    layer_1_out_59_V <= digi2win_Block_proc_U0_layer_1_out_59_V;
    layer_1_out_59_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_59_V_ap_vld;
    layer_1_out_5_V <= digi2win_Block_proc_U0_layer_1_out_5_V;
    layer_1_out_5_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_5_V_ap_vld;
    layer_1_out_60_V <= digi2win_Block_proc_U0_layer_1_out_60_V;
    layer_1_out_60_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_60_V_ap_vld;
    layer_1_out_61_V <= digi2win_Block_proc_U0_layer_1_out_61_V;
    layer_1_out_61_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_61_V_ap_vld;
    layer_1_out_62_V <= digi2win_Block_proc_U0_layer_1_out_62_V;
    layer_1_out_62_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_62_V_ap_vld;
    layer_1_out_63_V <= digi2win_Block_proc_U0_layer_1_out_63_V;
    layer_1_out_63_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_63_V_ap_vld;
    layer_1_out_64_V <= digi2win_Block_proc_U0_layer_1_out_64_V;
    layer_1_out_64_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_64_V_ap_vld;
    layer_1_out_65_V <= digi2win_Block_proc_U0_layer_1_out_65_V;
    layer_1_out_65_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_65_V_ap_vld;
    layer_1_out_66_V <= digi2win_Block_proc_U0_layer_1_out_66_V;
    layer_1_out_66_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_66_V_ap_vld;
    layer_1_out_67_V <= digi2win_Block_proc_U0_layer_1_out_67_V;
    layer_1_out_67_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_67_V_ap_vld;
    layer_1_out_68_V <= digi2win_Block_proc_U0_layer_1_out_68_V;
    layer_1_out_68_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_68_V_ap_vld;
    layer_1_out_69_V <= digi2win_Block_proc_U0_layer_1_out_69_V;
    layer_1_out_69_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_69_V_ap_vld;
    layer_1_out_6_V <= digi2win_Block_proc_U0_layer_1_out_6_V;
    layer_1_out_6_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_6_V_ap_vld;
    layer_1_out_70_V <= digi2win_Block_proc_U0_layer_1_out_70_V;
    layer_1_out_70_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_70_V_ap_vld;
    layer_1_out_71_V <= digi2win_Block_proc_U0_layer_1_out_71_V;
    layer_1_out_71_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_71_V_ap_vld;
    layer_1_out_72_V <= digi2win_Block_proc_U0_layer_1_out_72_V;
    layer_1_out_72_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_72_V_ap_vld;
    layer_1_out_73_V <= digi2win_Block_proc_U0_layer_1_out_73_V;
    layer_1_out_73_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_73_V_ap_vld;
    layer_1_out_74_V <= digi2win_Block_proc_U0_layer_1_out_74_V;
    layer_1_out_74_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_74_V_ap_vld;
    layer_1_out_75_V <= digi2win_Block_proc_U0_layer_1_out_75_V;
    layer_1_out_75_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_75_V_ap_vld;
    layer_1_out_76_V <= digi2win_Block_proc_U0_layer_1_out_76_V;
    layer_1_out_76_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_76_V_ap_vld;
    layer_1_out_77_V <= digi2win_Block_proc_U0_layer_1_out_77_V;
    layer_1_out_77_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_77_V_ap_vld;
    layer_1_out_78_V <= digi2win_Block_proc_U0_layer_1_out_78_V;
    layer_1_out_78_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_78_V_ap_vld;
    layer_1_out_79_V <= digi2win_Block_proc_U0_layer_1_out_79_V;
    layer_1_out_79_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_79_V_ap_vld;
    layer_1_out_7_V <= digi2win_Block_proc_U0_layer_1_out_7_V;
    layer_1_out_7_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_7_V_ap_vld;
    layer_1_out_80_V <= digi2win_Block_proc_U0_layer_1_out_80_V;
    layer_1_out_80_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_80_V_ap_vld;
    layer_1_out_81_V <= digi2win_Block_proc_U0_layer_1_out_81_V;
    layer_1_out_81_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_81_V_ap_vld;
    layer_1_out_82_V <= digi2win_Block_proc_U0_layer_1_out_82_V;
    layer_1_out_82_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_82_V_ap_vld;
    layer_1_out_83_V <= digi2win_Block_proc_U0_layer_1_out_83_V;
    layer_1_out_83_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_83_V_ap_vld;
    layer_1_out_84_V <= digi2win_Block_proc_U0_layer_1_out_84_V;
    layer_1_out_84_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_84_V_ap_vld;
    layer_1_out_85_V <= digi2win_Block_proc_U0_layer_1_out_85_V;
    layer_1_out_85_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_85_V_ap_vld;
    layer_1_out_86_V <= digi2win_Block_proc_U0_layer_1_out_86_V;
    layer_1_out_86_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_86_V_ap_vld;
    layer_1_out_87_V <= digi2win_Block_proc_U0_layer_1_out_87_V;
    layer_1_out_87_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_87_V_ap_vld;
    layer_1_out_88_V <= digi2win_Block_proc_U0_layer_1_out_88_V;
    layer_1_out_88_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_88_V_ap_vld;
    layer_1_out_89_V <= digi2win_Block_proc_U0_layer_1_out_89_V;
    layer_1_out_89_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_89_V_ap_vld;
    layer_1_out_8_V <= digi2win_Block_proc_U0_layer_1_out_8_V;
    layer_1_out_8_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_8_V_ap_vld;
    layer_1_out_90_V <= digi2win_Block_proc_U0_layer_1_out_90_V;
    layer_1_out_90_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_90_V_ap_vld;
    layer_1_out_91_V <= digi2win_Block_proc_U0_layer_1_out_91_V;
    layer_1_out_91_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_91_V_ap_vld;
    layer_1_out_92_V <= digi2win_Block_proc_U0_layer_1_out_92_V;
    layer_1_out_92_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_92_V_ap_vld;
    layer_1_out_93_V <= digi2win_Block_proc_U0_layer_1_out_93_V;
    layer_1_out_93_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_93_V_ap_vld;
    layer_1_out_94_V <= digi2win_Block_proc_U0_layer_1_out_94_V;
    layer_1_out_94_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_94_V_ap_vld;
    layer_1_out_95_V <= digi2win_Block_proc_U0_layer_1_out_95_V;
    layer_1_out_95_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_95_V_ap_vld;
    layer_1_out_96_V <= digi2win_Block_proc_U0_layer_1_out_96_V;
    layer_1_out_96_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_96_V_ap_vld;
    layer_1_out_97_V <= digi2win_Block_proc_U0_layer_1_out_97_V;
    layer_1_out_97_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_97_V_ap_vld;
    layer_1_out_98_V <= digi2win_Block_proc_U0_layer_1_out_98_V;
    layer_1_out_98_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_98_V_ap_vld;
    layer_1_out_99_V <= digi2win_Block_proc_U0_layer_1_out_99_V;
    layer_1_out_99_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_99_V_ap_vld;
    layer_1_out_9_V <= digi2win_Block_proc_U0_layer_1_out_9_V;
    layer_1_out_9_V_ap_vld <= digi2win_Block_proc_U0_layer_1_out_9_V_ap_vld;
    max_coor_address0 <= digi2win_Block_proc_U0_max_coor_address0;
    max_coor_address1 <= digi2win_Block_proc_U0_max_coor_address1;
    max_coor_ce0 <= digi2win_Block_proc_U0_max_coor_ce0;
    max_coor_ce1 <= digi2win_Block_proc_U0_max_coor_ce1;
    max_coor_d0 <= ap_const_lv10_0;
    max_coor_d1 <= ap_const_lv10_0;
    max_coor_read <= digi2win_Block_proc_U0_max_coor_write;
    max_coor_we0 <= ap_const_logic_0;
    max_coor_we1 <= ap_const_logic_0;
end behav;
