# //  ModelSim SE-64 10.5c Jul 20 2016Linux 3.10.0-514.16.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -lib work-msim -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/altera -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/altera_mf -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/lpm -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/altera_primitives -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/fiftyfivenm -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/fiftyfivenm-enc -L /opt-src/CMC/local/maagaard/kits-sim/altera-15.1/maxv -debugDB -postsimdataflow "+autofindloop" -wlf uw_tmp/vsim.wlf -voptargs="+acc" -warning 3250 -warning 3894 -t 1ns -do "uw_tmp/uw-sim.tcl" add2_tb -g/add2_tb/period=20 
# Start time: 14:10:22 on May 16,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.add2_tb(main)#1
# Loading work.add2(main)#1
# Loading work.fulladder(main)#1
# Loading work.sum(main)#1
# Loading work.carry(main)#1
# ** Warning: (vsim-3040) Vopt command line generic/parameter "/add2_tb/period" not found in design.
# ** Note: (vsim-8900) Creating design debug database uw_tmp/vsim.dbg.
# do uw_tmp/uw-sim.tcl
# PROG_MODE
# True
run 100 ns
# End time: 14:13:39 on May 16,2017, Elapsed time: 0:03:17
# Errors: 0, Warnings: 1
