verilog xil_defaultlib --include "../../../../ps_digital_clock.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ps_digital_clock.srcs/sources_1/bd/system/ipshared/8c62/hdl" --include "../../../../ps_digital_clock.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ipshared/49e3/src/bin2seg.v" \
"../../../bd/system/ipshared/49e3/src/seven_seg.v" \
"../../../bd/system/ipshared/49e3/hdl/seven_seg_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/49e3/hdl/seven_seg_v1_0.v" \
"../../../bd/system/ip/system_seven_seg_0_0/sim/system_seven_seg_0_0.v" \
"../../../bd/system/ipshared/f29e/src/textlcd.v" \
"../../../bd/system/ipshared/f29e/hdl/textlcd_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/f29e/hdl/textlcd_v1_0.v" \
"../../../bd/system/ip/system_textlcd_0_0/sim/system_textlcd_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
