// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// change it to make it a zero extension or a sign extension.
assign out = in;



endmodule
