Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 12:37:51 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   131 |
|    Minimum number of control sets                        |   131 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   131 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   107 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             187 |           73 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             408 |           76 |
| Yes          | No                    | No                     |            2943 |          615 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------+-------------------+------------------+----------------+
| Clock Signal |             Enable Signal             |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------+-------------------+------------------+----------------+
|  clk         | fsm13/fsm13_write_en                  |                   |                1 |              2 |
|  clk         | fsm12/fsm12_write_en                  |                   |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                    |                   |                1 |              2 |
|  clk         | fsm15/fsm15_write_en                  |                   |                1 |              2 |
|  clk         | fsm11/out[1]_i_1__29_n_0              |                   |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__16_n_0               |                   |                1 |              2 |
|  clk         | fsm10/fsm10_write_en                  |                   |                1 |              2 |
|  clk         | fsm5/fsm5_write_en                    |                   |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                    |                   |                1 |              2 |
|  clk         | fsm0/out[1]_i_1__18_n_0               |                   |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                    |                   |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                    |                   |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                    |                   |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                    |                   |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                    |                   |                2 |              3 |
|  clk         | fsm/fsm_write_en                      |                   |                1 |              3 |
|  clk         | fsm17/out0                            |                   |                2 |              3 |
|  clk         | fsm16/fsm16_write_en                  |                   |                1 |              3 |
|  clk         | fsm14/out[2]_i_1__15_n_0              |                   |                1 |              3 |
|  clk         | fsm17/done_reg_0[0]                   |                   |                2 |              4 |
|  clk         | fsm9/E[0]                             |                   |                2 |              4 |
|  clk         | fsm17/done_reg[0]                     |                   |                1 |              4 |
|  clk         | fsm17/E[0]                            |                   |                1 |              4 |
|  clk         | fsm/E[0]                              |                   |                1 |              4 |
|  clk         | j1/out_reg[1]_48                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_47                      |                   |               24 |             32 |
|  clk         | j1/out_reg[1]_45                      |                   |               22 |             32 |
|  clk         | j1/out_reg[1]_37                      |                   |               25 |             32 |
|  clk         | j1/out_reg[1]_29                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_3                       |                   |               27 |             32 |
|  clk         | j1/out_reg[1]_30                      |                   |               24 |             32 |
|  clk         | j1/out_reg[1]_31                      |                   |               22 |             32 |
|  clk         | j1/out_reg[1]_32                      |                   |               24 |             32 |
|  clk         | j1/out_reg[1]_33                      |                   |               25 |             32 |
|  clk         | j1/out_reg[1]_34                      |                   |               24 |             32 |
|  clk         | j1/out_reg[1]_35                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_36                      |                   |               24 |             32 |
|  clk         | j1/out_reg[1]_46                      |                   |               22 |             32 |
|  clk         | j1/out_reg[1]_38                      |                   |               25 |             32 |
|  clk         | j1/out_reg[1]_39                      |                   |               23 |             32 |
|  clk         | j1/out_reg[1]_4                       |                   |               28 |             32 |
|  clk         | j1/out_reg[1]_40                      |                   |               23 |             32 |
|  clk         | j1/out_reg[1]_41                      |                   |               22 |             32 |
|  clk         | j1/out_reg[1]_42                      |                   |               25 |             32 |
|  clk         | j1/out_reg[1]_43                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_44                      |                   |               23 |             32 |
|  clk         | j1/out_reg[1]_52                      |                   |               28 |             32 |
|  clk         | j1/out_reg[1]_62                      |                   |               28 |             32 |
|  clk         | cond_computed6/x21_write_en           |                   |                2 |             32 |
|  clk         | cond_computed5/x20_write_en           |                   |                2 |             32 |
|  clk         | cond_computed20/E[0]                  |                   |               11 |             32 |
|  clk         | par_done_reg37/y2_read0_1_10_write_en |                   |               10 |             32 |
|  clk         | par_done_reg36/y2_read0_0_10_write_en |                   |               12 |             32 |
|  clk         | par_done_reg35/y2_read0_1_00_write_en |                   |               12 |             32 |
|  clk         | par_done_reg34/y2_read0_0_00_write_en |                   |                9 |             32 |
|  clk         | par_done_reg29/x10_write_en           |                   |                2 |             32 |
|  clk         | par_done_reg28/x11_write_en           |                   |                2 |             32 |
|  clk         | par_done_reg23/y1_read0_1_10_write_en |                   |               10 |             32 |
|  clk         | par_done_reg21/y1_read0_1_00_write_en |                   |                9 |             32 |
|  clk         | j1/out_reg[1]_9                       |                   |               28 |             32 |
|  clk         | j1/out_reg[1]_8                       |                   |               28 |             32 |
|  clk         | j1/out_reg[1]_7                       |                   |               29 |             32 |
|  clk         | j1/out_reg[1]_63                      |                   |               27 |             32 |
|  clk         | j1/out_reg[1]_49                      |                   |               29 |             32 |
|  clk         | j1/out_reg[1]_61                      |                   |               27 |             32 |
|  clk         | j1/out_reg[1]_60                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_6                       |                   |               27 |             32 |
|  clk         | j1/out_reg[1]_59                      |                   |               27 |             32 |
|  clk         | j1/out_reg[1]_58                      |                   |               27 |             32 |
|  clk         | j1/out_reg[1]_57                      |                   |               25 |             32 |
|  clk         | j1/out_reg[1]_56                      |                   |               27 |             32 |
|  clk         | j1/out_reg[1]_55                      |                   |               29 |             32 |
|  clk         | j1/out_reg[1]_54                      |                   |               29 |             32 |
|  clk         | j1/out_reg[1]_53                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_17                      |                   |               24 |             32 |
|  clk         | j1/out_reg[1]_51                      |                   |               28 |             32 |
|  clk         | j1/out_reg[1]_50                      |                   |               28 |             32 |
|  clk         | j1/out_reg[1]_5                       |                   |               24 |             32 |
|  clk         | fsm6/out_reg[0]_1                     |                   |                9 |             32 |
|  clk         | fsm12/done_reg_0                      |                   |                6 |             32 |
|  clk         | fsm11/tmp2_1_00_write_en              |                   |                9 |             32 |
|  clk         | fsm10/tmp2_0_00_write_en              |                   |                5 |             32 |
|  clk         | fsm1/E[0]                             |                   |               11 |             32 |
|  clk         | mult_pipe6/E[0]                       |                   |               12 |             32 |
|  clk         | x1_sh_read0_0/x1_sh_read0_0_write_en  |                   |               11 |             32 |
|  clk         | y21/y21_write_en                      |                   |                2 |             32 |
|  clk         | fsm8/E[0]                             |                   |               13 |             32 |
|  clk         | fsm8/y1_read0_0_10_write_en           |                   |                8 |             32 |
|  clk         | fsm8/y1_read0_0_00_write_en           |                   |                8 |             32 |
|  clk         | fsm7/done_reg_0                       |                   |                7 |             32 |
|  clk         | j1/out_reg[1]_27                      |                   |               25 |             32 |
|  clk         | fsm5/done_reg_0                       |                   |                8 |             32 |
|  clk         | fsm4/out_reg[0]_0                     |                   |               10 |             32 |
|  clk         | mult_pipe7/E[0]                       |                   |               12 |             32 |
|  clk         | mult_pipe2/E[0]                       |                   |               11 |             32 |
|  clk         | y20/y20_write_en                      |                   |                2 |             32 |
|  clk         | mult_pipe0/E[0]                       |                   |               13 |             32 |
|  clk         | y11/y11_write_en                      |                   |                2 |             32 |
|  clk         | mult_pipe3/E[0]                       |                   |               12 |             32 |
|  clk         | y10/y10_write_en                      |                   |                2 |             32 |
|  clk         | mult_pipe1/E[0]                       |                   |               12 |             32 |
|  clk         | j1/out_reg[1]_0                       |                   |               28 |             32 |
|  clk         | j1/out_reg[1]_28                      |                   |               24 |             32 |
|  clk         | j1/out_reg[1]_26                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_25                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_24                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_23                      |                   |               25 |             32 |
|  clk         | j1/out_reg[1]_22                      |                   |               19 |             32 |
|  clk         | j1/out_reg[1]_21                      |                   |               24 |             32 |
|  clk         | j1/out_reg[1]_20                      |                   |               22 |             32 |
|  clk         | j1/out_reg[1]_2                       |                   |               29 |             32 |
|  clk         | j1/out_reg[1]_19                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_18                      |                   |               24 |             32 |
|  clk         | j1/out_reg[1]_16                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_15                      |                   |               25 |             32 |
|  clk         | j1/out_reg[1]_14                      |                   |               27 |             32 |
|  clk         | j1/out_reg[1]_13                      |                   |               29 |             32 |
|  clk         | j1/out_reg[1]_12                      |                   |               26 |             32 |
|  clk         | j1/out_reg[1]_11                      |                   |               28 |             32 |
|  clk         | j1/out_reg[1]_10                      |                   |               27 |             32 |
|  clk         | j1/out_reg[1]_1                       |                   |               29 |             32 |
|  clk         | fsm13/tmp2_1_10_write_en              |                   |                7 |             32 |
|  clk         |                                       | mult_pipe1/p_0_in |               10 |             51 |
|  clk         |                                       | mult_pipe0/p_0_in |                9 |             51 |
|  clk         |                                       | mult_pipe3/p_0_in |               13 |             51 |
|  clk         |                                       | mult_pipe2/p_0_in |                9 |             51 |
|  clk         |                                       | mult_pipe4/p_0_in |                6 |             51 |
|  clk         |                                       | mult_pipe5/p_0_in |                7 |             51 |
|  clk         |                                       | fsm12/RSTP        |                9 |             51 |
|  clk         |                                       | fsm13/RSTP        |               13 |             51 |
|  clk         |                                       |                   |               73 |            187 |
+--------------+---------------------------------------+-------------------+------------------+----------------+


