#Lab 1 - ALU Designs
Getting familiar with basic Verilog modeling styles.
