
*** Running vivado
    with args -log meisha_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source meisha_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source meisha_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.145 ; gain = 308.430 ; free physical = 2000748 ; free virtual = 2022327
INFO: [Synth 8-638] synthesizing module 'meisha_ila_0_0' [/home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_ila_0_0/synth/meisha_ila_0_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'meisha_ila_0_0' (48#1) [/home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_ila_0_0/synth/meisha_ila_0_0.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 1680.672 ; gain = 659.957 ; free physical = 1998391 ; free virtual = 2019989
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1680.672 ; gain = 659.957 ; free physical = 1998305 ; free virtual = 2019903
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1926.699 ; gain = 0.004 ; free physical = 1996529 ; free virtual = 2018164
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:01:37 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1996462 ; free virtual = 2018098
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:01:37 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1996462 ; free virtual = 2018098
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:37 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1996462 ; free virtual = 2018098
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:39 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1996431 ; free virtual = 2018067
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1996171 ; free virtual = 2017807
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:01:50 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1995861 ; free virtual = 2017492
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1995857 ; free virtual = 2017488
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:01:51 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1995785 ; free virtual = 2017416
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1995648 ; free virtual = 2017279
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1995648 ; free virtual = 2017279
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1995648 ; free virtual = 2017279
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1995648 ; free virtual = 2017279
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1995645 ; free virtual = 2017276
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1995644 ; free virtual = 2017276

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    46|
|2     |CFGLUT5    |   100|
|3     |LUT1       |    64|
|4     |LUT2       |    48|
|5     |LUT3       |   218|
|6     |LUT4       |   129|
|7     |LUT5       |   105|
|8     |LUT6       |   722|
|9     |MUXF7      |   172|
|10    |MUXF8      |    72|
|11    |RAMB36E1   |   128|
|12    |RAMB36E1_1 |     6|
|13    |RAMB36E1_2 |     6|
|14    |SRL16E     |    81|
|15    |SRLC16E    |     2|
|16    |SRLC32E    |    17|
|17    |FDRE       |  1595|
|18    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1926.699 ; gain = 905.984 ; free physical = 1995644 ; free virtual = 2017276
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:52 . Memory (MB): peak = 1926.699 ; gain = 762.484 ; free physical = 1995475 ; free virtual = 2017094
