#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55666cfc46e0 .scope module, "top" "top" 2 4;
 .timescale 0 0;
v0x55666d09ed20_0 .var "clk", 0 0;
v0x55666d09edc0_0 .var/i "fd", 31 0;
v0x55666d09ee80_0 .var/i "i", 31 0;
v0x55666d09ef70_0 .net "is_halted", 0 0, v0x55666d094f90_0;  1 drivers
v0x55666d09f010_0 .var "reset", 0 0;
v0x55666d09f100_0 .var "total_cycle", 31 0;
S_0x55666d04c310 .scope module, "cpu" "CPU" 2 11, 3 13 0, S_0x55666cfc46e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "is_halted"
v0x55666d09b1e0_0 .var "EX_MEM_alu_out", 31 0;
v0x55666d09b2c0_0 .var "EX_MEM_dmem_data", 31 0;
v0x55666d09b3b0_0 .var "EX_MEM_is_branch", 0 0;
v0x55666d09b480_0 .var "EX_MEM_mem_read", 0 0;
v0x55666d09b550_0 .var "EX_MEM_mem_to_reg", 0 0;
v0x55666d09b5f0_0 .var "EX_MEM_mem_write", 0 0;
v0x55666d09b690_0 .var "EX_MEM_pc", 31 0;
v0x55666d09b730_0 .var "EX_MEM_rd", 4 0;
v0x55666d09b820_0 .var "EX_MEM_reg_write", 0 0;
v0x55666d09b980_0 .var "FAR_linking_rd", 4 0;
v0x55666d09ba50_0 .var "FAR_linking_value", 31 0;
v0x55666d09baf0_0 .var "FAR_reg_write", 0 0;
v0x55666d09bb90_0 .net "Forwarding_rs1", 1 0, v0x55666d095a40_0;  1 drivers
v0x55666d09bc30_0 .net "Forwarding_rs2", 1 0, v0x55666d095b50_0;  1 drivers
v0x55666d09bd20_0 .var "ID_EX_ALU_ctrl_unit_input", 31 0;
v0x55666d09be30_0 .var "ID_EX_alu_op", 0 0;
v0x55666d09bef0_0 .var "ID_EX_alu_src", 0 0;
v0x55666d09c0a0_0 .var "ID_EX_imm", 31 0;
v0x55666d09c190_0 .var "ID_EX_is_ecall", 0 0;
v0x55666d09c230_0 .var "ID_EX_mem_read", 0 0;
v0x55666d09c2d0_0 .var "ID_EX_mem_to_reg", 0 0;
v0x55666d09c370_0 .var "ID_EX_mem_write", 0 0;
v0x55666d09c410_0 .var "ID_EX_pc", 31 0;
v0x55666d09c520_0 .var "ID_EX_rd", 4 0;
v0x55666d09c5e0_0 .var "ID_EX_reg_write", 0 0;
v0x55666d09c680_0 .var "ID_EX_rs1", 4 0;
v0x55666d09c740_0 .var "ID_EX_rs1_data", 31 0;
v0x55666d09c830_0 .var "ID_EX_rs2", 4 0;
v0x55666d09c8f0_0 .var "ID_EX_rs2_data", 31 0;
v0x55666d09c9c0_0 .var "IF_ID_inst", 31 0;
v0x55666d09ca90_0 .var "IF_ID_pc", 31 0;
v0x55666d09cb60_0 .var "MEM_WB_is_branch", 0 0;
v0x55666d09cc30_0 .var "MEM_WB_mem_to_reg", 0 0;
v0x55666d09cd00_0 .var "MEM_WB_mem_to_reg_src_1", 31 0;
v0x55666d09cdd0_0 .var "MEM_WB_mem_to_reg_src_2", 31 0;
v0x55666d09cea0_0 .var "MEM_WB_rd", 4 0;
v0x55666d09cf90_0 .var "MEM_WB_reg_write", 0 0;
v0x55666d09d080_0 .net "X17_or_rs1", 4 0, L_0x55666d0afc80;  1 drivers
v0x55666d09d170_0 .net *"_s1", 4 0, L_0x55666d09f9f0;  1 drivers
L_0x7f5485dab0a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55666d09d230_0 .net *"_s5", 26 0, L_0x7f5485dab0a8;  1 drivers
v0x55666d09d310_0 .net "alu_bcond", 0 0, v0x55666d08f100_0;  1 drivers
v0x55666d09d400_0 .net "alu_forwarded_rs1", 31 0, v0x55666d04bf20_0;  1 drivers
v0x55666d09d510_0 .net "alu_forwarded_rs2", 31 0, v0x55666d08e730_0;  1 drivers
v0x55666d09d620_0 .net "alu_in_2", 31 0, L_0x55666d0b0740;  1 drivers
v0x55666d09d730_0 .net "alu_op", 0 0, v0x55666d092b60_0;  1 drivers
v0x55666d09d7d0_0 .net "alu_opcode", 31 0, v0x55666d08fc50_0;  1 drivers
v0x55666d09d8c0_0 .net "alu_out", 31 0, v0x55666d08f450_0;  1 drivers
v0x55666d09d980_0 .net "alu_src", 0 0, v0x55666d092c40_0;  1 drivers
v0x55666d09da20_0 .net "clk", 0 0, v0x55666d09ed20_0;  1 drivers
v0x55666d09dac0_0 .var "current_counter", 1 0;
v0x55666d09db60_0 .net "current_pc", 31 0, v0x55666d098ad0_0;  1 drivers
v0x55666d09dc00_0 .net "imm_gen_out", 31 0, v0x55666d097cd0_0;  1 drivers
v0x55666d09dca0_0 .net "inst", 31 0, L_0x55666d09f840;  1 drivers
v0x55666d09dd40_0 .net "is_branch", 0 0, v0x55666d0906d0_0;  1 drivers
v0x55666d09dde0_0 .net "is_ecall", 0 0, v0x55666d092da0_0;  1 drivers
v0x55666d09de80_0 .net "is_halted", 0 0, v0x55666d094f90_0;  alias, 1 drivers
v0x55666d09df20_0 .net "is_jal_jalr", 0 0, v0x55666d090770_0;  1 drivers
v0x55666d09dfc0_0 .net "is_stall", 0 0, v0x55666d09af60_0;  1 drivers
v0x55666d09e0b0_0 .net "jump_pc", 31 0, v0x55666d090830_0;  1 drivers
v0x55666d09e150_0 .net "mem_read", 0 0, v0x55666d092fd0_0;  1 drivers
v0x55666d09e1f0_0 .net "mem_to_reg", 0 0, v0x55666d093090_0;  1 drivers
v0x55666d09e290_0 .net "mem_write", 0 0, v0x55666d093150_0;  1 drivers
v0x55666d09e360_0 .net "next_counter", 1 0, v0x55666d095030_0;  1 drivers
v0x55666d09e430_0 .net "next_pc", 31 0, L_0x55666d09f1e0;  1 drivers
v0x55666d09e520_0 .net "pc_to_reg", 0 0, v0x55666d093380_0;  1 drivers
v0x55666d09e5c0_0 .var "permanent_stall", 0 0;
v0x55666d09e6b0_0 .net "permanent_stall_wire", 0 0, L_0x55666d0b0b70;  1 drivers
v0x55666d09e750_0 .net "predict_pc", 31 0, v0x55666d091e80_0;  1 drivers
v0x55666d09e840_0 .net "read_data", 31 0, L_0x55666d0b11f0;  1 drivers
v0x55666d09e8e0_0 .net "reg_rs1", 31 0, L_0x55666d0aff90;  1 drivers
v0x55666d09e9b0_0 .net "reg_rs2", 31 0, L_0x55666d0b0300;  1 drivers
v0x55666d09ea80_0 .net "reset", 0 0, v0x55666d09f010_0;  1 drivers
v0x55666d09eb20_0 .net "wb_data", 31 0, L_0x55666d0b1410;  1 drivers
v0x55666d09ec50_0 .net "write_enable", 0 0, v0x55666d093440_0;  1 drivers
E_0x55666d021d60 .event edge, v0x55666d095030_0;
E_0x55666d022340 .event edge, v0x55666d096980_0;
L_0x55666d09f9f0 .part v0x55666d09c9c0_0, 15, 5;
L_0x55666d09fae0 .concat [ 5 27 0 0], L_0x55666d09f9f0, L_0x7f5485dab0a8;
L_0x55666d0afc80 .part L_0x55666d09f950, 0, 5;
L_0x55666d0b0410 .part v0x55666d09c9c0_0, 20, 5;
L_0x55666d0b0530 .part v0x55666d09c9c0_0, 0, 7;
L_0x55666d0b0660 .part v0x55666d09c9c0_0, 20, 5;
S_0x55666d01ee40 .scope module, "Forwarding_for_rs1" "MUX_4_1" 3 231, 3 381 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_0"
    .port_info 1 /INPUT 32 "if_1"
    .port_info 2 /INPUT 32 "if_2"
    .port_info 3 /INPUT 32 "if_3"
    .port_info 4 /INPUT 2 "mode"
    .port_info 5 /OUTPUT 32 "result"
v0x55666d0481f0_0 .net "if_0", 31 0, v0x55666d09c740_0;  1 drivers
v0x55666d04ad20_0 .net "if_1", 31 0, L_0x55666d0b1410;  alias, 1 drivers
v0x55666d062f80_0 .net "if_2", 31 0, v0x55666d09b1e0_0;  1 drivers
v0x55666d0689d0_0 .net "if_3", 31 0, v0x55666d09ba50_0;  1 drivers
v0x55666d04c1b0_0 .net "mode", 1 0, v0x55666d095a40_0;  alias, 1 drivers
v0x55666d04bf20_0 .var "result", 31 0;
E_0x55666d022050/0 .event edge, v0x55666d04c1b0_0, v0x55666d0481f0_0, v0x55666d04ad20_0, v0x55666d062f80_0;
E_0x55666d022050/1 .event edge, v0x55666d0689d0_0;
E_0x55666d022050 .event/or E_0x55666d022050/0, E_0x55666d022050/1;
S_0x55666d08e080 .scope module, "Forwarding_for_rs2" "MUX_4_1" 3 240, 3 381 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_0"
    .port_info 1 /INPUT 32 "if_1"
    .port_info 2 /INPUT 32 "if_2"
    .port_info 3 /INPUT 32 "if_3"
    .port_info 4 /INPUT 2 "mode"
    .port_info 5 /OUTPUT 32 "result"
v0x55666d08e340_0 .net "if_0", 31 0, v0x55666d09c8f0_0;  1 drivers
v0x55666d08e440_0 .net "if_1", 31 0, L_0x55666d0b1410;  alias, 1 drivers
v0x55666d08e500_0 .net "if_2", 31 0, v0x55666d09b1e0_0;  alias, 1 drivers
v0x55666d08e5a0_0 .net "if_3", 31 0, v0x55666d09ba50_0;  alias, 1 drivers
v0x55666d08e640_0 .net "mode", 1 0, v0x55666d095b50_0;  alias, 1 drivers
v0x55666d08e730_0 .var "result", 31 0;
E_0x55666d076d50/0 .event edge, v0x55666d08e640_0, v0x55666d08e340_0, v0x55666d04ad20_0, v0x55666d062f80_0;
E_0x55666d076d50/1 .event edge, v0x55666d0689d0_0;
E_0x55666d076d50 .event/or E_0x55666d076d50/0, E_0x55666d076d50/1;
S_0x55666d08e910 .scope module, "WB_data" "MUX_2_1" 3 337, 3 377 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55666d08eae0_0 .net "if_switch_off", 31 0, v0x55666d09cd00_0;  1 drivers
v0x55666d08ebc0_0 .net "if_switch_on", 31 0, v0x55666d09cdd0_0;  1 drivers
v0x55666d08eca0_0 .net "result", 31 0, L_0x55666d0b1410;  alias, 1 drivers
v0x55666d08ed90_0 .net "switch", 0 0, v0x55666d09cc30_0;  1 drivers
L_0x55666d0b1410 .functor MUXZ 32, v0x55666d09cd00_0, v0x55666d09cdd0_0, v0x55666d09cc30_0, C4<>;
S_0x55666d08eed0 .scope module, "alu" "ALU" 3 250, 3 593 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_op"
    .port_info 1 /INPUT 32 "alu_in_1"
    .port_info 2 /INPUT 32 "alu_in_2"
    .port_info 3 /OUTPUT 32 "alu_result"
    .port_info 4 /OUTPUT 1 "alu_bcond"
v0x55666d08f100_0 .var "alu_bcond", 0 0;
v0x55666d08f1e0_0 .net/s "alu_in_1", 31 0, v0x55666d04bf20_0;  alias, 1 drivers
v0x55666d08f2a0_0 .net/s "alu_in_2", 31 0, L_0x55666d0b0740;  alias, 1 drivers
v0x55666d08f370_0 .net "alu_op", 31 0, v0x55666d08fc50_0;  alias, 1 drivers
v0x55666d08f450_0 .var "alu_result", 31 0;
v0x55666d08f580_0 .var "cond", 1 0;
v0x55666d08f660_0 .var "funct3", 2 0;
v0x55666d08f740_0 .var "funct7", 6 0;
v0x55666d08f820_0 .var "opcode", 6 0;
E_0x55666d022630/0 .event edge, v0x55666d08f370_0, v0x55666d08f820_0, v0x55666d08f740_0, v0x55666d08f660_0;
E_0x55666d022630/1 .event edge, v0x55666d04bf20_0, v0x55666d08f2a0_0;
E_0x55666d022630 .event/or E_0x55666d022630/0, E_0x55666d022630/1;
S_0x55666d08f9a0 .scope module, "alu_ctrl_unit" "ALUControlUnit" 3 219, 3 587 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /OUTPUT 32 "alu_op"
v0x55666d08fc50_0 .var "alu_op", 31 0;
v0x55666d08fd30_0 .net "part_of_inst", 31 0, v0x55666d09bd20_0;  1 drivers
E_0x55666d08fbd0 .event edge, v0x55666d08fd30_0;
S_0x55666d08fe50 .scope module, "branch_manager" "Branch_Manager" 3 281, 3 414 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 32 "ID_EX_alu_op"
    .port_info 2 /INPUT 32 "ID_EX_rs1_data"
    .port_info 3 /INPUT 32 "ID_EX_imm"
    .port_info 4 /INPUT 32 "ID_EX_pc"
    .port_info 5 /INPUT 32 "IF_ID_pc"
    .port_info 6 /INPUT 1 "alu_bcond"
    .port_info 7 /OUTPUT 1 "is_branch"
    .port_info 8 /OUTPUT 1 "is_jal_jalr"
    .port_info 9 /OUTPUT 32 "jump_pc"
v0x55666d0901a0_0 .net "ID_EX_alu_op", 31 0, v0x55666d09bd20_0;  alias, 1 drivers
v0x55666d090280_0 .net "ID_EX_imm", 31 0, v0x55666d09c0a0_0;  1 drivers
v0x55666d090340_0 .net "ID_EX_pc", 31 0, v0x55666d09c410_0;  1 drivers
v0x55666d090430_0 .net "ID_EX_rs1_data", 31 0, v0x55666d09c740_0;  alias, 1 drivers
v0x55666d090520_0 .net "IF_ID_pc", 31 0, v0x55666d09ca90_0;  1 drivers
v0x55666d090630_0 .net "alu_bcond", 0 0, v0x55666d08f100_0;  alias, 1 drivers
v0x55666d0906d0_0 .var "is_branch", 0 0;
v0x55666d090770_0 .var "is_jal_jalr", 0 0;
v0x55666d090830_0 .var "jump_pc", 31 0;
v0x55666d090910_0 .net "reset", 0 0, v0x55666d09f010_0;  alias, 1 drivers
E_0x55666d090120/0 .event edge, v0x55666d090910_0, v0x55666d08fd30_0, v0x55666d090520_0, v0x55666d090340_0;
E_0x55666d090120/1 .event edge, v0x55666d090280_0, v0x55666d0481f0_0, v0x55666d08f100_0;
E_0x55666d090120 .event/or E_0x55666d090120/0, E_0x55666d090120/1;
S_0x55666d090b10 .scope module, "branch_predictor" "Branch_Predictor" 3 92, 3 458 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "is_stall"
    .port_info 2 /INPUT 32 "current_pc"
    .port_info 3 /INPUT 1 "is_branch"
    .port_info 4 /INPUT 32 "ID_EX_pc"
    .port_info 5 /INPUT 32 "jump_pc"
    .port_info 6 /OUTPUT 32 "predict_pc"
v0x55666d090fc0 .array "BTB", 0 31, 31 0;
v0x55666d0914a0_0 .net "ID_EX_pc", 31 0, v0x55666d09c410_0;  alias, 1 drivers
v0x55666d091590 .array "TAG", 0 31, 31 0;
v0x55666d091a40_0 .net "current_pc", 31 0, v0x55666d098ad0_0;  alias, 1 drivers
v0x55666d091b20_0 .var/i "i", 31 0;
v0x55666d091c50_0 .net "is_branch", 0 0, v0x55666d0906d0_0;  alias, 1 drivers
v0x55666d091cf0_0 .net "is_stall", 0 0, v0x55666d09af60_0;  alias, 1 drivers
v0x55666d091d90_0 .net "jump_pc", 31 0, v0x55666d090830_0;  alias, 1 drivers
v0x55666d091e80_0 .var "predict_pc", 31 0;
v0x55666d091fd0_0 .net "reset", 0 0, v0x55666d09f010_0;  alias, 1 drivers
E_0x55666d090cd0/0 .event edge, v0x55666d090910_0, v0x55666d091b20_0, v0x55666d0906d0_0, v0x55666d090830_0;
E_0x55666d090cd0/1 .event edge, v0x55666d090340_0;
E_0x55666d090cd0 .event/or E_0x55666d090cd0/0, E_0x55666d090cd0/1;
v0x55666d090fc0_0 .array/port v0x55666d090fc0, 0;
E_0x55666d090d60/0 .event edge, v0x55666d090910_0, v0x55666d091cf0_0, v0x55666d091a40_0, v0x55666d090fc0_0;
v0x55666d090fc0_1 .array/port v0x55666d090fc0, 1;
v0x55666d090fc0_2 .array/port v0x55666d090fc0, 2;
v0x55666d090fc0_3 .array/port v0x55666d090fc0, 3;
v0x55666d090fc0_4 .array/port v0x55666d090fc0, 4;
E_0x55666d090d60/1 .event edge, v0x55666d090fc0_1, v0x55666d090fc0_2, v0x55666d090fc0_3, v0x55666d090fc0_4;
v0x55666d090fc0_5 .array/port v0x55666d090fc0, 5;
v0x55666d090fc0_6 .array/port v0x55666d090fc0, 6;
v0x55666d090fc0_7 .array/port v0x55666d090fc0, 7;
v0x55666d090fc0_8 .array/port v0x55666d090fc0, 8;
E_0x55666d090d60/2 .event edge, v0x55666d090fc0_5, v0x55666d090fc0_6, v0x55666d090fc0_7, v0x55666d090fc0_8;
v0x55666d090fc0_9 .array/port v0x55666d090fc0, 9;
v0x55666d090fc0_10 .array/port v0x55666d090fc0, 10;
v0x55666d090fc0_11 .array/port v0x55666d090fc0, 11;
v0x55666d090fc0_12 .array/port v0x55666d090fc0, 12;
E_0x55666d090d60/3 .event edge, v0x55666d090fc0_9, v0x55666d090fc0_10, v0x55666d090fc0_11, v0x55666d090fc0_12;
v0x55666d090fc0_13 .array/port v0x55666d090fc0, 13;
v0x55666d090fc0_14 .array/port v0x55666d090fc0, 14;
v0x55666d090fc0_15 .array/port v0x55666d090fc0, 15;
v0x55666d090fc0_16 .array/port v0x55666d090fc0, 16;
E_0x55666d090d60/4 .event edge, v0x55666d090fc0_13, v0x55666d090fc0_14, v0x55666d090fc0_15, v0x55666d090fc0_16;
v0x55666d090fc0_17 .array/port v0x55666d090fc0, 17;
v0x55666d090fc0_18 .array/port v0x55666d090fc0, 18;
v0x55666d090fc0_19 .array/port v0x55666d090fc0, 19;
v0x55666d090fc0_20 .array/port v0x55666d090fc0, 20;
E_0x55666d090d60/5 .event edge, v0x55666d090fc0_17, v0x55666d090fc0_18, v0x55666d090fc0_19, v0x55666d090fc0_20;
v0x55666d090fc0_21 .array/port v0x55666d090fc0, 21;
v0x55666d090fc0_22 .array/port v0x55666d090fc0, 22;
v0x55666d090fc0_23 .array/port v0x55666d090fc0, 23;
v0x55666d090fc0_24 .array/port v0x55666d090fc0, 24;
E_0x55666d090d60/6 .event edge, v0x55666d090fc0_21, v0x55666d090fc0_22, v0x55666d090fc0_23, v0x55666d090fc0_24;
v0x55666d090fc0_25 .array/port v0x55666d090fc0, 25;
v0x55666d090fc0_26 .array/port v0x55666d090fc0, 26;
v0x55666d090fc0_27 .array/port v0x55666d090fc0, 27;
v0x55666d090fc0_28 .array/port v0x55666d090fc0, 28;
E_0x55666d090d60/7 .event edge, v0x55666d090fc0_25, v0x55666d090fc0_26, v0x55666d090fc0_27, v0x55666d090fc0_28;
v0x55666d090fc0_29 .array/port v0x55666d090fc0, 29;
v0x55666d090fc0_30 .array/port v0x55666d090fc0, 30;
v0x55666d090fc0_31 .array/port v0x55666d090fc0, 31;
v0x55666d091590_0 .array/port v0x55666d091590, 0;
E_0x55666d090d60/8 .event edge, v0x55666d090fc0_29, v0x55666d090fc0_30, v0x55666d090fc0_31, v0x55666d091590_0;
v0x55666d091590_1 .array/port v0x55666d091590, 1;
v0x55666d091590_2 .array/port v0x55666d091590, 2;
v0x55666d091590_3 .array/port v0x55666d091590, 3;
v0x55666d091590_4 .array/port v0x55666d091590, 4;
E_0x55666d090d60/9 .event edge, v0x55666d091590_1, v0x55666d091590_2, v0x55666d091590_3, v0x55666d091590_4;
v0x55666d091590_5 .array/port v0x55666d091590, 5;
v0x55666d091590_6 .array/port v0x55666d091590, 6;
v0x55666d091590_7 .array/port v0x55666d091590, 7;
v0x55666d091590_8 .array/port v0x55666d091590, 8;
E_0x55666d090d60/10 .event edge, v0x55666d091590_5, v0x55666d091590_6, v0x55666d091590_7, v0x55666d091590_8;
v0x55666d091590_9 .array/port v0x55666d091590, 9;
v0x55666d091590_10 .array/port v0x55666d091590, 10;
v0x55666d091590_11 .array/port v0x55666d091590, 11;
v0x55666d091590_12 .array/port v0x55666d091590, 12;
E_0x55666d090d60/11 .event edge, v0x55666d091590_9, v0x55666d091590_10, v0x55666d091590_11, v0x55666d091590_12;
v0x55666d091590_13 .array/port v0x55666d091590, 13;
v0x55666d091590_14 .array/port v0x55666d091590, 14;
v0x55666d091590_15 .array/port v0x55666d091590, 15;
v0x55666d091590_16 .array/port v0x55666d091590, 16;
E_0x55666d090d60/12 .event edge, v0x55666d091590_13, v0x55666d091590_14, v0x55666d091590_15, v0x55666d091590_16;
v0x55666d091590_17 .array/port v0x55666d091590, 17;
v0x55666d091590_18 .array/port v0x55666d091590, 18;
v0x55666d091590_19 .array/port v0x55666d091590, 19;
v0x55666d091590_20 .array/port v0x55666d091590, 20;
E_0x55666d090d60/13 .event edge, v0x55666d091590_17, v0x55666d091590_18, v0x55666d091590_19, v0x55666d091590_20;
v0x55666d091590_21 .array/port v0x55666d091590, 21;
v0x55666d091590_22 .array/port v0x55666d091590, 22;
v0x55666d091590_23 .array/port v0x55666d091590, 23;
v0x55666d091590_24 .array/port v0x55666d091590, 24;
E_0x55666d090d60/14 .event edge, v0x55666d091590_21, v0x55666d091590_22, v0x55666d091590_23, v0x55666d091590_24;
v0x55666d091590_25 .array/port v0x55666d091590, 25;
v0x55666d091590_26 .array/port v0x55666d091590, 26;
v0x55666d091590_27 .array/port v0x55666d091590, 27;
v0x55666d091590_28 .array/port v0x55666d091590, 28;
E_0x55666d090d60/15 .event edge, v0x55666d091590_25, v0x55666d091590_26, v0x55666d091590_27, v0x55666d091590_28;
v0x55666d091590_29 .array/port v0x55666d091590, 29;
v0x55666d091590_30 .array/port v0x55666d091590, 30;
v0x55666d091590_31 .array/port v0x55666d091590, 31;
E_0x55666d090d60/16 .event edge, v0x55666d091590_29, v0x55666d091590_30, v0x55666d091590_31;
E_0x55666d090d60 .event/or E_0x55666d090d60/0, E_0x55666d090d60/1, E_0x55666d090d60/2, E_0x55666d090d60/3, E_0x55666d090d60/4, E_0x55666d090d60/5, E_0x55666d090d60/6, E_0x55666d090d60/7, E_0x55666d090d60/8, E_0x55666d090d60/9, E_0x55666d090d60/10, E_0x55666d090d60/11, E_0x55666d090d60/12, E_0x55666d090d60/13, E_0x55666d090d60/14, E_0x55666d090d60/15, E_0x55666d090d60/16;
S_0x55666d0921a0 .scope module, "change_rs1" "MUX_2_1" 3 138, 3 377 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55666d092350_0 .net "if_switch_off", 31 0, L_0x55666d09fae0;  1 drivers
L_0x7f5485dab330 .functor BUFT 1, C4<00000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0x55666d092450_0 .net "if_switch_on", 31 0, L_0x7f5485dab330;  1 drivers
v0x55666d092530_0 .net "result", 31 0, L_0x55666d09f950;  1 drivers
v0x55666d092620_0 .net "switch", 0 0, v0x55666d092da0_0;  alias, 1 drivers
L_0x55666d09f950 .functor MUXZ 32, L_0x55666d09fae0, L_0x7f5485dab330, v0x55666d092da0_0, C4<>;
S_0x55666d092790 .scope module, "ctrl_unit" "ControlUnit" 3 160, 3 546 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "part_of_inst"
    .port_info 1 /OUTPUT 1 "is_jal"
    .port_info 2 /OUTPUT 1 "is_jalr"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "mem_read"
    .port_info 5 /OUTPUT 1 "mem_to_reg"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "write_enable"
    .port_info 9 /OUTPUT 1 "pc_to_reg"
    .port_info 10 /OUTPUT 1 "alu_op"
    .port_info 11 /OUTPUT 1 "is_ecall"
v0x55666d092b60_0 .var "alu_op", 0 0;
v0x55666d092c40_0 .var "alu_src", 0 0;
v0x55666d092d00_0 .var "branch", 0 0;
v0x55666d092da0_0 .var "is_ecall", 0 0;
v0x55666d092e70_0 .var "is_jal", 0 0;
v0x55666d092f10_0 .var "is_jalr", 0 0;
v0x55666d092fd0_0 .var "mem_read", 0 0;
v0x55666d093090_0 .var "mem_to_reg", 0 0;
v0x55666d093150_0 .var "mem_write", 0 0;
v0x55666d0932a0_0 .net "part_of_inst", 6 0, L_0x55666d0b0530;  1 drivers
v0x55666d093380_0 .var "pc_to_reg", 0 0;
v0x55666d093440_0 .var "write_enable", 0 0;
E_0x55666d090c90 .event edge, v0x55666d0932a0_0;
S_0x55666d093680 .scope module, "dmem" "DataMemory" 3 314, 4 27 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 1 "mem_write"
    .port_info 6 /OUTPUT 32 "dout"
P_0x55666d093800 .param/l "MEM_DEPTH" 0 4 27, +C4<00000000000000000100000000000000>;
L_0x7f5485dab258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55666d093aa0_0 .net/2u *"_s0", 1 0, L_0x7f5485dab258;  1 drivers
v0x55666d093ba0_0 .net *"_s12", 31 0, L_0x55666d0b1100;  1 drivers
L_0x7f5485dab2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55666d093c80_0 .net/2u *"_s14", 31 0, L_0x7f5485dab2e8;  1 drivers
v0x55666d093d70_0 .net *"_s2", 31 0, L_0x55666d0b0de0;  1 drivers
v0x55666d093e50_0 .net *"_s4", 29 0, L_0x55666d0b0d40;  1 drivers
L_0x7f5485dab2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55666d093f80_0 .net *"_s6", 1 0, L_0x7f5485dab2a0;  1 drivers
v0x55666d094060_0 .net *"_s8", 33 0, L_0x55666d0b0ed0;  1 drivers
v0x55666d094140_0 .net "addr", 31 0, v0x55666d09b1e0_0;  alias, 1 drivers
v0x55666d094250_0 .net "clk", 0 0, v0x55666d09ed20_0;  alias, 1 drivers
v0x55666d094310_0 .net "din", 31 0, v0x55666d09b2c0_0;  1 drivers
v0x55666d0943f0_0 .net "dmem_addr", 31 0, L_0x55666d0b1010;  1 drivers
v0x55666d0944d0_0 .net "dout", 31 0, L_0x55666d0b11f0;  alias, 1 drivers
v0x55666d0945b0_0 .var/i "i", 31 0;
v0x55666d094690 .array "mem", 16383 0, 31 0;
v0x55666d094750_0 .net "mem_read", 0 0, v0x55666d09b480_0;  1 drivers
v0x55666d094810_0 .net "mem_write", 0 0, v0x55666d09b5f0_0;  1 drivers
v0x55666d0948d0_0 .net "reset", 0 0, v0x55666d09f010_0;  alias, 1 drivers
E_0x55666d093a20 .event posedge, v0x55666d094250_0;
L_0x55666d0b0d40 .part v0x55666d09b1e0_0, 2, 30;
L_0x55666d0b0de0 .concat [ 30 2 0 0], L_0x55666d0b0d40, L_0x7f5485dab2a0;
L_0x55666d0b0ed0 .concat [ 32 2 0 0], L_0x55666d0b0de0, L_0x7f5485dab258;
L_0x55666d0b1010 .part L_0x55666d0b0ed0, 0, 32;
L_0x55666d0b1100 .array/port v0x55666d094690, L_0x55666d0b1010;
L_0x55666d0b11f0 .functor MUXZ 32, L_0x7f5485dab2e8, L_0x55666d0b1100, v0x55666d09b480_0, C4<>;
S_0x55666d094ba0 .scope module, "evict_all" "Evict_ALL" 3 268, 3 363 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "permanent_stall"
    .port_info 3 /INPUT 2 "current_counter"
    .port_info 4 /OUTPUT 2 "next_counter"
    .port_info 5 /OUTPUT 1 "is_halted"
v0x55666d094e10_0 .net "clk", 0 0, v0x55666d09ed20_0;  alias, 1 drivers
v0x55666d094ed0_0 .net "current_counter", 1 0, v0x55666d09dac0_0;  1 drivers
v0x55666d094f90_0 .var "is_halted", 0 0;
v0x55666d095030_0 .var "next_counter", 1 0;
v0x55666d095110_0 .net "permanent_stall", 0 0, v0x55666d09e5c0_0;  1 drivers
v0x55666d095220_0 .net "reset", 0 0, v0x55666d09f010_0;  alias, 1 drivers
S_0x55666d0953c0 .scope module, "fowarding_unit" "Fowarding_Unit" 3 344, 3 723 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_rs1"
    .port_info 1 /INPUT 5 "ID_EX_rs2"
    .port_info 2 /INPUT 5 "EX_MEM_rd"
    .port_info 3 /INPUT 1 "EX_MEM_reg_write"
    .port_info 4 /INPUT 5 "MEM_WB_rd"
    .port_info 5 /INPUT 1 "MEM_WB_reg_write"
    .port_info 6 /INPUT 5 "FAR_linking_rd"
    .port_info 7 /INPUT 1 "FAR_reg_write"
    .port_info 8 /OUTPUT 2 "Forwarding_rs1"
    .port_info 9 /OUTPUT 2 "Forwarding_rs2"
v0x55666d095700_0 .net "EX_MEM_rd", 4 0, v0x55666d09b730_0;  1 drivers
v0x55666d095800_0 .net "EX_MEM_reg_write", 0 0, v0x55666d09b820_0;  1 drivers
v0x55666d0958c0_0 .net "FAR_linking_rd", 4 0, v0x55666d09b980_0;  1 drivers
v0x55666d095980_0 .net "FAR_reg_write", 0 0, v0x55666d09baf0_0;  1 drivers
v0x55666d095a40_0 .var "Forwarding_rs1", 1 0;
v0x55666d095b50_0 .var "Forwarding_rs2", 1 0;
v0x55666d095bf0_0 .net "ID_EX_rs1", 4 0, v0x55666d09c680_0;  1 drivers
v0x55666d095cb0_0 .net "ID_EX_rs2", 4 0, v0x55666d09c830_0;  1 drivers
v0x55666d095d90_0 .net "MEM_WB_rd", 4 0, v0x55666d09cea0_0;  1 drivers
v0x55666d095e70_0 .net "MEM_WB_reg_write", 0 0, v0x55666d09cf90_0;  1 drivers
E_0x55666d093930/0 .event edge, v0x55666d095bf0_0, v0x55666d095700_0, v0x55666d095800_0, v0x55666d095d90_0;
E_0x55666d093930/1 .event edge, v0x55666d095e70_0, v0x55666d0958c0_0, v0x55666d095980_0, v0x55666d095cb0_0;
E_0x55666d093930 .event/or E_0x55666d093930/0, E_0x55666d093930/1;
S_0x55666d096070 .scope module, "halt_check" "Halt_Check" 3 258, 3 359 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_ecall"
    .port_info 1 /INPUT 32 "X17"
    .port_info 2 /OUTPUT 1 "permanent_stall"
L_0x55666d0b08d0 .functor AND 1, v0x55666d09c190_0, L_0x55666d0b07e0, C4<1>, C4<1>;
v0x55666d096260_0 .net "X17", 31 0, v0x55666d09b1e0_0;  alias, 1 drivers
L_0x7f5485dab180 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55666d096340_0 .net/2u *"_s0", 31 0, L_0x7f5485dab180;  1 drivers
v0x55666d096420_0 .net *"_s10", 1 0, L_0x55666d0b09e0;  1 drivers
v0x55666d096510_0 .net *"_s2", 0 0, L_0x55666d0b07e0;  1 drivers
v0x55666d0965d0_0 .net *"_s4", 0 0, L_0x55666d0b08d0;  1 drivers
L_0x7f5485dab1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55666d096700_0 .net/2s *"_s6", 1 0, L_0x7f5485dab1c8;  1 drivers
L_0x7f5485dab210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55666d0967e0_0 .net/2s *"_s8", 1 0, L_0x7f5485dab210;  1 drivers
v0x55666d0968c0_0 .net "is_ecall", 0 0, v0x55666d09c190_0;  1 drivers
v0x55666d096980_0 .net "permanent_stall", 0 0, L_0x55666d0b0b70;  alias, 1 drivers
L_0x55666d0b07e0 .cmp/eq 32, v0x55666d09b1e0_0, L_0x7f5485dab180;
L_0x55666d0b09e0 .functor MUXZ 2, L_0x7f5485dab210, L_0x7f5485dab1c8, L_0x55666d0b08d0, C4<>;
L_0x55666d0b0b70 .part L_0x55666d0b09e0, 0, 1;
S_0x55666d096b50 .scope module, "imem" "InstMemory" 3 121, 4 1 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /OUTPUT 32 "dout"
P_0x55666d096cd0 .param/l "MEM_DEPTH" 0 4 1, +C4<00000000000000000000010000000000>;
L_0x55666d09f840 .functor BUFZ 32, L_0x55666d09f750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f5485dab018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55666d096e30_0 .net/2u *"_s0", 1 0, L_0x7f5485dab018;  1 drivers
v0x55666d096f10_0 .net *"_s12", 31 0, L_0x55666d09f750;  1 drivers
v0x55666d096ff0_0 .net *"_s2", 31 0, L_0x55666d09f420;  1 drivers
v0x55666d0970e0_0 .net *"_s4", 29 0, L_0x55666d09f2c0;  1 drivers
L_0x7f5485dab060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55666d0971c0_0 .net *"_s6", 1 0, L_0x7f5485dab060;  1 drivers
v0x55666d0972f0_0 .net *"_s8", 33 0, L_0x55666d09f4f0;  1 drivers
v0x55666d0973d0_0 .net "addr", 31 0, v0x55666d098ad0_0;  alias, 1 drivers
v0x55666d097490_0 .net "clk", 0 0, v0x55666d09ed20_0;  alias, 1 drivers
v0x55666d097580_0 .net "dout", 31 0, L_0x55666d09f840;  alias, 1 drivers
v0x55666d097640_0 .var/i "i", 31 0;
v0x55666d097720_0 .net "imem_addr", 31 0, L_0x55666d09f630;  1 drivers
v0x55666d097800 .array "mem", 1023 0, 31 0;
v0x55666d0978c0_0 .net "reset", 0 0, v0x55666d09f010_0;  alias, 1 drivers
L_0x55666d09f2c0 .part v0x55666d098ad0_0, 2, 30;
L_0x55666d09f420 .concat [ 30 2 0 0], L_0x55666d09f2c0, L_0x7f5485dab060;
L_0x55666d09f4f0 .concat [ 32 2 0 0], L_0x55666d09f420, L_0x7f5485dab018;
L_0x55666d09f630 .part L_0x55666d09f4f0, 0, 32;
L_0x55666d09f750 .array/port v0x55666d097800, L_0x55666d09f630;
S_0x55666d097a70 .scope module, "imm_gen" "ImmediateGenerator" 3 184, 3 499 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /OUTPUT 32 "imm_gen_out"
v0x55666d097cd0_0 .var "imm_gen_out", 31 0;
v0x55666d097dd0_0 .var "imm_gen_out1", 31 0;
v0x55666d097eb0_0 .var "opcode", 6 0;
v0x55666d097f70_0 .net "part_of_inst", 31 0, v0x55666d09c9c0_0;  1 drivers
E_0x55666d097c50 .event edge, v0x55666d097f70_0, v0x55666d097eb0_0, v0x55666d097dd0_0;
S_0x55666d0980b0 .scope module, "imm_or_reg_data" "MUX_2_1" 3 224, 3 377 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55666d0982d0_0 .net "if_switch_off", 31 0, v0x55666d08e730_0;  alias, 1 drivers
v0x55666d0983c0_0 .net "if_switch_on", 31 0, v0x55666d09c0a0_0;  alias, 1 drivers
v0x55666d098490_0 .net "result", 31 0, L_0x55666d0b0740;  alias, 1 drivers
v0x55666d098590_0 .net "switch", 0 0, v0x55666d09bef0_0;  1 drivers
L_0x55666d0b0740 .functor MUXZ 32, v0x55666d08e730_0, v0x55666d09c0a0_0, v0x55666d09bef0_0, C4<>;
S_0x55666d0986c0 .scope module, "pc" "PC" 3 113, 3 488 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "next_pc"
    .port_info 3 /OUTPUT 32 "current_pc"
v0x55666d098a10_0 .net "clk", 0 0, v0x55666d09ed20_0;  alias, 1 drivers
v0x55666d098ad0_0 .var "current_pc", 31 0;
v0x55666d098be0_0 .net "next_pc", 31 0, L_0x55666d09f1e0;  alias, 1 drivers
v0x55666d098ca0_0 .net "reset", 0 0, v0x55666d09f010_0;  alias, 1 drivers
S_0x55666d098df0 .scope module, "pc_mux" "MUX_2_1" 3 104, 3 377 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x55666d099030_0 .net "if_switch_off", 31 0, v0x55666d091e80_0;  alias, 1 drivers
v0x55666d099140_0 .net "if_switch_on", 31 0, v0x55666d090830_0;  alias, 1 drivers
v0x55666d099230_0 .net "result", 31 0, L_0x55666d09f1e0;  alias, 1 drivers
v0x55666d099300_0 .net "switch", 0 0, v0x55666d0906d0_0;  alias, 1 drivers
L_0x55666d09f1e0 .functor MUXZ 32, v0x55666d091e80_0, v0x55666d090830_0, v0x55666d0906d0_0, C4<>;
S_0x55666d099450 .scope module, "reg_file" "RegisterFile" 3 146, 5 1 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "rs1"
    .port_info 3 /INPUT 5 "rs2"
    .port_info 4 /INPUT 5 "rd"
    .port_info 5 /INPUT 32 "rd_din"
    .port_info 6 /INPUT 1 "write_enable"
    .port_info 7 /OUTPUT 32 "rs1_dout"
    .port_info 8 /OUTPUT 32 "rs2_dout"
L_0x55666d0aff90 .functor BUFZ 32, L_0x55666d0afd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55666d0b0300 .functor BUFZ 32, L_0x55666d0b00a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55666d099750_0 .net *"_s0", 31 0, L_0x55666d0afd70;  1 drivers
v0x55666d099850_0 .net *"_s10", 6 0, L_0x55666d0b0140;  1 drivers
L_0x7f5485dab138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55666d099930_0 .net *"_s13", 1 0, L_0x7f5485dab138;  1 drivers
v0x55666d0999f0_0 .net *"_s2", 6 0, L_0x55666d0afe10;  1 drivers
L_0x7f5485dab0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55666d099ad0_0 .net *"_s5", 1 0, L_0x7f5485dab0f0;  1 drivers
v0x55666d099c00_0 .net *"_s8", 31 0, L_0x55666d0b00a0;  1 drivers
v0x55666d099ce0_0 .net "clk", 0 0, v0x55666d09ed20_0;  alias, 1 drivers
v0x55666d099d80_0 .var/i "i", 31 0;
v0x55666d099e60_0 .net "rd", 4 0, v0x55666d09cea0_0;  alias, 1 drivers
v0x55666d099fb0_0 .net "rd_din", 31 0, L_0x55666d0b1410;  alias, 1 drivers
v0x55666d09a050_0 .net "reset", 0 0, v0x55666d09f010_0;  alias, 1 drivers
v0x55666d09a0f0 .array "rf", 31 0, 31 0;
v0x55666d09a1b0_0 .net "rs1", 4 0, L_0x55666d0afc80;  alias, 1 drivers
v0x55666d09a290_0 .net "rs1_dout", 31 0, L_0x55666d0aff90;  alias, 1 drivers
v0x55666d09a370_0 .net "rs2", 4 0, L_0x55666d0b0410;  1 drivers
v0x55666d09a450_0 .net "rs2_dout", 31 0, L_0x55666d0b0300;  alias, 1 drivers
v0x55666d09a530_0 .net "write_enable", 0 0, v0x55666d09cf90_0;  alias, 1 drivers
L_0x55666d0afd70 .array/port v0x55666d09a0f0, L_0x55666d0afe10;
L_0x55666d0afe10 .concat [ 5 2 0 0], L_0x55666d0afc80, L_0x7f5485dab0f0;
L_0x55666d0b00a0 .array/port v0x55666d09a0f0, L_0x55666d0b0140;
L_0x55666d0b0140 .concat [ 5 2 0 0], L_0x55666d0b0410, L_0x7f5485dab138;
S_0x55666d09a810 .scope module, "stall" "STALL" 3 172, 3 400 0, S_0x55666d04c310;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_rs1"
    .port_info 1 /INPUT 5 "ID_rs2"
    .port_info 2 /INPUT 5 "ID_EX_rd"
    .port_info 3 /INPUT 1 "ID_EX_mem_read"
    .port_info 4 /INPUT 1 "EX_MEM_is_branch"
    .port_info 5 /INPUT 1 "MEM_WB_is_branch"
    .port_info 6 /INPUT 1 "permanent_stall"
    .port_info 7 /OUTPUT 1 "is_stall"
v0x55666d09aa30_0 .net "EX_MEM_is_branch", 0 0, v0x55666d0906d0_0;  alias, 1 drivers
v0x55666d09aaf0_0 .net "ID_EX_mem_read", 0 0, v0x55666d09c230_0;  1 drivers
v0x55666d09abb0_0 .net "ID_EX_rd", 4 0, v0x55666d09c520_0;  1 drivers
v0x55666d09aca0_0 .net "ID_rs1", 4 0, L_0x55666d0afc80;  alias, 1 drivers
v0x55666d09ad90_0 .net "ID_rs2", 4 0, L_0x55666d0b0660;  1 drivers
v0x55666d09aea0_0 .net "MEM_WB_is_branch", 0 0, v0x55666d09cb60_0;  1 drivers
v0x55666d09af60_0 .var "is_stall", 0 0;
v0x55666d09b000_0 .net "permanent_stall", 0 0, v0x55666d09e5c0_0;  alias, 1 drivers
E_0x55666d09a990/0 .event edge, v0x55666d09a1b0_0, v0x55666d09abb0_0, v0x55666d09aaf0_0, v0x55666d09ad90_0;
E_0x55666d09a990/1 .event edge, v0x55666d0906d0_0, v0x55666d09aea0_0, v0x55666d095110_0;
E_0x55666d09a990 .event/or E_0x55666d09a990/0, E_0x55666d09a990/1;
    .scope S_0x55666d090b10;
T_0 ;
    %wait E_0x55666d090d60;
    %load/vec4 v0x55666d091fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d091e80_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55666d091cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55666d091a40_0;
    %store/vec4 v0x55666d091e80_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55666d091a40_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55666d090fc0, 4;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55666d091a40_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55666d091590, 4;
    %load/vec4 v0x55666d091a40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55666d091a40_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55666d090fc0, 4;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55666d091e80_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55666d091a40_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55666d091e80_0, 0, 32;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55666d090b10;
T_1 ;
    %wait E_0x55666d090cd0;
    %load/vec4 v0x55666d091fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d091b20_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55666d091b20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55666d091b20_0;
    %store/vec4a v0x55666d090fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55666d091b20_0;
    %store/vec4a v0x55666d091590, 4, 0;
    %load/vec4 v0x55666d091b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55666d091b20_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x55666d091c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55666d091d90_0;
    %parti/s 30, 2, 3;
    %concati/vec4 1, 0, 2;
    %load/vec4 v0x55666d0914a0_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55666d090fc0, 4, 0;
    %load/vec4 v0x55666d0914a0_0;
    %load/vec4 v0x55666d0914a0_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55666d091590, 4, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55666d0986c0;
T_2 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d098ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d098ad0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55666d098be0_0;
    %assign/vec4 v0x55666d098ad0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55666d096b50;
T_3 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d0978c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d097640_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55666d097640_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55666d097640_0;
    %store/vec4a v0x55666d097800, 4, 0;
    %load/vec4 v0x55666d097640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55666d097640_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call/w 4 21 "$readmemh", "./scoring_tb/recursive_mem.txt", v0x55666d097800 {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55666d099450;
T_4 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d09a530_0;
    %load/vec4 v0x55666d099e60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55666d099fb0_0;
    %load/vec4 v0x55666d099e60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55666d09a0f0, 0, 4;
    %vpi_call/w 5 21 "$display", "rd - %d, rd_din - %x", v0x55666d099e60_0, v0x55666d099fb0_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55666d099450;
T_5 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d09a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d099d80_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55666d099d80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55666d099d80_0;
    %store/vec4a v0x55666d09a0f0, 4, 0;
    %load/vec4 v0x55666d099d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55666d099d80_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 12284, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55666d09a0f0, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55666d092790;
T_6 ;
    %wait E_0x55666d090c90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d092e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d092f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d092d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d092fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d093150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d093090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d092c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d093440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d093380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d092da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d092b60_0, 0, 1;
    %load/vec4 v0x55666d0932a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d093440_0, 0, 1;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d093440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d092c40_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d093090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d092fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d092c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d093440_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d093150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d092c40_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d092e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d093380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d093440_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d092f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d092c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d093380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d093440_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d092d00_0, 0, 1;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d092da0_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55666d09a810;
T_7 ;
    %wait E_0x55666d09a990;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d09af60_0, 0, 1;
    %load/vec4 v0x55666d09aca0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55666d09aca0_0;
    %load/vec4 v0x55666d09abb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55666d09aaf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d09af60_0, 0, 1;
T_7.0 ;
    %load/vec4 v0x55666d09ad90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55666d09ad90_0;
    %load/vec4 v0x55666d09abb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55666d09aaf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d09af60_0, 0, 1;
T_7.2 ;
    %load/vec4 v0x55666d09aa30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55666d09aea0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.4, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d09af60_0, 0, 1;
T_7.4 ;
    %load/vec4 v0x55666d09b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d09af60_0, 0, 1;
T_7.6 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55666d097a70;
T_8 ;
    %wait E_0x55666d097c50;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x55666d097eb0_0, 0, 7;
    %load/vec4 v0x55666d097eb0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x55666d097dd0_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x55666d097dd0_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55666d097dd0_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55666d097f70_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55666d097f70_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55666d097dd0_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x55666d097dd0_0, 0, 32;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55666d097f70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55666d097f70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55666d097dd0_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %load/vec4 v0x55666d097eb0_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_8.7, 4;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 4292870144, 0, 32;
    %load/vec4 v0x55666d097dd0_0;
    %or;
    %store/vec4 v0x55666d097cd0_0, 0, 32;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x55666d097dd0_0;
    %store/vec4 v0x55666d097cd0_0, 0, 32;
T_8.10 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x55666d097eb0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.11, 4;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 4294959104, 0, 32;
    %load/vec4 v0x55666d097dd0_0;
    %or;
    %store/vec4 v0x55666d097cd0_0, 0, 32;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x55666d097dd0_0;
    %store/vec4 v0x55666d097cd0_0, 0, 32;
T_8.14 ;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x55666d097f70_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 4294963200, 0, 32;
    %load/vec4 v0x55666d097dd0_0;
    %or;
    %store/vec4 v0x55666d097cd0_0, 0, 32;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0x55666d097dd0_0;
    %store/vec4 v0x55666d097cd0_0, 0, 32;
T_8.16 ;
T_8.12 ;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55666d08f9a0;
T_9 ;
    %wait E_0x55666d08fbd0;
    %load/vec4 v0x55666d08fd30_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x55666d08fd30_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55666d08fd30_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v0x55666d08fc50_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55666d01ee40;
T_10 ;
    %wait E_0x55666d022050;
    %load/vec4 v0x55666d04c1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x55666d0481f0_0;
    %store/vec4 v0x55666d04bf20_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x55666d04ad20_0;
    %store/vec4 v0x55666d04bf20_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55666d062f80_0;
    %store/vec4 v0x55666d04bf20_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x55666d0689d0_0;
    %store/vec4 v0x55666d04bf20_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55666d08e080;
T_11 ;
    %wait E_0x55666d076d50;
    %load/vec4 v0x55666d08e640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x55666d08e340_0;
    %store/vec4 v0x55666d08e730_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x55666d08e440_0;
    %store/vec4 v0x55666d08e730_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x55666d08e500_0;
    %store/vec4 v0x55666d08e730_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x55666d08e5a0_0;
    %store/vec4 v0x55666d08e730_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55666d08eed0;
T_12 ;
    %wait E_0x55666d022630;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d08f100_0, 0, 1;
    %load/vec4 v0x55666d08f370_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x55666d08f580_0, 0, 2;
    %load/vec4 v0x55666d08f370_0;
    %parti/s 7, 2, 3;
    %store/vec4 v0x55666d08f820_0, 0, 7;
    %load/vec4 v0x55666d08f370_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0x55666d08f660_0, 0, 3;
    %load/vec4 v0x55666d08f370_0;
    %parti/s 7, 12, 5;
    %store/vec4 v0x55666d08f740_0, 0, 7;
    %load/vec4 v0x55666d08f820_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d08f100_0, 0, 1;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v0x55666d08f740_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_12.9, 4;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_12.11, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %add;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.12;
T_12.11 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_12.13, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %and;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.14;
T_12.13 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.15, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %or;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.17, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %xor;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.18;
T_12.17 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.19, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.20;
T_12.19 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.22;
T_12.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d08f450_0, 0, 32;
T_12.22 ;
T_12.20 ;
T_12.18 ;
T_12.16 ;
T_12.14 ;
T_12.12 ;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v0x55666d08f740_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55666d08f660_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.23, 8;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %sub;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d08f450_0, 0, 32;
T_12.24 ;
T_12.10 ;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_12.25, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %add;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %and;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.28;
T_12.27 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %or;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.30;
T_12.29 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.31, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %xor;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.34;
T_12.33 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_12.35, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d08f450_0, 0, 32;
T_12.36 ;
T_12.34 ;
T_12.32 ;
T_12.30 ;
T_12.28 ;
T_12.26 ;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_12.37, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %add;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.38;
T_12.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d08f450_0, 0, 32;
T_12.38 ;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_12.39, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %add;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.40;
T_12.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d08f450_0, 0, 32;
T_12.40 ;
    %jmp T_12.8;
T_12.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x55666d08f660_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.41, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %add;
    %store/vec4 v0x55666d08f450_0, 0, 32;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d08f450_0, 0, 32;
T_12.42 ;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_12.43, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %cmp/e;
    %jmp/0xz  T_12.45, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d08f100_0, 0, 1;
    %jmp T_12.46;
T_12.45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d08f100_0, 0, 1;
T_12.46 ;
    %jmp T_12.44;
T_12.43 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.47, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %cmp/e;
    %jmp/0xz  T_12.49, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d08f100_0, 0, 1;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d08f100_0, 0, 1;
T_12.50 ;
    %jmp T_12.48;
T_12.47 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.51, 4;
    %load/vec4 v0x55666d08f1e0_0;
    %load/vec4 v0x55666d08f2a0_0;
    %cmp/s;
    %jmp/0xz  T_12.53, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d08f100_0, 0, 1;
    %jmp T_12.54;
T_12.53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d08f100_0, 0, 1;
T_12.54 ;
    %jmp T_12.52;
T_12.51 ;
    %load/vec4 v0x55666d08f660_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_12.55, 4;
    %load/vec4 v0x55666d08f2a0_0;
    %load/vec4 v0x55666d08f1e0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_12.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d08f100_0, 0, 1;
    %jmp T_12.58;
T_12.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d08f100_0, 0, 1;
T_12.58 ;
    %jmp T_12.56;
T_12.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d08f100_0, 0, 1;
T_12.56 ;
T_12.52 ;
T_12.48 ;
T_12.44 ;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55666d094ba0;
T_13 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d095220_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55666d095110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55666d094ed0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.0, 9;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55666d095030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d094f90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55666d094ed0_0;
    %cmpi/u 1, 0, 2;
    %jmp/0xz  T_13.2, 5;
    %load/vec4 v0x55666d094ed0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55666d095030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d094f90_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55666d095030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55666d094f90_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55666d08fe50;
T_14 ;
    %wait E_0x55666d090120;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d090770_0, 0, 1;
    %load/vec4 v0x55666d090910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d0906d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d090830_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55666d0901a0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d090770_0, 0, 1;
    %load/vec4 v0x55666d090520_0;
    %load/vec4 v0x55666d090340_0;
    %load/vec4 v0x55666d090280_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d0906d0_0, 0, 1;
    %load/vec4 v0x55666d090340_0;
    %load/vec4 v0x55666d090280_0;
    %add;
    %store/vec4 v0x55666d090830_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d0906d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d090830_0, 0, 32;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55666d0901a0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d090770_0, 0, 1;
    %load/vec4 v0x55666d090520_0;
    %load/vec4 v0x55666d090430_0;
    %load/vec4 v0x55666d090280_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d0906d0_0, 0, 1;
    %load/vec4 v0x55666d090430_0;
    %load/vec4 v0x55666d090280_0;
    %add;
    %store/vec4 v0x55666d090830_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d0906d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d090830_0, 0, 32;
T_14.9 ;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x55666d0901a0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55666d090630_0;
    %and;
    %load/vec4 v0x55666d090520_0;
    %load/vec4 v0x55666d090340_0;
    %load/vec4 v0x55666d090280_0;
    %add;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d0906d0_0, 0, 1;
    %load/vec4 v0x55666d090340_0;
    %load/vec4 v0x55666d090280_0;
    %add;
    %store/vec4 v0x55666d090830_0, 0, 32;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x55666d0901a0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55666d090630_0;
    %nor/r;
    %and;
    %load/vec4 v0x55666d090520_0;
    %load/vec4 v0x55666d090340_0;
    %addi 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d0906d0_0, 0, 1;
    %load/vec4 v0x55666d090340_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55666d090830_0, 0, 32;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d0906d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d090830_0, 0, 32;
T_14.13 ;
T_14.11 ;
T_14.7 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55666d093680;
T_15 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d094810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55666d094310_0;
    %ix/getv 3, v0x55666d0943f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55666d094690, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55666d093680;
T_16 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d0948d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d0945b0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x55666d0945b0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55666d0945b0_0;
    %store/vec4a v0x55666d094690, 4, 0;
    %load/vec4 v0x55666d0945b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55666d0945b0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55666d0953c0;
T_17 ;
    %wait E_0x55666d093930;
    %load/vec4 v0x55666d095bf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55666d095bf0_0;
    %load/vec4 v0x55666d095700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55666d095800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55666d095a40_0, 0, 2;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55666d095bf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55666d095bf0_0;
    %load/vec4 v0x55666d095d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55666d095e70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55666d095a40_0, 0, 2;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55666d095bf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55666d095bf0_0;
    %load/vec4 v0x55666d0958c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55666d095980_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55666d095a40_0, 0, 2;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55666d095a40_0, 0, 2;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %load/vec4 v0x55666d095cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55666d095cb0_0;
    %load/vec4 v0x55666d095700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55666d095800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55666d095b50_0, 0, 2;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x55666d095cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55666d095cb0_0;
    %load/vec4 v0x55666d095d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55666d095e70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55666d095b50_0, 0, 2;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x55666d095cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55666d095cb0_0;
    %load/vec4 v0x55666d0958c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55666d095980_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55666d095b50_0, 0, 2;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55666d095b50_0, 0, 2;
T_17.11 ;
T_17.9 ;
T_17.7 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55666d04c310;
T_18 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d09ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09c9c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09ca90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55666d09dfc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55666d09dca0_0;
    %assign/vec4 v0x55666d09c9c0_0, 0;
    %load/vec4 v0x55666d09db60_0;
    %assign/vec4 v0x55666d09ca90_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55666d04c310;
T_19 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d09ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55666d09b980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09ba50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09baf0_0, 0;
T_19.0 ;
    %load/vec4 v0x55666d09dfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55666d09b980_0;
    %assign/vec4 v0x55666d09b980_0, 0;
    %load/vec4 v0x55666d09ba50_0;
    %assign/vec4 v0x55666d09ba50_0, 0;
    %load/vec4 v0x55666d09baf0_0;
    %assign/vec4 v0x55666d09baf0_0, 0;
T_19.2 ;
    %load/vec4 v0x55666d09ea80_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55666d09dfc0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55666d09b3b0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09c740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09c8f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55666d09c520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09c230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09c2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09c370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09bef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09be30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09bd20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09c0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09c5e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55666d09c680_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55666d09c830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09c410_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x55666d09e8e0_0;
    %assign/vec4 v0x55666d09c740_0, 0;
    %load/vec4 v0x55666d09e9b0_0;
    %assign/vec4 v0x55666d09c8f0_0, 0;
    %load/vec4 v0x55666d09c9c0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x55666d09c520_0, 0;
    %load/vec4 v0x55666d09e150_0;
    %assign/vec4 v0x55666d09c230_0, 0;
    %load/vec4 v0x55666d09e1f0_0;
    %assign/vec4 v0x55666d09c2d0_0, 0;
    %load/vec4 v0x55666d09e290_0;
    %assign/vec4 v0x55666d09c370_0, 0;
    %load/vec4 v0x55666d09dde0_0;
    %assign/vec4 v0x55666d09c190_0, 0;
    %load/vec4 v0x55666d09d980_0;
    %assign/vec4 v0x55666d09bef0_0, 0;
    %load/vec4 v0x55666d09d730_0;
    %assign/vec4 v0x55666d09be30_0, 0;
    %load/vec4 v0x55666d09c9c0_0;
    %assign/vec4 v0x55666d09bd20_0, 0;
    %load/vec4 v0x55666d09dc00_0;
    %assign/vec4 v0x55666d09c0a0_0, 0;
    %load/vec4 v0x55666d09ec50_0;
    %assign/vec4 v0x55666d09c5e0_0, 0;
    %load/vec4 v0x55666d09d080_0;
    %assign/vec4 v0x55666d09c680_0, 0;
    %load/vec4 v0x55666d09c9c0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x55666d09c830_0, 0;
    %load/vec4 v0x55666d09cea0_0;
    %assign/vec4 v0x55666d09b980_0, 0;
    %load/vec4 v0x55666d09eb20_0;
    %assign/vec4 v0x55666d09ba50_0, 0;
    %load/vec4 v0x55666d09cf90_0;
    %assign/vec4 v0x55666d09baf0_0, 0;
    %load/vec4 v0x55666d09ca90_0;
    %assign/vec4 v0x55666d09c410_0, 0;
T_19.5 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55666d04c310;
T_20 ;
    %wait E_0x55666d022340;
    %load/vec4 v0x55666d09e6b0_0;
    %store/vec4 v0x55666d09e5c0_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55666d04c310;
T_21 ;
    %wait E_0x55666d021d60;
    %load/vec4 v0x55666d09e360_0;
    %store/vec4 v0x55666d09dac0_0, 0, 2;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55666d04c310;
T_22 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d09ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09b1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09b3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09b2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09b550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09b5f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55666d09b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09b820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09b690_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55666d09df20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x55666d09c410_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55666d09b1e0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55666d09d8c0_0;
    %assign/vec4 v0x55666d09b1e0_0, 0;
T_22.3 ;
    %load/vec4 v0x55666d09d510_0;
    %assign/vec4 v0x55666d09b2c0_0, 0;
    %load/vec4 v0x55666d09c520_0;
    %assign/vec4 v0x55666d09b730_0, 0;
    %load/vec4 v0x55666d09c230_0;
    %assign/vec4 v0x55666d09b480_0, 0;
    %load/vec4 v0x55666d09c2d0_0;
    %assign/vec4 v0x55666d09b550_0, 0;
    %load/vec4 v0x55666d09c370_0;
    %assign/vec4 v0x55666d09b5f0_0, 0;
    %load/vec4 v0x55666d09c5e0_0;
    %assign/vec4 v0x55666d09b820_0, 0;
    %load/vec4 v0x55666d09dd40_0;
    %assign/vec4 v0x55666d09b3b0_0, 0;
    %load/vec4 v0x55666d09e0b0_0;
    %assign/vec4 v0x55666d09b690_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55666d04c310;
T_23 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d09ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09cc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55666d09cf90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09cd00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55666d09cdd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55666d09cea0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55666d09b550_0;
    %assign/vec4 v0x55666d09cc30_0, 0;
    %load/vec4 v0x55666d09b820_0;
    %assign/vec4 v0x55666d09cf90_0, 0;
    %load/vec4 v0x55666d09b1e0_0;
    %assign/vec4 v0x55666d09cd00_0, 0;
    %load/vec4 v0x55666d09e840_0;
    %assign/vec4 v0x55666d09cdd0_0, 0;
    %load/vec4 v0x55666d09b730_0;
    %assign/vec4 v0x55666d09cea0_0, 0;
    %load/vec4 v0x55666d09b3b0_0;
    %assign/vec4 v0x55666d09cb60_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55666cfc46e0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d09ed20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d09f010_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d09f100_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55666d09f010_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55666d09f010_0, 0, 1;
    %vpi_func 2 25 "$fopen" 32, "reginfo.txt", "w" {0 0 0};
    %store/vec4 v0x55666d09edc0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x55666cfc46e0;
T_25 ;
    %delay 5, 0;
    %load/vec4 v0x55666d09ed20_0;
    %inv;
    %store/vec4 v0x55666d09ed20_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55666cfc46e0;
T_26 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d09f100_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55666d09f100_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55666cfc46e0;
T_27 ;
    %wait E_0x55666d093a20;
    %load/vec4 v0x55666d09ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %vpi_call/w 2 42 "$display", "TOTAL CYCLE %d\012", v0x55666d09f100_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d09ee80_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x55666d09ee80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.3, 5;
    %vpi_call/w 2 45 "$display", "%d %x\012", v0x55666d09ee80_0, &A<v0x55666d09a0f0, v0x55666d09ee80_0 > {0 0 0};
    %load/vec4 v0x55666d09ee80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55666d09ee80_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %vpi_call/w 2 46 "$finish" {0 0 0};
T_27.0 ;
    %vpi_call/w 2 49 "$fdisplay", v0x55666d09edc0_0, "TOTAL CYCLE %d", v0x55666d09f100_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55666d09ee80_0, 0, 32;
T_27.4 ;
    %load/vec4 v0x55666d09ee80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.5, 5;
    %vpi_call/w 2 51 "$fdisplay", v0x55666d09edc0_0, "%d %x", v0x55666d09ee80_0, &A<v0x55666d09a0f0, v0x55666d09ee80_0 > {0 0 0};
    %load/vec4 v0x55666d09ee80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55666d09ee80_0, 0, 32;
    %jmp T_27.4;
T_27.5 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top.v";
    "./cpu.v";
    "Memory.v";
    "RegisterFile.v";
