#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec  1 17:45:52 2024
# Process ID: 26620
# Current directory: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1
# Command line: vivado -log u96v2_sbc_base_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96v2_sbc_base_wrapper.tcl
# Log file: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/u96v2_sbc_base_wrapper.vds
# Journal file: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source u96v2_sbc_base_wrapper.tcl -notrace
INFO: Dispatch client connection id - 41967
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2374.098 ; gain = 0.000 ; free physical = 664 ; free virtual = 11568
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2374.098 ; gain = 0.000 ; free physical = 602 ; free virtual = 11530
Command: synth_design -top u96v2_sbc_base_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26673
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2808.402 ; gain = 29.906 ; free physical = 267 ; free virtual = 10296
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_wrapper' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/imports/hdl/u96v2_sbc_base_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'u96v2_sbc_base' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:12388' bound to instance 'u96v2_sbc_base_i' of component 'u96v2_sbc_base' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/imports/hdl/u96v2_sbc_base_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:12420]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_PWM_w_Int_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_0_0_stub.vhdl:5' bound to instance 'PWM_w_Int_0' of component 'u96v2_sbc_base_PWM_w_Int_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:13918]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_PWM_w_Int_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_PWM_w_Int_1_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_1_0_stub.vhdl:5' bound to instance 'PWM_w_Int_1' of component 'u96v2_sbc_base_PWM_w_Int_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:13946]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_PWM_w_Int_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_PWM_w_Int_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_bram_ctrl_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'u96v2_sbc_base_axi_bram_ctrl_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:13974]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_bram_ctrl_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_bram_ctrl_0_0_stub.vhdl:62]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_blk_mem_gen_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'u96v2_sbc_base_blk_mem_gen_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14028]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_blk_mem_gen_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_blk_mem_gen_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_gpio_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'u96v2_sbc_base_axi_gpio_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14049]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_gpio_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_gpio_1_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'u96v2_sbc_base_axi_gpio_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14073]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_gpio_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_gpio_2_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_2_0_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'u96v2_sbc_base_axi_gpio_2_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14096]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_gpio_2_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_gpio_2_0_stub.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8408]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1X0CV42' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5641]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_9' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_9_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_9' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5932]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_9' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_9_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_9' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_9_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_9' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6011]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_9' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_9_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1X0CV42' (1#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5641]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD_0' (2#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8408]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8786]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1LR1DB3' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:99]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_m00_data_fifo_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_m00_data_fifo_0_stub.vhdl:5' bound to instance 'm00_data_fifo' of component 'u96v2_sbc_base_m00_data_fifo_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:470]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_m00_data_fifo_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_m00_data_fifo_0_stub.vhdl:91]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_m00_regslice_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_m00_regslice_0_stub.vhdl:5' bound to instance 'm00_regslice' of component 'u96v2_sbc_base_m00_regslice_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:553]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_m00_regslice_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_m00_regslice_0_stub.vhdl:91]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1LR1DB3' (3#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:99]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_4L2W2Y' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6152]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_us_df_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_0_stub.vhdl:5' bound to instance 'auto_us_df' of component 'u96v2_sbc_base_auto_us_df_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6487]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_us_df_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_0_stub.vhdl:83]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_s00_regslice_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_s00_regslice_0_stub.vhdl:5' bound to instance 's00_regslice' of component 'u96v2_sbc_base_s00_regslice_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6562]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_s00_regslice_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_s00_regslice_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_4L2W2Y' (4#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6152]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_14ER365' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6719]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_us_df_1' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_1_stub.vhdl:5' bound to instance 'auto_us_df' of component 'u96v2_sbc_base_auto_us_df_1' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7054]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_us_df_1' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_1_stub.vhdl:83]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_s01_regslice_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_s01_regslice_0_stub.vhdl:5' bound to instance 's01_regslice' of component 'u96v2_sbc_base_s01_regslice_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7129]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_s01_regslice_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_s01_regslice_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_14ER365' (5#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:6719]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1JZ41K5' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7286]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_us_df_2' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_2_stub.vhdl:5' bound to instance 'auto_us_df' of component 'u96v2_sbc_base_auto_us_df_2' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7621]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_us_df_2' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_2_stub.vhdl:83]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_s02_regslice_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_s02_regslice_0_stub.vhdl:5' bound to instance 's02_regslice' of component 'u96v2_sbc_base_s02_regslice_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7696]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_s02_regslice_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_s02_regslice_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1JZ41K5' (6#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7286]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_K54Y4I' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7853]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_us_df_3' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_3_stub.vhdl:5' bound to instance 'auto_us_df' of component 'u96v2_sbc_base_auto_us_df_3' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8188]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_us_df_3' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_us_df_3_stub.vhdl:83]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_s03_regslice_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_s03_regslice_0_stub.vhdl:5' bound to instance 's03_regslice' of component 'u96v2_sbc_base_s03_regslice_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8263]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_s03_regslice_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_s03_regslice_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_K54Y4I' (7#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:7853]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xbar_1' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'u96v2_sbc_base_xbar_1' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:9784]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_xbar_1' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_xbar_1_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD_0' (8#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:8786]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_intc_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_intc_0_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'u96v2_sbc_base_axi_intc_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14375]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_intc_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_intc_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0/synth/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0.v:60' bound to instance 'axi_intc_0_intr_1_interrupt_concat' of component 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14399]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0/synth/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (9#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0' (10#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0/synth/u96v2_sbc_base_axi_intc_0_intr_1_interrupt_concat_0.v:60]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_uart16550_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_0_0_stub.vhdl:5' bound to instance 'axi_uart16550_0' of component 'u96v2_sbc_base_axi_uart16550_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14435]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_uart16550_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_0_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_axi_uart16550_1_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_1_0_stub.vhdl:5' bound to instance 'axi_uart16550_1' of component 'u96v2_sbc_base_axi_uart16550_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14473]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_uart16550_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_axi_uart16550_1_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_clk_wiz_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'u96v2_sbc_base_clk_wiz_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14511]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_clk_wiz_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_clk_wiz_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_irq_const_tieoff_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_irq_const_tieoff_0/synth/u96v2_sbc_base_irq_const_tieoff_0.v:57' bound to instance 'irq_const_tieoff' of component 'u96v2_sbc_base_irq_const_tieoff_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14524]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_irq_const_tieoff_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_irq_const_tieoff_0/synth/u96v2_sbc_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (11#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_irq_const_tieoff_0' (12#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_irq_const_tieoff_0/synth/u96v2_sbc_base_irq_const_tieoff_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_lzw_fpga_1_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_lzw_fpga_1_0_stub.vhdl:5' bound to instance 'lzw_fpga_1' of component 'u96v2_sbc_base_lzw_fpga_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14528]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_lzw_fpga_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_lzw_fpga_1_0_stub.vhdl:171]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_0_1' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'u96v2_sbc_base_proc_sys_reset_0_1' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14691]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_0_1' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_1_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'u96v2_sbc_base_proc_sys_reset_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14704]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_2_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_2_0_stub.vhdl:5' bound to instance 'proc_sys_reset_2' of component 'u96v2_sbc_base_proc_sys_reset_2_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14717]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_2_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_2_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_3_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_3_0_stub.vhdl:5' bound to instance 'proc_sys_reset_3' of component 'u96v2_sbc_base_proc_sys_reset_3_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14730]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_3_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_3_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_4_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_4_0_stub.vhdl:5' bound to instance 'proc_sys_reset_4' of component 'u96v2_sbc_base_proc_sys_reset_4_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14743]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_4_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_4_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_5_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_5_0_stub.vhdl:5' bound to instance 'proc_sys_reset_5' of component 'u96v2_sbc_base_proc_sys_reset_5_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14756]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_5_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_5_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_6_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_6_0_stub.vhdl:5' bound to instance 'proc_sys_reset_6' of component 'u96v2_sbc_base_proc_sys_reset_6_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:14769]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_6_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_6_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_axi_interconnect_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10229]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_86WGDV' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:720]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_86WGDV' (13#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:720]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_17GM6DW' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:897]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1192]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1271]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_17GM6DW' (14#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:897]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1IL70U4' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1400]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_1' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_1' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1695]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_1' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_1' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_1' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1774]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_1' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1IL70U4' (15#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1400]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_JB6FA3' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1903]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_2' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_2_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_2' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2198]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_2' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_2_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_2' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_2' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2277]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_2' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_2_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_JB6FA3' (16#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:1903]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_WBPKFG' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2406]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_3' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_3_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_3' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2701]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_3' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_3_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_3' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_3' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2780]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_3' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_3_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_WBPKFG' (17#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2406]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1W5PO5N' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2909]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_4' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_4_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_4' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3204]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_4' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_4_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_4' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_4' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3283]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_4' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_4_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1W5PO5N' (18#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:2909]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1C7CVQB' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3414]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_5' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_5_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_5' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3711]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_5' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_5_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_5' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_5' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3790]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_5' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_5_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1C7CVQB' (19#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3414]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_CDODJ8' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3921]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_6' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_6_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_6' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4218]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_6' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_6_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_6' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_6_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_6' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4297]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_6' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_6_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_CDODJ8' (20#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:3921]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1LL3J2L' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4426]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_7' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_7_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_7' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4721]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_7' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_7_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_7' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_7_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_7' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4800]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_7' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_7_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1LL3J2L' (21#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4426]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_LTX8BU' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4929]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_ds_8' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_8_stub.vhdl:5' bound to instance 'auto_ds' of component 'u96v2_sbc_base_auto_ds_8' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5224]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_ds_8' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_ds_8_stub.vhdl:87]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_auto_pc_8' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_8_stub.vhdl:5' bound to instance 'auto_pc' of component 'u96v2_sbc_base_auto_pc_8' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5303]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_auto_pc_8' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_auto_pc_8_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_LTX8BU' (22#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:4929]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1PCWDC6' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5454]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1PCWDC6' (23#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:5454]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xbar_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'u96v2_sbc_base_xbar_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:11947]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_xbar_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_axi_interconnect_0_0' (24#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:10229]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_proc_sys_reset_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'u96v2_sbc_base_proc_sys_reset_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15040]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_proc_sys_reset_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_system_management_wiz_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_system_management_wiz_0_0_stub.vhdl:5' bound to instance 'system_management_wiz_0' of component 'u96v2_sbc_base_system_management_wiz_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15053]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_system_management_wiz_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_system_management_wiz_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlconcat_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlconcat_0_0/synth/u96v2_sbc_base_xlconcat_0_0.v:60' bound to instance 'xlconcat_0' of component 'u96v2_sbc_base_xlconcat_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15081]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlconcat_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlconcat_0_0/synth/u96v2_sbc_base_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 2 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 7 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat__parameterized0' (24#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlconcat_0_0' (25#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlconcat_0_0/synth/u96v2_sbc_base_xlconcat_0_0.v:60]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_0_0/synth/u96v2_sbc_base_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'u96v2_sbc_base_xlslice_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15091]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_0_0/synth/u96v2_sbc_base_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 29 - type: integer 
	Parameter DIN_TO bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (26#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_0_0' (27#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_0_0/synth/u96v2_sbc_base_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_1_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_1_0/synth/u96v2_sbc_base_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'u96v2_sbc_base_xlslice_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15096]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_1_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_1_0/synth/u96v2_sbc_base_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (27#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_1_0' (28#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_1_0/synth/u96v2_sbc_base_xlslice_1_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_2_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_2_0/synth/u96v2_sbc_base_xlslice_2_0.v:57' bound to instance 'xlslice_2' of component 'u96v2_sbc_base_xlslice_2_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15101]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_2_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_2_0/synth/u96v2_sbc_base_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (28#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_2_0' (29#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_2_0/synth/u96v2_sbc_base_xlslice_2_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_3_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_3_0/synth/u96v2_sbc_base_xlslice_3_0.v:57' bound to instance 'xlslice_3' of component 'u96v2_sbc_base_xlslice_3_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15106]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_3_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_3_0/synth/u96v2_sbc_base_xlslice_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 17 - type: integer 
	Parameter DIN_TO bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (29#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_3_0' (30#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_3_0/synth/u96v2_sbc_base_xlslice_3_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_4_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_4_0/synth/u96v2_sbc_base_xlslice_4_0.v:57' bound to instance 'xlslice_4' of component 'u96v2_sbc_base_xlslice_4_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15111]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_4_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_4_0/synth/u96v2_sbc_base_xlslice_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 13 - type: integer 
	Parameter DIN_TO bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (30#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_4_0' (31#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_4_0/synth/u96v2_sbc_base_xlslice_4_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_5_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_5_0/synth/u96v2_sbc_base_xlslice_5_0.v:57' bound to instance 'xlslice_5' of component 'u96v2_sbc_base_xlslice_5_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15116]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_5_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_5_0/synth/u96v2_sbc_base_xlslice_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 12 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (31#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_5_0' (32#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_5_0/synth/u96v2_sbc_base_xlslice_5_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_6_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_6_0/synth/u96v2_sbc_base_xlslice_6_0.v:57' bound to instance 'xlslice_6' of component 'u96v2_sbc_base_xlslice_6_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15121]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_6_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_6_0/synth/u96v2_sbc_base_xlslice_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (32#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_6_0' (33#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_6_0/synth/u96v2_sbc_base_xlslice_6_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_7_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_7_0/synth/u96v2_sbc_base_xlslice_7_0.v:57' bound to instance 'xlslice_7' of component 'u96v2_sbc_base_xlslice_7_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15126]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_7_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_7_0/synth/u96v2_sbc_base_xlslice_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 9 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (33#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_7_0' (34#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_7_0/synth/u96v2_sbc_base_xlslice_7_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_8_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_8_0/synth/u96v2_sbc_base_xlslice_8_0.v:57' bound to instance 'xlslice_8' of component 'u96v2_sbc_base_xlslice_8_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15131]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_8_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_8_0/synth/u96v2_sbc_base_xlslice_8_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' (34#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_8_0' (35#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_8_0/synth/u96v2_sbc_base_xlslice_8_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_xlslice_9_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_9_0/synth/u96v2_sbc_base_xlslice_9_0.v:57' bound to instance 'xlslice_9' of component 'u96v2_sbc_base_xlslice_9_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15136]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_base_xlslice_9_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_9_0/synth/u96v2_sbc_base_xlslice_9_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' (35#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_base_xlslice_9_0' (36#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xlslice_9_0/synth/u96v2_sbc_base_xlslice_9_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_base_zynq_ultra_ps_e_0_0' declared at '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'u96v2_sbc_base_zynq_ultra_ps_e_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:15141]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_base_zynq_ultra_ps_e_0_0' [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/.Xil/Vivado-26620-big08.seas.upenn.edu/realtime/u96v2_sbc_base_zynq_ultra_ps_e_0_0_stub.vhdl:143]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base' (37#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/synth/u96v2_sbc_base.vhd:12420]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_base_wrapper' (38#1) [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/sources_1/imports/hdl/u96v2_sbc_base_wrapper.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2895.309 ; gain = 116.812 ; free physical = 951 ; free virtual = 10829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2913.121 ; gain = 134.625 ; free physical = 958 ; free virtual = 10837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2913.121 ; gain = 134.625 ; free physical = 958 ; free virtual = 10837
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2913.121 ; gain = 0.000 ; free physical = 948 ; free virtual = 10826
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0/u96v2_sbc_base_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/zynq_ultra_ps_e_0'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/rst_ps8_0_100M'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0/u96v2_sbc_base_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0/u96v2_sbc_base_blk_mem_gen_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_0_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_0'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0/u96v2_sbc_base_axi_uart16550_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_uart16550_1'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0/u96v2_sbc_base_axi_gpio_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_0'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0/u96v2_sbc_base_axi_gpio_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_1'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0/u96v2_sbc_base_axi_gpio_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_gpio_2'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_0'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_0_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_0'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_1'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0/u96v2_sbc_base_PWM_w_Int_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/PWM_w_Int_1'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0/u96v2_sbc_base_system_management_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/system_management_wiz_0'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0/u96v2_sbc_base_axi_intc_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_intc_0'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0/u96v2_sbc_base_clk_wiz_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/clk_wiz_0'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1/u96v2_sbc_base_proc_sys_reset_0_1_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_0'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0/u96v2_sbc_base_proc_sys_reset_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_1'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0/u96v2_sbc_base_proc_sys_reset_2_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_2'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_3_0/u96v2_sbc_base_proc_sys_reset_0_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_3'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0/u96v2_sbc_base_proc_sys_reset_4_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_4'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0/u96v2_sbc_base_proc_sys_reset_5_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_5'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0/u96v2_sbc_base_proc_sys_reset_6_0_in_context.xdc] for cell 'u96v2_sbc_base_i/proc_sys_reset_6'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0/u96v2_sbc_base_xbar_0_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_0/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_0/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_1/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_2/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_3/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_3/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_4/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_4/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_5/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_6/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_6/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7/u96v2_sbc_base_auto_ds_7_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_7/u96v2_sbc_base_auto_pc_1_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_8/u96v2_sbc_base_auto_ds_5_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_8/u96v2_sbc_base_auto_pc_2_in_context.xdc] for cell 'u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_lzw_fpga_1_0/u96v2_sbc_base_lzw_fpga_1_0/u96v2_sbc_base_lzw_fpga_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/lzw_fpga_1'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_lzw_fpga_1_0/u96v2_sbc_base_lzw_fpga_1_0/u96v2_sbc_base_lzw_fpga_1_0_in_context.xdc] for cell 'u96v2_sbc_base_i/lzw_fpga_1'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9/u96v2_sbc_base_auto_ds_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9/u96v2_sbc_base_auto_pc_9_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_1/u96v2_sbc_base_xbar_1/u96v2_sbc_base_xbar_1_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_xbar_1/u96v2_sbc_base_xbar_1/u96v2_sbc_base_xbar_1_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s00_regslice_0/u96v2_sbc_base_s00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_0/u96v2_sbc_base_auto_us_df_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s01_regslice_0/u96v2_sbc_base_s00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_1/u96v2_sbc_base_auto_us_df_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s02_regslice_0/u96v2_sbc_base_s00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_2/u96v2_sbc_base_auto_us_df_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s03_regslice_0/u96v2_sbc_base_s00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_3/u96v2_sbc_base_auto_us_df_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0/u96v2_sbc_base_m00_data_fifo_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/u96v2_sbc_base/ip/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0/u96v2_sbc_base_m00_regslice_0_in_context.xdc] for cell 'u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice'
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/u96v2_sbc_base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/u96v2_sbc_base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2936.902 ; gain = 0.000 ; free physical = 846 ; free virtual = 10725
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2936.902 ; gain = 0.000 ; free physical = 846 ; free virtual = 10725
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u96v2_sbc_base_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '6.700' specified during out-of-context synthesis of instance 'u96v2_sbc_base_i/lzw_fpga_1' at clock pin 'ap_clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2939.871 ; gain = 161.375 ; free physical = 923 ; free virtual = 10803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2939.871 ; gain = 161.375 ; free physical = 923 ; free virtual = 10803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_uart16550_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_uart16550_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_gpio_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/PWM_w_Int_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/PWM_w_Int_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/system_management_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/xlslice_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/proc_sys_reset_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/lzw_fpga_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_M_AXI_HPM1_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s00_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s01_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/s02_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s02_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/s03_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/s03_couplers/auto_us_df. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_ic_zynq_ultra_ps_e_0_S_AXI_HP0_FPD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/axi_intc_0_intr_1_interrupt_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_base_i/irq_const_tieoff. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2939.871 ; gain = 161.375 ; free physical = 923 ; free virtual = 10803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2939.871 ; gain = 161.375 ; free physical = 924 ; free virtual = 10806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2939.871 ; gain = 161.375 ; free physical = 915 ; free virtual = 10803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 3378.332 ; gain = 599.836 ; free physical = 325 ; free virtual = 10213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 3380.332 ; gain = 601.836 ; free physical = 322 ; free virtual = 10210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3401.379 ; gain = 622.883 ; free physical = 320 ; free virtual = 10208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3407.316 ; gain = 628.820 ; free physical = 321 ; free virtual = 10209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3407.316 ; gain = 628.820 ; free physical = 321 ; free virtual = 10209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3407.316 ; gain = 628.820 ; free physical = 320 ; free virtual = 10208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3407.316 ; gain = 628.820 ; free physical = 320 ; free virtual = 10208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3407.316 ; gain = 628.820 ; free physical = 320 ; free virtual = 10208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3407.316 ; gain = 628.820 ; free physical = 319 ; free virtual = 10207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |u96v2_sbc_base_auto_ds_9                 |         1|
|2     |u96v2_sbc_base_auto_pc_9                 |         1|
|3     |u96v2_sbc_base_xbar_1                    |         1|
|4     |u96v2_sbc_base_m00_data_fifo_0           |         1|
|5     |u96v2_sbc_base_m00_regslice_0            |         1|
|6     |u96v2_sbc_base_auto_us_df_0              |         1|
|7     |u96v2_sbc_base_s00_regslice_0            |         1|
|8     |u96v2_sbc_base_auto_us_df_1              |         1|
|9     |u96v2_sbc_base_s01_regslice_0            |         1|
|10    |u96v2_sbc_base_auto_us_df_2              |         1|
|11    |u96v2_sbc_base_s02_regslice_0            |         1|
|12    |u96v2_sbc_base_auto_us_df_3              |         1|
|13    |u96v2_sbc_base_s03_regslice_0            |         1|
|14    |u96v2_sbc_base_xbar_0                    |         1|
|15    |u96v2_sbc_base_auto_ds_0                 |         1|
|16    |u96v2_sbc_base_auto_pc_0                 |         1|
|17    |u96v2_sbc_base_auto_ds_1                 |         1|
|18    |u96v2_sbc_base_auto_pc_1                 |         1|
|19    |u96v2_sbc_base_auto_ds_2                 |         1|
|20    |u96v2_sbc_base_auto_pc_2                 |         1|
|21    |u96v2_sbc_base_auto_ds_3                 |         1|
|22    |u96v2_sbc_base_auto_pc_3                 |         1|
|23    |u96v2_sbc_base_auto_ds_4                 |         1|
|24    |u96v2_sbc_base_auto_pc_4                 |         1|
|25    |u96v2_sbc_base_auto_ds_5                 |         1|
|26    |u96v2_sbc_base_auto_pc_5                 |         1|
|27    |u96v2_sbc_base_auto_ds_6                 |         1|
|28    |u96v2_sbc_base_auto_pc_6                 |         1|
|29    |u96v2_sbc_base_auto_ds_7                 |         1|
|30    |u96v2_sbc_base_auto_pc_7                 |         1|
|31    |u96v2_sbc_base_auto_ds_8                 |         1|
|32    |u96v2_sbc_base_auto_pc_8                 |         1|
|33    |u96v2_sbc_base_PWM_w_Int_0_0             |         1|
|34    |u96v2_sbc_base_PWM_w_Int_1_0             |         1|
|35    |u96v2_sbc_base_axi_bram_ctrl_0_0         |         1|
|36    |u96v2_sbc_base_blk_mem_gen_0_0           |         1|
|37    |u96v2_sbc_base_axi_gpio_0_0              |         1|
|38    |u96v2_sbc_base_axi_gpio_1_0              |         1|
|39    |u96v2_sbc_base_axi_gpio_2_0              |         1|
|40    |u96v2_sbc_base_axi_intc_0_0              |         1|
|41    |u96v2_sbc_base_axi_uart16550_0_0         |         1|
|42    |u96v2_sbc_base_axi_uart16550_1_0         |         1|
|43    |u96v2_sbc_base_clk_wiz_0_0               |         1|
|44    |u96v2_sbc_base_lzw_fpga_1_0              |         1|
|45    |u96v2_sbc_base_proc_sys_reset_0_1        |         1|
|46    |u96v2_sbc_base_proc_sys_reset_1_0        |         1|
|47    |u96v2_sbc_base_proc_sys_reset_2_0        |         1|
|48    |u96v2_sbc_base_proc_sys_reset_3_0        |         1|
|49    |u96v2_sbc_base_proc_sys_reset_4_0        |         1|
|50    |u96v2_sbc_base_proc_sys_reset_5_0        |         1|
|51    |u96v2_sbc_base_proc_sys_reset_6_0        |         1|
|52    |u96v2_sbc_base_proc_sys_reset_0_0        |         1|
|53    |u96v2_sbc_base_system_management_wiz_0_0 |         1|
|54    |u96v2_sbc_base_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |u96v2_sbc_base_PWM_w_Int_0_0_bbox             |     1|
|2     |u96v2_sbc_base_PWM_w_Int_1_0_bbox             |     1|
|3     |u96v2_sbc_base_auto_ds_0_bbox                 |     1|
|4     |u96v2_sbc_base_auto_ds_1_bbox                 |     1|
|5     |u96v2_sbc_base_auto_ds_2_bbox                 |     1|
|6     |u96v2_sbc_base_auto_ds_3_bbox                 |     1|
|7     |u96v2_sbc_base_auto_ds_4_bbox                 |     1|
|8     |u96v2_sbc_base_auto_ds_5_bbox                 |     1|
|9     |u96v2_sbc_base_auto_ds_6_bbox                 |     1|
|10    |u96v2_sbc_base_auto_ds_7_bbox                 |     1|
|11    |u96v2_sbc_base_auto_ds_8_bbox                 |     1|
|12    |u96v2_sbc_base_auto_ds_9_bbox                 |     1|
|13    |u96v2_sbc_base_auto_pc_0_bbox                 |     1|
|14    |u96v2_sbc_base_auto_pc_1_bbox                 |     1|
|15    |u96v2_sbc_base_auto_pc_2_bbox                 |     1|
|16    |u96v2_sbc_base_auto_pc_3_bbox                 |     1|
|17    |u96v2_sbc_base_auto_pc_4_bbox                 |     1|
|18    |u96v2_sbc_base_auto_pc_5_bbox                 |     1|
|19    |u96v2_sbc_base_auto_pc_6_bbox                 |     1|
|20    |u96v2_sbc_base_auto_pc_7_bbox                 |     1|
|21    |u96v2_sbc_base_auto_pc_8_bbox                 |     1|
|22    |u96v2_sbc_base_auto_pc_9_bbox                 |     1|
|23    |u96v2_sbc_base_auto_us_df_0_bbox              |     1|
|24    |u96v2_sbc_base_auto_us_df_1_bbox              |     1|
|25    |u96v2_sbc_base_auto_us_df_2_bbox              |     1|
|26    |u96v2_sbc_base_auto_us_df_3_bbox              |     1|
|27    |u96v2_sbc_base_axi_bram_ctrl_0_0_bbox         |     1|
|28    |u96v2_sbc_base_axi_gpio_0_0_bbox              |     1|
|29    |u96v2_sbc_base_axi_gpio_1_0_bbox              |     1|
|30    |u96v2_sbc_base_axi_gpio_2_0_bbox              |     1|
|31    |u96v2_sbc_base_axi_intc_0_0_bbox              |     1|
|32    |u96v2_sbc_base_axi_uart16550_0_0_bbox         |     1|
|33    |u96v2_sbc_base_axi_uart16550_1_0_bbox         |     1|
|34    |u96v2_sbc_base_blk_mem_gen_0_0_bbox           |     1|
|35    |u96v2_sbc_base_clk_wiz_0_0_bbox               |     1|
|36    |u96v2_sbc_base_lzw_fpga_1_0_bbox              |     1|
|37    |u96v2_sbc_base_m00_data_fifo_0_bbox           |     1|
|38    |u96v2_sbc_base_m00_regslice_0_bbox            |     1|
|39    |u96v2_sbc_base_proc_sys_reset_0_0_bbox        |     1|
|40    |u96v2_sbc_base_proc_sys_reset_0_1_bbox        |     1|
|41    |u96v2_sbc_base_proc_sys_reset_1_0_bbox        |     1|
|42    |u96v2_sbc_base_proc_sys_reset_2_0_bbox        |     1|
|43    |u96v2_sbc_base_proc_sys_reset_3_0_bbox        |     1|
|44    |u96v2_sbc_base_proc_sys_reset_4_0_bbox        |     1|
|45    |u96v2_sbc_base_proc_sys_reset_5_0_bbox        |     1|
|46    |u96v2_sbc_base_proc_sys_reset_6_0_bbox        |     1|
|47    |u96v2_sbc_base_s00_regslice_0_bbox            |     1|
|48    |u96v2_sbc_base_s01_regslice_0_bbox            |     1|
|49    |u96v2_sbc_base_s02_regslice_0_bbox            |     1|
|50    |u96v2_sbc_base_s03_regslice_0_bbox            |     1|
|51    |u96v2_sbc_base_system_management_wiz_0_0_bbox |     1|
|52    |u96v2_sbc_base_xbar_0_bbox                    |     1|
|53    |u96v2_sbc_base_xbar_1_bbox                    |     1|
|54    |u96v2_sbc_base_zynq_ultra_ps_e_0_0_bbox       |     1|
|55    |IBUF                                          |     5|
|56    |OBUF                                          |    40|
+------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3407.316 ; gain = 628.820 ; free physical = 319 ; free virtual = 10207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 3407.316 ; gain = 602.070 ; free physical = 355 ; free virtual = 10243
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3407.324 ; gain = 628.820 ; free physical = 355 ; free virtual = 10243
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3421.254 ; gain = 0.000 ; free physical = 426 ; free virtual = 10314
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.066 ; gain = 0.000 ; free physical = 366 ; free virtual = 10254
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:21 . Memory (MB): peak = 3447.066 ; gain = 1072.969 ; free physical = 479 ; free virtual = 10367
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/_x/link/vivado/vpl/prj/prj.runs/synth_1/u96v2_sbc_base_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Dec  1 17:47:47 2024...
