{
    "design_name": "bsg_cache_to_dram_ctrl_rx",
    "filelist": [
        "src/bsg_defines.v",
        "src/bsg_cache_to_dram_ctrl_rx.v",
        "src/bsg_fifo_1r1w_large.v",
        "src/bsg_circular_ptr.v",
        "src/bsg_two_fifo.v",
        "src/bsg_mem_1r1w.v",
        "src/bsg_mem_1r1w_synth.v",
        "src/bsg_fifo_1rw_large.v",
        "src/bsg_mem_1rw_sync.v",
        "src/bsg_mem_1rw_sync_synth.v",
        "src/bsg_clkgate_optional.v",
        "src/bsg_dff.v",
        "src/bsg_dff_en_bypass.v",
        "src/bsg_round_robin_n_to_1.v",
        "src/bsg_round_robin_arb.v",
        "src/bsg_crossbar_o_by_i.v",
        "src/bsg_mux_one_hot.v",
        "src/bsg_serial_in_parallel_out.v",
        "src/bsg_round_robin_2_to_2.v",
        "src/bsg_thermometer_count.v",
        "src/bsg_encode_one_hot.v",
        "src/bsg_fifo_tracker.v",
        "src/bsg_fifo_1r1w_small.v",
        "src/bsg_decode_with_v.v",
        "src/bsg_decode.v",
        "src/bsg_counter_clear_up.v",
        "src/bsg_fifo_1r1w_small_hardened.v",
        "src/bsg_fifo_1r1w_small_unhardened.v",
        "src/bsg_mem_1r1w_sync.v",
        "src/bsg_mem_1r1w_sync_synth.v",
        "src/bsg_dff_en.v"
    ],
    "include_path": [
        "src/"
    ],
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size small at a clock period (in num of FO4) = 30",
            "design_size": "small",
            "name": "bsg_cache_to_dram_ctrl_rx_small_clk_30_FO4",
            "parameters": [
                "num_dma_p=1",
                "dma_data_width_p=16",
                "dma_burst_len_p=4",
                "dram_ctrl_burst_len_p=4"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size small at a clock period (in num of FO4) = 40",
            "design_size": "small",
            "name": "bsg_cache_to_dram_ctrl_rx_small_clk_40_FO4",
            "parameters": [
                "num_dma_p=1",
                "dma_data_width_p=16",
                "dma_burst_len_p=4",
                "dram_ctrl_burst_len_p=4"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size small at a clock period (in num of FO4) = 50",
            "design_size": "small",
            "name": "bsg_cache_to_dram_ctrl_rx_small_clk_50_FO4",
            "parameters": [
                "num_dma_p=1",
                "dma_data_width_p=16",
                "dma_burst_len_p=4",
                "dram_ctrl_burst_len_p=4"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size small at a clock period (in num of FO4) = 60",
            "design_size": "small",
            "name": "bsg_cache_to_dram_ctrl_rx_small_clk_60_FO4",
            "parameters": [
                "num_dma_p=1",
                "dma_data_width_p=16",
                "dma_burst_len_p=4",
                "dram_ctrl_burst_len_p=4"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size small at a clock period (in num of FO4) = 70",
            "design_size": "small",
            "name": "bsg_cache_to_dram_ctrl_rx_small_clk_70_FO4",
            "parameters": [
                "num_dma_p=1",
                "dma_data_width_p=16",
                "dma_burst_len_p=4",
                "dram_ctrl_burst_len_p=4"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size small at a clock period (in num of FO4) = 80",
            "design_size": "small",
            "name": "bsg_cache_to_dram_ctrl_rx_small_clk_80_FO4",
            "parameters": [
                "num_dma_p=1",
                "dma_data_width_p=16",
                "dma_burst_len_p=4",
                "dram_ctrl_burst_len_p=4"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size small at a clock period (in num of FO4) = 90",
            "design_size": "small",
            "name": "bsg_cache_to_dram_ctrl_rx_small_clk_90_FO4",
            "parameters": [
                "num_dma_p=1",
                "dma_data_width_p=16",
                "dma_burst_len_p=4",
                "dram_ctrl_burst_len_p=4"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size small at a clock period (in num of FO4) = 100",
            "design_size": "small",
            "name": "bsg_cache_to_dram_ctrl_rx_small_clk_100_FO4",
            "parameters": [
                "num_dma_p=1",
                "dma_data_width_p=16",
                "dma_burst_len_p=4",
                "dram_ctrl_burst_len_p=4"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size medium at a clock period (in num of FO4) = 30",
            "design_size": "medium",
            "name": "bsg_cache_to_dram_ctrl_rx_medium_clk_30_FO4",
            "parameters": [
                "num_dma_p=4",
                "dma_data_width_p=32",
                "dma_burst_len_p=8",
                "dram_ctrl_burst_len_p=8"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size medium at a clock period (in num of FO4) = 40",
            "design_size": "medium",
            "name": "bsg_cache_to_dram_ctrl_rx_medium_clk_40_FO4",
            "parameters": [
                "num_dma_p=4",
                "dma_data_width_p=32",
                "dma_burst_len_p=8",
                "dram_ctrl_burst_len_p=8"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size medium at a clock period (in num of FO4) = 50",
            "design_size": "medium",
            "name": "bsg_cache_to_dram_ctrl_rx_medium_clk_50_FO4",
            "parameters": [
                "num_dma_p=4",
                "dma_data_width_p=32",
                "dma_burst_len_p=8",
                "dram_ctrl_burst_len_p=8"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size medium at a clock period (in num of FO4) = 60",
            "design_size": "medium",
            "name": "bsg_cache_to_dram_ctrl_rx_medium_clk_60_FO4",
            "parameters": [
                "num_dma_p=4",
                "dma_data_width_p=32",
                "dma_burst_len_p=8",
                "dram_ctrl_burst_len_p=8"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size medium at a clock period (in num of FO4) = 70",
            "design_size": "medium",
            "name": "bsg_cache_to_dram_ctrl_rx_medium_clk_70_FO4",
            "parameters": [
                "num_dma_p=4",
                "dma_data_width_p=32",
                "dma_burst_len_p=8",
                "dram_ctrl_burst_len_p=8"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size medium at a clock period (in num of FO4) = 80",
            "design_size": "medium",
            "name": "bsg_cache_to_dram_ctrl_rx_medium_clk_80_FO4",
            "parameters": [
                "num_dma_p=4",
                "dma_data_width_p=32",
                "dma_burst_len_p=8",
                "dram_ctrl_burst_len_p=8"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size medium at a clock period (in num of FO4) = 90",
            "design_size": "medium",
            "name": "bsg_cache_to_dram_ctrl_rx_medium_clk_90_FO4",
            "parameters": [
                "num_dma_p=4",
                "dma_data_width_p=32",
                "dma_burst_len_p=8",
                "dram_ctrl_burst_len_p=8"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk_i",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "cache to dram controller receiving side with size medium at a clock period (in num of FO4) = 100",
            "design_size": "medium",
            "name": "bsg_cache_to_dram_ctrl_rx_medium_clk_100_FO4",
            "parameters": [
                "num_dma_p=4",
                "dma_data_width_p=32",
                "dma_burst_len_p=8",
                "dram_ctrl_burst_len_p=8"
            ]
        }
    ]
}