Info: Starting: Create testbench Platform Designer system
Info: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys.ipx
Info: qsys-generate C:\Users\vrnan\FYP_Pathfinder\QuartusTest\dma_test\nio2_sys.qsys --testbench=SIMPLE --output-directory=C:\Users\vrnan\FYP_Pathfinder\QuartusTest\dma_test --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading dma_test/nio2_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding dma [altera_avalon_dma 18.1]
Progress: Parameterizing module dma
Progress: Adding dma_access_0 [dma_access 1.1]
Progress: Parameterizing module dma_access_0
Progress: Adding dma_access_2_0 [dma_access_2 1.2]
Progress: Parameterizing module dma_access_2_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding nios_custom_instr_floating_point_0 [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module nios_custom_instr_floating_point_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nio2_sys.dma: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nio2_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nio2_sys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nio2_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nio2_sys.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Users\vrnan\FYP_Pathfinder\QuartusTest\dma_test\nio2_sys\testbench\nio2_sys.ipx
Progress: Loading dma_test/dma_access_2_hw.tcl
Progress: Loading dma_test/dma_access_hw.tcl
Progress: Loading dma_test/nio2_sys.qsys
Info: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/* matched 70 files in 0.06 seconds
Info: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/*/* matched 649 files in 0.04 seconds
Info: C:\Users\vrnan\FYP_Pathfinder\QuartusTest\dma_test\nio2_sys\testbench\nio2_sys.ipx described 0 plugins, 3 paths, in 0.11 seconds
Progress: Loading testbench/nio2_sys_tb.qsys
Info: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/* matched 12 files in 0.11 seconds
Info: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/*/* matched 9 files in 0.00 seconds
Info: D:/.altera.quartus/ip/18.1/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0.08 seconds
Info: C:/intelfpga_lite/18.1/ip/**/* matched 139 files in 0.09 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/**/* matched 8 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.22 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.22 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: nio2_sys
Info: TB_Gen: System design is: nio2_sys
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property led_pio_external_connection EXPORT_OF
Info: get_instance_property led_pio CLASS_NAME
Info: get_instance_assignment led_pio testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property sdram_wire EXPORT_OF
Info: get_instance_property sdram CLASS_NAME
Info: get_instance_assignment sdram testbench.partner.map.wire
Info: get_instance_assignment sdram testbench.partner.map.wire
Info: get_instance_assignment sdram testbench.partner.map.wire
Info: get_instance_assignment sdram testbench.partner.my_partner.class
Info: get_instance_assignment sdram testbench.partner.my_partner.version
Info: get_instance_assignments sdram
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.CAS_LATENCY
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.CONTR_NAME
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.SDRAM_BANK_WIDTH
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.SDRAM_COL_WIDTH
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.SDRAM_DATA_WIDTH
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.SDRAM_NUM_CHIPSELECTS
Info: get_instance_assignment sdram testbench.partner.my_partner.parameter.SDRAM_ROW_WIDTH
Info: send_message Info TB_Gen: Interface 'sdram_wire' partner_name: 'sdram_my_partner'
Info: TB_Gen: Interface 'sdram_wire' partner_name: 'sdram_my_partner'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' sdram_wire.partner_intf: 'conduit'
Info: TB_Gen: Interface 'sdram_my_partner' sdram_wire.partner_intf: 'conduit'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_class: 'altera_sdram_partner_module'
Info: TB_Gen: Interface 'sdram_my_partner' partner_class: 'altera_sdram_partner_module'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_version: ''
Info: TB_Gen: Interface 'sdram_my_partner' partner_version: ''
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.CAS_LATENCY: '3'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.CAS_LATENCY: '3'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.CONTR_NAME: 'nio2_sys_sdram'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.CONTR_NAME: 'nio2_sys_sdram'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_COL_WIDTH: '8'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_COL_WIDTH: '8'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_DATA_WIDTH: '16'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_ROW_WIDTH: '12'
Info: TB_Gen: Interface 'sdram_my_partner' partner_param.SDRAM_ROW_WIDTH: '12'
Info: send_message Info TB_Gen: Interface 'sdram_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: TB_Gen: Interface 'sdram_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: get_instance_assignments sdram
Info: get_instance_interfaces sdram
Info: get_instance_interfaces sdram
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property led_pio_external_connection EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property sdram_wire EXPORT_OF
Info: get_instance_assignment sdram testbench.partner.map.clk
Info: get_instance_assignment sdram testbench.partner.map.clk
Info: get_instance_assignment sdram testbench.partner.map.clk
Info: get_instance_interface_property sdram clk CLASS_NAME
Info: get_instance_interface_parameter_value sdram clk clockRate
Info: get_instance_interface_property sdram clk CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property led_pio_external_connection EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property sdram_wire EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_interfaces clk_0
Info: get_instance_interface_property clk_0 clk CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_0 clk_reset CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_instance_interfaces clk_0
Info: get_instance_interface_property clk_0 clk CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in CLASS_NAME
Info: get_instance_interface_property clk_0 clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk_0 clk_reset CLASS_NAME
Info: get_instance_interface_parameter_value clk_0 clk clockRate
Info: send_message Info TB_Gen: Implicit assignment 'sdram_my_partner' partner_implicit_name: 'sdram_my_partner'
Info: TB_Gen: Implicit assignment 'sdram_my_partner' partner_implicit_name: 'sdram_my_partner'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_my_partner' partner_implicit_clks: 'clk'
Info: TB_Gen: Implicit assignment 'sdram_my_partner' partner_implicit_clks: 'clk'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: TB_Gen: Implicit assignment 'sdram_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_my_partner' clk.partner_implicit_clk_export: 'clk'
Info: TB_Gen: Implicit assignment 'sdram_my_partner' clk.partner_implicit_clk_export: 'clk'
Info: get_instance_property sdram CLASS_NAME
Info: send_message Info TB_Gen: Creating testbench system : nio2_sys_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : nio2_sys_tb with clock and reset BFMs
Info: create_system nio2_sys_tb
Info: add_instance nio2_sys_inst nio2_sys 
Info: set_use_testbench_naming_pattern true nio2_sys
Info: get_instance_interfaces nio2_sys_inst
Info: get_instance_interface_property nio2_sys_inst clk CLASS_NAME
Info: get_instance_interface_property nio2_sys_inst led_pio_external_connection CLASS_NAME
Info: get_instance_interface_property nio2_sys_inst reset CLASS_NAME
Info: get_instance_interface_property nio2_sys_inst sdram_wire CLASS_NAME
Info: get_instance_interface_property nio2_sys_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property nio2_sys_inst clk CLASS_NAME
Info: add_instance nio2_sys_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property nio2_sys_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nio2_sys_inst clk clockRate
Info: set_instance_parameter_value nio2_sys_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value nio2_sys_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property nio2_sys_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property nio2_sys_inst clk CLASS_NAME
Info: get_instance_interfaces nio2_sys_inst_clk_bfm
Info: get_instance_interface_property nio2_sys_inst_clk_bfm clk CLASS_NAME
Info: add_connection nio2_sys_inst_clk_bfm.clk nio2_sys_inst.clk
Info: get_instance_interface_property nio2_sys_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property nio2_sys_inst reset CLASS_NAME
Info: add_instance nio2_sys_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property nio2_sys_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports nio2_sys_inst reset
Info: get_instance_interface_port_property nio2_sys_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property nio2_sys_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value nio2_sys_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value nio2_sys_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property nio2_sys_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces nio2_sys_inst_reset_bfm
Info: get_instance_interface_property nio2_sys_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property nio2_sys_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property nio2_sys_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value nio2_sys_inst reset associatedClock
Info: get_instance_interfaces nio2_sys_inst_clk_bfm
Info: get_instance_interface_property nio2_sys_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: nio2_sys_inst_reset_bfm is not associated to any clock; connecting nio2_sys_inst_reset_bfm to 'nio2_sys_inst_clk_bfm.clk'
Warning: TB_Gen: nio2_sys_inst_reset_bfm is not associated to any clock; connecting nio2_sys_inst_reset_bfm to 'nio2_sys_inst_clk_bfm.clk'
Info: add_connection nio2_sys_inst_clk_bfm.clk nio2_sys_inst_reset_bfm.clk
Info: get_instance_interface_property nio2_sys_inst reset CLASS_NAME
Info: get_instance_interfaces nio2_sys_inst_reset_bfm
Info: get_instance_interface_property nio2_sys_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property nio2_sys_inst_reset_bfm reset CLASS_NAME
Info: add_connection nio2_sys_inst_reset_bfm.reset nio2_sys_inst.reset
Info: get_instance_interface_property nio2_sys_inst sdram_wire CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: sdram_wire
Info: TB_Gen: conduit_end (for partner module) found: sdram_wire
Info: add_instance sdram_my_partner altera_sdram_partner_module 
Info: set_instance_parameter_value sdram_my_partner CAS_LATENCY 3
Info: set_instance_parameter_value sdram_my_partner CONTR_NAME nio2_sys_sdram
Info: set_instance_parameter_value sdram_my_partner SDRAM_BANK_WIDTH 2
Info: set_instance_parameter_value sdram_my_partner SDRAM_COL_WIDTH 8
Info: set_instance_parameter_value sdram_my_partner SDRAM_DATA_WIDTH 16
Info: set_instance_parameter_value sdram_my_partner SDRAM_NUM_CHIPSELECTS 1
Info: set_instance_parameter_value sdram_my_partner SDRAM_ROW_WIDTH 12
Info: get_instance_interface_property nio2_sys_inst sdram_wire CLASS_NAME
Info: get_instance_interface_property sdram_my_partner conduit CLASS_NAME
Info: get_instance_interface_property nio2_sys_inst sdram_wire CLASS_NAME
Info: get_instance_interface_property sdram_my_partner conduit CLASS_NAME
Info: add_connection sdram_my_partner.conduit nio2_sys_inst.sdram_wire
Info: get_instance_interface_property sdram_my_partner clk CLASS_NAME
Info: get_instance_interface_property nio2_sys_inst clk CLASS_NAME
Info: get_instance_interface_property sdram_my_partner clk CLASS_NAME
Info: get_instance_interfaces nio2_sys_inst_clk_bfm
Info: get_instance_interface_property nio2_sys_inst_clk_bfm clk CLASS_NAME
Info: add_connection nio2_sys_inst_clk_bfm.clk sdram_my_partner.clk
Info: send_message Info TB_Gen: Saving testbench system: nio2_sys_tb.qsys
Info: TB_Gen: Saving testbench system: nio2_sys_tb.qsys
Info: save_system nio2_sys_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb.qsys
Info: Done
Info: qsys-generate C:\Users\vrnan\FYP_Pathfinder\QuartusTest\dma_test\nio2_sys.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=SIMPLE --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Users\vrnan\FYP_Pathfinder\QuartusTest\dma_test\nio2_sys\testbench\nio2_sys_tb\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading testbench/nio2_sys_tb.qsys
Progress: Reading input file
Progress: Adding nio2_sys_inst [nio2_sys 1.0]
Progress: Parameterizing module nio2_sys_inst
Progress: Adding nio2_sys_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module nio2_sys_inst_clk_bfm
Progress: Adding nio2_sys_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module nio2_sys_inst_reset_bfm
Progress: Adding sdram_my_partner [altera_sdram_partner_module 11.0]
Progress: Parameterizing module sdram_my_partner
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nio2_sys_tb.nio2_sys_inst.dma: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nio2_sys_tb.nio2_sys_inst.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nio2_sys_tb.nio2_sys_inst.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nio2_sys_tb.nio2_sys_inst.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nio2_sys_tb.nio2_sys_inst.sysid: Time stamp will be automatically updated when this component is generated.
Info: nio2_sys_tb.nio2_sys_inst_clk_bfm: Elaborate: altera_clock_source
Info: nio2_sys_tb.nio2_sys_inst_clk_bfm:            $Revision: #1 $
Info: nio2_sys_tb.nio2_sys_inst_clk_bfm:            $Date: 2018/07/18 $
Info: nio2_sys_tb.nio2_sys_inst_reset_bfm: Elaborate: altera_reset_source
Info: nio2_sys_tb.nio2_sys_inst_reset_bfm:            $Revision: #1 $
Info: nio2_sys_tb.nio2_sys_inst_reset_bfm:            $Date: 2018/07/18 $
Info: nio2_sys_tb.nio2_sys_inst_reset_bfm: Reset is negatively asserted.
Warning: nio2_sys_tb.nio2_sys_inst: nio2_sys_inst.led_pio_external_connection must be exported, or connected to a matching conduit.
Info: nio2_sys_tb: Generating nio2_sys_tb "nio2_sys_tb" for SIM_VERILOG
Warning: nio2_sys_inst: "No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: nio2_sys_inst: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: nio2_sys_inst: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: nio2_sys_inst: "nio2_sys_tb" instantiated nio2_sys "nio2_sys_inst"
Info: nio2_sys_inst_clk_bfm: "nio2_sys_tb" instantiated altera_avalon_clock_source "nio2_sys_inst_clk_bfm"
Info: nio2_sys_inst_reset_bfm: "nio2_sys_tb" instantiated altera_avalon_reset_source "nio2_sys_inst_reset_bfm"
Info: Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/verbosity_pkg.sv
Info: sdram_my_partner: Starting RTL generation for partner module 'altera_sdram_partner_module'
Info: sdram_my_partner:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/ -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_sdram_partner_module -- C:/intelfpga_lite/18.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module//em_altera_sodimm.pl --output_dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0139_sopcgen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --language=verilog --sdram_data_width=16 --sdram_bank_width=2 --sdram_col_width=8 --sdram_row_width=12 --sdram_num_chipselects=1 --module_name=altera_sdram_partner_module --cas_latency=3]
Info: sdram_my_partner: # 2024.06.18 11:40:40 (*) Starting SDRAM Simulation Partner Module generation
Info: sdram_my_partner: Done RTL generation for module 'altera_sdram_partner_module'
Info: sdram_my_partner: "nio2_sys_tb" instantiated altera_sdram_partner_module "sdram_my_partner"
Info: cpu: "nio2_sys_inst" instantiated altera_nios2_gen2 "cpu"
Info: dma: softresetEnable = 1
Info: dma: Starting RTL generation for module 'nio2_sys_dma'
Info: dma:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=nio2_sys_dma --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0140_dma_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0140_dma_gen//nio2_sys_dma_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0140_dma_gen/  ]
Info: dma: # 2024.06.18 11:40:42 (*)   nio2_sys_dma: allowing these transactions: word, hw, byte_access
Info: dma: Done RTL generation for module 'nio2_sys_dma'
Info: dma: "nio2_sys_inst" instantiated altera_avalon_dma "dma"
Info: dma_access_0: "nio2_sys_inst" instantiated dma_access "dma_access_0"
Info: jtag_uart: Starting RTL generation for module 'nio2_sys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nio2_sys_jtag_uart --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0142_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0142_jtag_uart_gen//nio2_sys_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0142_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'nio2_sys_jtag_uart'
Info: jtag_uart: "nio2_sys_inst" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'nio2_sys_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nio2_sys_led_pio --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0143_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0143_led_pio_gen//nio2_sys_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0143_led_pio_gen/  ]
Info: led_pio: Done RTL generation for module 'nio2_sys_led_pio'
Info: led_pio: "nio2_sys_inst" instantiated altera_avalon_pio "led_pio"
Info: nios_custom_instr_floating_point_0: "nio2_sys_inst" instantiated altera_nios_custom_instr_floating_point "nios_custom_instr_floating_point_0"
Info: sdram: Starting RTL generation for module 'nio2_sys_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nio2_sys_sdram --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0144_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0144_sdram_gen//nio2_sys_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0144_sdram_gen/  ]
Info: sdram: Done RTL generation for module 'nio2_sys_sdram'
Info: sdram: "nio2_sys_inst" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sys_clk_timer: Starting RTL generation for module 'nio2_sys_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nio2_sys_sys_clk_timer --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0145_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0145_sys_clk_timer_gen//nio2_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0145_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'nio2_sys_sys_clk_timer'
Info: sys_clk_timer: "nio2_sys_inst" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "nio2_sys_inst" instantiated altera_avalon_sysid_qsys "sysid"
Info: cpu_custom_instruction_master_translator: "nio2_sys_inst" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info: cpu_custom_instruction_master_multi_xconnect: "nio2_sys_inst" instantiated altera_customins_xconnect "cpu_custom_instruction_master_multi_xconnect"
Info: cpu_custom_instruction_master_multi_slave_translator0: "nio2_sys_inst" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nio2_sys_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nio2_sys_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nio2_sys_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nio2_sys_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nio2_sys_cpu_cpu --dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0152_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0152_cpu_gen//nio2_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0152_cpu_gen/  ]
Info: cpu: # 2024.06.18 11:41:11 (*) Starting Nios II generation
Info: cpu: # 2024.06.18 11:41:11 (*)   Checking for plaintext license.
Info: cpu: # 2024.06.18 11:41:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.06.18 11:41:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.06.18 11:41:12 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.06.18 11:41:12 (*)   Plaintext license not found.
Info: cpu: # 2024.06.18 11:41:12 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.06.18 11:41:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.06.18 11:41:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.06.18 11:41:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.06.18 11:41:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.06.18 11:41:13 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.18 11:41:13 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.18 11:41:13 (*)     Testbench
Info: cpu: # 2024.06.18 11:41:13 (*)     Instruction decoding
Info: cpu: # 2024.06.18 11:41:13 (*)       Instruction fields
Info: cpu: # 2024.06.18 11:41:13 (*)       Instruction decodes
Info: cpu: # 2024.06.18 11:41:14 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.06.18 11:41:14 (*)       Instruction controls
Info: cpu: # 2024.06.18 11:41:14 (*)     Pipeline frontend
Info: cpu: # 2024.06.18 11:41:14 (*)     Pipeline backend
Info: cpu: # 2024.06.18 11:41:16 (*)   Creating 'C:/Users/vrnan/AppData/Local/Temp/alt9892_6359306656869556457.dir/0152_cpu_gen//nio2_sys_cpu_cpu_nios2_waves.do'
Info: cpu: # 2024.06.18 11:41:16 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.18 11:41:18 (*)   Creating encrypted RTL
Info: cpu: # 2024.06.18 11:41:18 (*)   Creating IP functional simulation model
Info: cpu: # 2024.06.18 11:41:40 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nio2_sys_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/nio2_sys_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: nio2_sys_tb: Done "nio2_sys_tb" with 52 modules, 94 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\Users\vrnan\FYP_Pathfinder\QuartusTest\dma_test\nio2_sys_tb.spd --output-directory=C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\vrnan\FYP_Pathfinder\QuartusTest\dma_test\nio2_sys_tb.spd --output-directory=C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	50 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/vrnan/FYP_Pathfinder/QuartusTest/dma_test/nio2_sys/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
