# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BCD2.srcs/sources_1/new/designsource.vhd" \
"../../../../BCD2.srcs/sim_1/new/tb_my_BCD_Converter.vhd" \

# Do not sort compile order
nosort
