[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS84620RUQR production of TEXAS INSTRUMENTS from the text:50556065707580859095100\n0 1 2 3 4 5 6\nOutput Current (A)Efficiency (%)\nPVIN = VIN = 5 V\nPVIN = VIN = 12 VVOUT =  3.3 V\nfSW =  630 kHz\nVOUTPVIN\nVIN\nTPS84620\nSENSE+\nVADJ\nAGND\nPGNDCOUT\nRSETVOUTCINVIN\nUDG-10021PWRGD\nSTSELRT/CLK\nINH/UVLO\nSS/TR\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheendofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nTPS84620 4.5-Vto14.5-V Input, 6-ASynchronous Buck, Integrated Power Solution\n11FEATURES\n1•Complete Integrated Power Solution Allows\nSmall Footprint, Low-Profile Design\n•Efficiencies UpTo96%\n•Wide-Output Voltage Adjust\n1.2Vto5.5V,with 1%Reference Accuracy\n•Optional Split Power Railallows\nInput Voltage Down to1.7V\n•Adjustable Switching Frequency\n(480 kHzto780kHz)\n•Synchronizes toanExternal Clock\n•Adjustable Slow Start\n•Output Voltage Sequencing /Tracking\n•Power Good Output\n•Programmable Undervoltage Lockout (UVLO)\n•Output Overcurrent Protection\n•Over Temperature Protection\n•Pre-bias Output Start-up\n•Operating Temperature Range: –40°Cto+85°C\n•Enhanced Thermal Performance: 13°C/W\n•Meets EN55022 Class BEmissions\n•ForDesign Help Including SwitcherPro ™visit\nhttp://www.ti.com/tps84620\n2APPLICATIONS\n•Broadband andCommunications Infrastructure\n•Automated Test andMedical Equipment\n•Compact PCI/PCIExpress /PXIExpress\n•DSP andFPGA Point ofLoad Applications\n•High Density Distributed Power Systems3DESCRIPTION\nThe TPS84620RUQ isaneasy-to-use integrated\npower solution thatcombines a6-ADC/DC converter\nwith power MOSFETs, aninductor, andpassives into\nalow profile, BQFN package. This total power\nsolution allows asfewas3external components and\neliminates theloop compensation andmagnetics part\nselection process.\nThe 9×15×2.8mm BQFN package iseasy tosolder\nonto aprinted circuit board and allows acompact\npoint-of-load design with greater than 90% efficiency\nand excellent power dissipation with athermal\nimpedance of13°C/W junction toambient. The\ndevice delivers thefull6-A rated output current at\n85°Cambient temperature without airflow.\nThe TPS84620 offers theflexibility and thefeature-\nsetofadiscrete point-of-load design andisideal for\npowering performance DSPs and FPGAs. Advanced\npackaging technology afford arobust and reliable\npower solution compatible with standard QFN\nmounting andtesting techniques.\nSIMPLIFIED APPLICATION\n2TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedTable 1.ORDERING INFORMATION\nForthemost current package andordering information, seethePackage Option Addendum attheendofthisdatasheet, orsee\ntheTIwebsite atwww.ti.com.\n(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under recommended operating\nconditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) See thetemperature derating curves intheTypical Characteristics section forthermal information.\n(3) Forsoldering specifications, refer totheSoldering Requirements forBQFN Packages application note.\n(4) Devices with adate code prior toweek 142018 (1814) have apeak reflow case temperature of240°Cwith amaximum ofonereflow.4Specifications\n4.1 ABSOLUTE MAXIMUM RATINGS(1)\nover operating temperature range (unless otherwise noted)\nVALUE UNIT\nInput VoltageVIN –0.3to16 V\nPVIN –0.3to16 V\nINH/UVLO –0.3to6 V\nVADJ –0.3to3 V\nPWRGD –0.3to6 V\nSS/TR –0.3to3 V\nSTSEL –0.3to3 V\nRT/CLK –0.3to6 V\nOutput VoltagePH –1to20 V\nPH10-ns Transient –3to20 V\nVDIFF(GND toexposed thermal pad) –0.2to0.2 V\nSource CurrentRT/CLK ±100 µA\nPH Current Limit A\nSink CurrentPH Current Limit A\nPVIN Current Limit A\nPWRGD –0.1to5 mA\nOperating Junction Temperature –40to125(2)°C\nStorage Temperature –65to150 °C\nPeak Reflow Case Temperature(3)(4)245 °C\nMaximum Number ofReflows Allowed(3)(4)3\nMechanical Shock Mil-STD-883D, Method 2002.3, 1msec, 1/2sine, mounted 1500 G\nMechanical Vibration Mil-STD-883D, Method 2007.2, 20-2000Hz 20\n3TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport (SPRA953 ).\n(2) Thejunction-to-ambient thermal resistance under natural convection isobtained inasimulation onaJEDEC-standard, high-K board, as\nspecified inJESD51-7, inanenvironment described inJESD51-2a.\n(3) Thejunction-to-case (top) thermal resistance isobtained bysimulating acold plate testonthepackage top.Nospecific JEDEC-\nstandard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\n(4) Thejunction-to-board thermal resistance isobtained bysimulating inanenvironment with aringcold plate fixture tocontrol thePCB\ntemperature, asdescribed inJESD51-8.\n(5) Thejunction-to-top characterization parameter, ψJT,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data forobtaining RθJA,using aprocedure described inJESD51-2a (sections 6and7).\n(6) Thejunction-to-board characterization parameter, ψJB,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data forobtaining RθJA,using aprocedure described inJESD51-2a (sections 6and7).\n(7) Thejunction-to-case (bottom) thermal resistance isobtained bysimulating acold plate testontheexposed (power) pad. Nospecific\nJEDEC standard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\nSpacer4.2 THERMAL INFORMATION\nTHERMAL METRIC(1)LMZ31506H\nUNITS RUQ47\n47PINS\nθJA Junction-to-ambient thermal resistance(2)13\n°C/WθJCtop Junction-to-case (top) thermal resistance(3)9\nθJB Junction-to-board thermal resistance(4)6\nψJT Junction-to-top characterization parameter(5)2.5\nψJB Junction-to-board characterization parameter(6)5\nθJCbot Junction-to-case (bottom) thermal resistance(7)3.8\n4.3 PACKAGE SPECIFICATIONS\nTPS84620 UNIT\nWeight 1.26 grams\nFlammability Meets UL94V-O\nMTBF Calculated reliability PerBellcore TR-332, 50% stress, TA=40°C,ground benign 33.9 MHrs\n4TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated(1) Theminimum PVIN voltage is1.7V or(VOUT+0.5V) ,whichever isgreater. VINmust begreater than 4.5V.\n(2) Thestated limit oftheset-point voltage tolerance includes thetolerance ofboth theinternal voltage reference andtheinternal\nadjustment resistor. Theoverall output voltage tolerance willbeaffected bythetolerance oftheexternal RSETresistor.\n(3) This control pinhasaninternal pullup. Ifthispinisleftopen circuit, thedevice operates when input power isapplied. Asmall low-\nleakage (<300nA)MOSFET isrecommended forcontrol. See theapplication section forfurther guidance.4.4 ELECTRICAL CHARACTERISTICS\nover -40°Cto85°Cfree-air temperature, PVIN =VIN=12V,VOUT=1.8V,IOUT=6A,\nCIN1=2x22µFceramic, CIN2=68µFpoly-tantalum, COUT1 =4x47µFceramic (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIOUT Output current TA=85°C,natural convection 0 6 A\nVIN Input bias voltage range Over IOUTrange 4.5 14.5 V\nPVIN Input switching voltage range Over IOUTrange 1.7(1)14.5 V\nUVLO VINUndervoltage lockoutVIN=increasing 4.0 4.5\nV\nVIN=decreasing 3.5 3.85\nVOUT(adj) Output voltage adjust range Over IOUTrange 1.2 5.5 V\nVOUTSet-point voltage tolerance TA=25°C,IOUT=0A ±1.0%(2)\nTemperature variation -40°C≤TA≤+85°C,IOUT=0A ±0.3%\nLine regulation Over PVIN range, TA=25°C,IOUT=0A ±0.1%\nLoad regulation Over IOUTrange, TA=25°C ±0.1%\nTotal output voltage variation Includes set-point, line, load, andtemperature variation ±1.5%(2)\nη EfficiencyPVIN =VIN=12V\nIO=3AVOUT=5V,fSW=780kHz 93%\nVOUT=3.3V, fSW=630kHz 90%\nVOUT=2.5V, fSW=530kHz 89%\nVOUT=1.8V, fSW=480kHz 87%\nVOUT=1.5V, fSW=480kHz 85%\nVOUT=1.2V, fSW=480kHz 83%\nPVIN =VIN=5V\nIO=3AVOUT=3.3V, fSW=630kHz 94%\nVOUT=2.5V, fSW=530kHz 92%\nVOUT=1.8V, fSW=480kHz 90%\nVOUT=1.5V, fSW=480kHz 88%\nVOUT=1.2V, fSW=480kHz 86%\nOutput voltage ripple 20MHz bandwith 30 mV PP\nILIM Overcurrent threshold 11 A\nTransient response 1.0A/µsload step from 50to100% IOUT(max)Recovery time 80 µs\nVOUT\nover/undershoot60 mV\nVINH-HInhibit ControlInhibit High Voltage 1.30 Open(3)\nV\nVINH-L Inhibit Low Voltage –0.3 1.05\nINHInput current INH<1.1V -1.15 μA\nINHHysteresis current INH>1.26 V -3.4 μA\nII(stby) Input standby current INHpintoAGND 2 4 µA\nPower\nGoodPWRGD ThresholdsVOUTrisingGood 94%\nFault 109%\nVOUTfallingFault 91%\nGood 106%\nPWRGD Low Voltage I(PWRGD) =2mA 0.3 V\nfSW Switching frequency Over VINandIOUTranges, RT/CLK pinOPEN 400 480 560 kHz\nfCLK Synchronization frequency\nCLK Control480 780 kHz\nVCLK-H CLK High-Level Threshold 2.0 5.5 V\nVCLK-L CLK Low-Level Threshold 0.8 V\nDCLK CLK Duty cycle 20% 80%\nThermal ShutdownThermal shutdown 160 175 °C\nThermal shutdown hysteresis 10 °C\n5TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedELECTRICAL CHARACTERISTICS (continued)\nover -40°Cto85°Cfree-air temperature, PVIN =VIN=12V,VOUT=1.8V,IOUT=6A,\nCIN1=2x22µFceramic, CIN2=68µFpoly-tantalum, COUT1 =4x47µFceramic (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(4) Aminimum of100µFofpolymer tantalum and/or ceramic external capacitance isrequired across theinput (VIN andPVIN connected)\nforproper operation. Locate thecapacitor close tothedevice. See Table 7formore details. When operating with split VINandPVIN\nrails, place 4.7µFofceramic capacitance directly attheVINpin.\n(5) Theamount ofrequired output capacitance varies depending ontheoutput voltage (see Table 5).Theamount ofrequired capacitance\nmust include atleast 1x47µFceramic capacitor. Locate thecapacitance close tothedevice. Adding additional capacitance close tothe\nload improves theresponse oftheregulator toload transients. See Table 5andTable 7more details.CIN External input capacitanceCeramic 44(4)\nµF\nNon-ceramic 68(4)\nCOUT External output capacitanceCeramic 47(5)200 1500\nµF\nNon-ceramic 220(5)5000\nEquivalent series resistance (ESR) 35 mΩ\nPWRGD \nVIN \nPVIN \nPGND PH \nVOUT \nRT/CLK \nAGND VADJ INH/UVLO \nSTSEL SS/TR VSENSE+\nTPS84620 PWRGD \nLogic \n++\nVREF Comp Power \nStage \nand \nControl \nLogic Thermal Shutdown \nShutdown \nLogic \nOCP VIN \nUVLO \nOSC w/PLL \n6TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated5DEVICE INFORMATION\nFUNCTIONAL BLOCK DIAGRAM\n7TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedTable 2.PINDESCRIPTIONS\nTERMINAL\nDESCRIPTION\nNAME NO.\nAGND1\nZero VDC reference fortheanalog control circuitry. Connect AGND toPGND atasingle point. Connect near\ntheoutput capacitors.2\n34\n45\nINH/UVLO8 Inhibit andUVLO adjust pin.Use anopen drain oropen collector output logic tocontrol theINHfunction. A\nresistor divider between thispin,AGND andVINadjusts theUVLO voltage. Tieboth pins together when\nusing thiscontrol. 9\nDNC3\nDonotconnect. These pins must remain isolated from oneanother. Donotconnect these pins toAGND or\ntoanyvoltage. These pins must besoldered toisolated pads.4\n5\n15\n16\n18\n19\n20\n22\n23\n30\n31\n32\nPGND36\nCommon ground connection forthePVIN, VIN, andVOUT power connections. 37\n38\nPH10\nPhase switch node. These pins should beconnected byasmall copper island under thedevice forthermal\nrelief. Donotplace anyexternal component onthispinortieittoapinofanother function.11\n12\n13\n14\n17\n46\nPWRGD 33 Power good fault pin.Asserts lowiftheoutput voltage islow. Apull-up resistor isrequired.\nPVIN39\nInput switching voltage. thispinsupplies voltage thepower switches oftheconverter. 40\n41\nRT/CLK 35This pinautomatically selects between RTmode andCLK mode. Anexternal timing resistor adjusts the\nswitching frequency ofthedevice. InCLK mode, thedevice synchronizes toanexternal clock.\nSENSE+ 44Remote sense connection. Connect thispintoVOUT attheload forimproved regulation. This pinmust be\nconnected toVOUT attheload, oratthedevice pins.\nSS/TR 6Slow-start andtracking pin.Connecting anexternal capacitor tothispinadjusts theoutput voltage risetime.\nAvoltage applied tothispinallows fortracking andsequencing control.\nSTSEL 7Slow-start ortrack feature select. Connect thispintoAGND toenable theinternal SScapacitor with aSS\ninterval ofapproximately 1.1ms.Leave thispinopen toenable theTRfeature.\nVADJ 43 Connecting aresistor between thispinandAGND sets theoutput voltage.\nVIN 42 Input bias voltage pin.Supplies thecontrol circuitry ofthepower converter.\n47\nVOUT45\nAGND16 17 18 19 20 21 2223242526272829303132333435363738394041424344 AGND\nDNCAGND\nAGND DNC\nDNC\nSS/TR\nSTSEL\nINH/UVLO\nPHPH\nPH\nPH\nPHINH/UVLORT/CLK\nDNCDNC\nDNCVOUT\nVOUT\nVOUT\nVOUT\nVOUT\nVOUTDNCDNCPWRGDPGNDPGNDPGNDPVIN PVINPVINVINVADJSENSE+\n46\nPH1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\nPH\nVOUT\nDNCDNCDNCDNCDNC\n8TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedTable 2.PINDESCRIPTIONS (continued)\nTERMINAL\nDESCRIPTION\nNAME NO.\nVOUT21\nOutput voltage. Connect output capacitors between these pins andPGND.24\n25\n26\n27\n28\n29\n47\nRUQ PACKAGE\n47PIN\nTOP VIEW\n1000 10000 100000 400000−40−30−20−10010203040\n−120−90−60−300306090120\nFrequency (Hz)Gain (dB)\nPhase (°)\nGain\nPhasePVIN = 12 V\nVIN = 12 V\n00.511.522.533.54\n1 2 3 4 5 6\nOutput Current (A)Power Dissipation (W)VOUT = 5.0 V, f SW = 780 kHz\nVOUT = 3.3 V, f SW = 630 kHz\nVOUT = 2.5 V, f SW = 530 kHz\nVOUT = 1.8 V, f SW = 480 kHz\nVOUT = 1.2 V, f SW = 480 kHz\nPVIN = 12\nVIN = 12\n2030405060708090\n1 2 3 4 5 6\nOutput Current (A)Ambient Temperature (°C)\nNatural Convection Over All Output Voltages\n50556065707580859095100\n0 1 2 3 4 5 6\nOutput Current (A)Efficiency (%)\nVOUT = 5.0 V, f SW = 780 kHz\nVOUT = 3.3 V, f SW = 630 kHz\nVOUT = 2.5 V, f SW = 530 kHz\nVOUT = 1.8 V, f SW = 480 kHz\nVOUT = 1.2 V, f SW = 480 kHzPVIN = 12 V\nVIN = 12 V\n020406080100\n0 1 2 3 4 5 6\nOutput Current (A)Voltage Output Ripple, Vpp (mV)VOUT = 5.0 V, f SW = 780 kHz\nVOUT = 3.3 V, f SW = 630 kHz\nVOUT = 2.5 V, f SW = 530 kHz\nVOUT = 1.8 V, f SW = 480 kHz\nVOUT = 1.2 V, f SW = 480 kHz\nPVIN = 12 V\nVIN = 12 V\n9TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated(1) Theelectrical characteristic data hasbeen developed from actual products tested at25°C.This data isconsidered typical forthe\nconverter. Applies toFigure 1,Figure 2,andFigure 3.\n(2) Thetemperature derating curves represent theconditions atwhich internal components areatorbelow themanufacturer \'smaximum\noperating temperatures. Derating limits apply todevices soldered directly toa100mm×100mmdouble-sided PCB with 1oz.copper.\nApplies toFigure 4.6TYPICAL CHARACTERISTICS (PVIN =VIN=12V)(1)(2)\nFigure 1.Efficiency vs.Output Current Figure 2.Voltage Ripple vs.Output Current\nFigure 3.Power Dissipation vs.Output CurrentFigure 4.Safe Operating Area\nFigure 5.VOUT=1.2 V,IOUT=3A,COUT1=47µFceramic, COUT2=330µFPOSCAP, fSW=480 kHz\n1000 10000 100000 400000−40−30−20−10010203040\n−120−90−60−300306090120\nFrequency (Hz)Gain (dB)\nPhase (°)\nGain\nPhasePVIN = 5 V\nVIN = 5 V\n00.511.522.533.54\n1 2 3 4 5 6\nOutput Current (A)Power Dissipation (W)VOUT = 3.3 V, f SW = 630 kHz\nVOUT = 2.5 V, f SW = 530 kHz\nVOUT = 1.8 V, f SW = 480 kHz\nVOUT = 1.2 V, f SW = 480 kHz\nPVIN = 5 V\nVIN = 5 V\n2030405060708090\n1 2 3 4 5 6\nOutput Current (A)Ambient Temperature (°C)\nNatural Convection Over All Output Voltages\n50556065707580859095100\n0 1 2 3 4 5 6\nOutput Current (A)Efficiency (%)\nVOUT = 3.3 V, f SW = 630 kHz\nVOUT = 2.5 V, f SW = 530 kHz\nVOUT = 1.8 V, f SW = 480 kHz\nVOUT = 1.2 V, f SW = 480 kHzPVIN = 5 V\nVIN = 5 V\n020406080100\n0 1 2 3 4 5 6\nOutput Current (A)Voltage Output Ripple, Vpp (mV)VOUT = 3.3 V, f SW = 630 kHz\nVOUT = 2.5 V, f SW = 530 kHz\nVOUT = 1.8 V, f SW = 480 kHz\nVOUT = 1.2 V, f SW = 480 kHz\nPVIN = 5 V\nVIN = 5 V\n10TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated(1) Theelectrical characteristic data hasbeen developed from actual products tested at25°C.This data isconsidered typical forthe\nconverter. Applies toFigure 6,Figure 7,andFigure 8.\n(2) Thetemperature derating curves represent theconditions atwhich internal components areatorbelow themanufacturer \'smaximum\noperating temperatures. Derating limits apply todevices soldered directly toa100mm×100mmdouble-sided PCB with 1oz.copper.\nApplies toFigure 9.7TYPICAL CHARACTERISTICS (PVIN =VIN=5V)(1)(2)\nFigure 6.Efficiency vs.Output Current Figure 7.Voltage Ripple vs.Output Current\nFigure 8.Power Dissipation vs.Output Current Figure 9.Safe Operating Area\nFigure 10.VOUT=1.2 V,IOUT=3A,COUT1=47µFceramic, COUT2=330µFPOSCAP, fSW=480 kHz\n2030405060708090\n1 2 3 4 5 6\nOutput Current (A)Ambient Temperature (°C)\nNatural Convection VOUT < 5 V\n1000 10000 100000 400000−40−30−20−10010203040\n−120−90−60−300306090120\nFrequency (Hz)Gain (dB)\nPhase (°)\nGain\nPhasePVIN = 12 V\nVIN = 5 V\n00.511.522.533.54\n1 2 3 4 5 6\nOutput Current (A)Power Dissipation (W)VOUT = 5.0 V, f SW = 780 kHz\nVOUT = 3.3 V, f SW = 630 kHz\nVOUT = 2.5 V, f SW = 530 kHz\nVOUT = 1.8 V, f SW = 480 kHz\nVOUT = 1.2 V, f SW = 480 kHz\nPVIN = 12 V\nVIN = 5 V\n2030405060708090\n1 2 3 4 5 6\nOutput Current (A)Ambient Temperature (°C)\n100 LFM\nNatural Convection VOUT = 5 V\n50556065707580859095100\n0 1 2 3 4 5 6\nOutput Current (A)Efficiency (%)\nVOUT = 5.0 V, f SW = 780 kHz\nVOUT = 3.3 V, f SW = 630 kHz\nVOUT = 2.5 V, f SW = 530 kHz\nVOUT = 1.8 V, f SW = 480 kHz\nVOUT = 1.2 V, f SW = 480 kHzPVIN = 12 V\nVIN = 5 V\n020406080100\n0 1 2 3 4 5 6\nOutput Current (A)Voltage Output Ripple, Vpp (mV)VOUT = 5.0 V, f SW = 780 kHz\nVOUT = 3.3 V, f SW = 630 kHz\nVOUT = 2.5 V, f SW = 530 kHz\nVOUT = 1.8 V, f SW = 480 kHz\nVOUT = 1.2 V, f SW = 480 kHz\nPVIN = 12 V\nVIN = 5 V\n11TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated(1) Theelectrical characteristic data hasbeen developed from actual products tested at25°C.This data isconsidered typical forthe\nconverter. Applies toFigure 11,Figure 12,andFigure 13.\n(2) Thetemperature derating curves represent theconditions atwhich internal components areatorbelow themanufacturer \'smaximum\noperating temperatures. Derating limits apply todevices soldered directly toa100mm×100mmdouble-sided PCB with 1oz.copper.\nApplies toFigure 14andFigure 15.8TYPICAL CHARACTERISTICS (PVIN =12V,VIN=5V)(1)(2)\nFigure 11.Efficiency vs.Output Current Figure 12.Voltage Ripple vs.Output Current\nFigure 13.Power Dissipation vs.Output Current Figure 14.Safe Operating Area\nFigure 15.Safe Operating AreaFigure 16.VOUT=1.2 V,IOUT=3A,COUT1=47µFceramic,\nCOUT2=330µFPOSCAP, fSW=480 kHz\n/c40 /c41 /c61 /c87\n/c230 /c246/c230 /c246/c45 /c231 /c247/c231 /c247/c232 /c248/c232 /c248SET\nOUT1.43R k\nV10.8\n12TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9APPLICATION INFORMATION\n9.1 ADJUSTING THE OUTPUT VOLTAGE\nTheVADJ control sets theoutput voltage oftheTPS84620. Theoutput voltage adjustment range isfrom 1.2V to\n5.5V. The adjustment method requires theaddition ofRSET,which sets theoutput voltage, theconnection of\nSENSE+ toVOUT, and insome cases RRTwhich sets theswitching frequency. The RSETresistor must be\nconnected directly between theVADJ (pin43)andAGND (pin45).TheSENSE+ pin(pin44)must beconnected\ntoVOUT either attheload forimproved regulation oratVOUT ofthedevice. TheRRTresistor must beconnected\ndirectly between theRT/CLK (pin35)andAGND (pin34).\nTable 3gives thestandard external RSETresistor foranumber ofcommon busvoltages, along with therequired\nRRTresistor forthatoutput voltage.\nTable 3.Standard RSETResistor Values forCommon Output Voltages\nRESISTORS OUTPUT VOLTAGE VOUT(V)\n1.2 1.5 1.8 2.5 3.3 5.0\nRSET(kΩ) 2.87 1.62 1.13 0.665 0.453 0.267\nRRT(kΩ) open open open 1000 332 165\nForother output voltages, thevalue oftherequired resistor caneither becalculated using thefollowing formula,\norsimply selected from therange ofvalues given inTable 4.\n(1)\nTable 4.Standard RSETResistor Values\nVOUT(V) RSET(kΩ) RRT(kΩ) fSW(kHz) VOUT(V) RSET(kΩ) RRT(kΩ) fSW(kHz)\n1.2 2.87 open 480 3.4 0.442 332 630\n1.3 2.26 open 480 3.5 0.422 332 630\n1.4 1.91 open 480 3.6 0.402 332 630\n1.5 1.62 open 480 3.7 0.392 332 630\n1.6 1.43 open 480 3.8 0.374 249 680\n1.7 1.27 open 480 3.9 0.365 249 680\n1.8 1.13 open 480 4.0 0.357 249 680\n1.9 1.02 open 480 4.1 0.348 249 680\n2.0 0.953 open 480 4.2 0.332 196 730\n2.1 0.866 open 480 4.3 0.324 196 730\n2.2 0.806 open 480 4.4 0.316 196 730\n2.3 0.750 open 480 4.5 0.309 196 730\n2.4 0.715 open 480 4.6 0.301 196 730\n2.5 0.665 open 480 4.7 0.294 196 730\n2.6 0.634 1000 530 4.8 0.287 165 780\n2.7 0.604 1000 530 4.9 0.280 165 780\n2.8 0.562 1000 530 5.0 0.267 165 780\n2.9 0.536 1000 530 5.1 0.267 165 780\n3.0 0.511 499 580 5.2 0.261 165 780\n3.1 0.499 499 580 5.3 0.255 165 780\n3.2 0.475 499 580 5.4 0.249 165 780\n3.3 0.453 332 630 5.5 0.243 165 780\n13TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.2 CAPACITOR RECOMMENDATIONS FOR THE TPS84620 POWER SUPPLY\n9.2.1 Capacitor Technologies\n9.2.1.1 Electrolytic, Polymer-Electrolytic Capacitors\nWhen using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended.\nPolymer-electrolytic type capacitors arerecommended forapplications where theambient operating temperature\nisless than 0°C.The Sanyo OS-CON capacitor series issuggested duetothelower ESR, higher rated surge,\npower dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide\nadequate decoupling over thefrequency range of2kHzto150kHz, andaresuitable when ambient temperatures\nareabove 0°C.\n9.2.1.2 Ceramic Capacitors\nThe performance ofaluminum electrolytic capacitors isless effective than ceramic capacitors above 150 kHz.\nMultilayer ceramic capacitors have alowESR and aresonant frequency higher than thebandwidth ofthe\nregulator. They canbeused toreduce thereflected ripple current attheinput aswell asimprove thetransient\nresponse oftheoutput.\n9.2.1.3 Tantalum, Polymer-Tantalum Capacitors\nPolymer-tantalum type capacitors arerecommended forapplications where theambient operating temperature is\nless than 0°C.TheSanyo POSCAP series andKemet T530 capacitor series arerecommended rather than many\nother tantalum types duetotheir lower ESR, higher rated surge, power dissipation, ripple current capability, and\nsmall package size. Tantalum capacitors thathave nostated ESR orsurge current rating arenotrecommended\nforpower applications.\n9.2.2 Input Capacitor\nTheTPS84620 requires aminimum input capacitance of100μFofceramic and/or polymer-tantalum capacitors.\nThe ripple current rating ofthecapacitor must beatleast 450 mArms. Table 7includes apreferred listof\ncapacitors byvendor.\n9.2.3 Output Capacitor\nThe required output capacitance isdetermined bytheoutput voltage oftheTPS84620. See Table 5forthe\namount ofrequired capacitance. The required output capacitance can becomprised ofeither allceramic\ncapacitors, oracombination ofceramic and bulk capacitors. The required output capacitance must include at\nleast 1x47µFceramic capacitor. When adding additional non-ceramic bulk capacitors, low-ESR devices likethe\nones recommended inTable 7arerequired. The required capacitance above theminimum isdetermined by\nactual transient deviation requirements. See Table 6fortypical transient response values forseveral output\nvoltage, input voltage andcapacitance combinations. Table 7includes apreferred listofcapacitors byvendor.\n(1) Minimum required must include atleast one47µFceramic capacitor.Table 5.Required Output Capacitance\nVOUTRANGE (V)\nMINIMUM REQUIRED COUT(µF)\nMIN MAX\n1.2 <3.0 200(1)\n3.0 <4.0 100(1)\n4.0 5.5 47µFceramic\n14TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedTable 6.Output Voltage Transient Response\nCIN1=2x22µFCERAMIC, CIN2=68µFPOSCAP, LOAD STEP =3A,1A/µs\nVOUT(V) PVIN(V) COUT1 Ceramic COUT2 BULKVOLTAGE\nDEVIATION (mV)PEAK-PEAK (mV)RECOVERY TIME\n(µs)\n1.23.34x47µF None 73 137 70\n1x47µF 330µF 50 90 75\n54x47µF None 63 117 70\n1x47µF 330µF 45 85 75\n124x47µF None 45 109 70\n1x47µF 330µF 35 70 75\n1.53.34x47µF None 80 160 80\n1x47µF 220µF 65 130 70\n54x47µF None 60 115 80\n1x47µF 220µF 60 120 70\n124x47µF None 45 98 80\n1x47µF 220µF 50 100 70\n1.83.34x47µF None 90 180 80\n1x47µF 220µF 72 142 110\n54x47µF None 80 160 80\n1x47µF 220µF 67 132 110\n124x47µF None 60 120 80\n1x47µF 220µF 60 119 110\n2.53.34x47µF None 108 214 75\n1x47µF 100µF 93 186 110\n54x47µF None 100 200 75\n1x47µF 100µF 92 180 110\n124x47µF None 88 174 75\n1x47µF 100µF 80 157 110\n3.352x47µF None 160 320 100\n1x47µF 100µF 110 220 100\n122x47µF None 140 280 100\n1x47µF 100µF 100 200 100\n5.051x47µF None 200 400 100\n1x47µF 100µF 150 300 130\n121x47µF None 180 360 100\n1x47µF 100µF 150 300 130\n15TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated(1) Capacitor Supplier Verification\nPlease verify availability ofcapacitors identified inthistable.\nRoHS, Lead-free andMaterial Details\nPlease consult capacitor suppliers regarding material composition, RoHS status, lead-free status, andmanufacturing process\nrequirements.\n(2) Maximum ESR @100kHz, 25°C.Table 7.Recommended Input/Output Capacitors(1)\nVENDOR SERIES PART NUMBERCAPACITOR CHARACTERISTICS\nWORKING\nVOLTAGE\n(V)CAPACITANCE\n(µF)ESR(2)\n(mΩ)\nMurata X5R GRM32ER61E226K 16 22 2\nTDK X5R C3225X5R0J476K 6.3 47 2\nMurata X5R GRM32ER60J476M 6.3 47 2\nSanyo POSCAP 16TQC68M 16 68 50\nKemet T520 T520V107M010ASE025 10 100 25\nSanyo POSCAP 6TPE100MI 6.3 100 25\nSanyo POSCAP 2R5TPE220M7 2.5 220 7\nKemet T530 T530D227M006ATE006 6.3 220 6\nKemet T530 T530D337M006ATE010 6.3 330 10\nSanyo POSCAP 2TPF330M6 2.0 330 6\nSanyo POSCAP 6TPE330MFL 6.3 330 15\n16TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.3 Transient Response\nFigure 17.PVIN =12V, VOUT =1.2V, 3ALoad StepFigure 18.PVIN =5V,VOUT =1.2V, 3ALoad Step\nFigure 19.PVIN =12V, VOUT =1.8V, 3ALoad Step Figure 20.PVIN =5V,VOUT =1.8V, 3ALoad Step\n17TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedTransient Response (continued)\nFigure 21.PVIN =12V, VOUT =2.5V, 3ALoad Step Figure 22.PVIN =5V,VOUT =2.5V, 3ALoad Step\nFigure 23.PVIN =12V, VOUT =3.3V, 3ALoad Step Figure 24.PVIN =5V,VOUT =3.3V, 3ALoad Step\nTPS84620\nPWRGD\nSENSE+\nVOUTVIN\nPVIN\nINH/UVLO\nRT/CLKCIN1\n47/c109F\nVADJSS/TR\nSTSEL AGND PGNDCIN2\n68/c109F\nRSET\n453 /c87RRT\n332 k /c87VIN/ PVIN\n4.5 V to 14.5 V\n+\nUDG-10129COUT1\n47/c109FCOUT2\n100 /c109FVOUT\n3.3 V\n+\nTPS84620\nPWRGD\nSENSE+\nVOUTVIN\nPVIN\nINH/UVLO\nRT/CLKCIN1\n47/c109F\nVADJSS/TR\nSTSEL AGND PGNDCIN2\n68/c109F\nRSET\n1.13 k /c87+\nUDG-10130COUT1\n47/c109FCOUT2\n220 /c109FVOUT\n1.8 V\n+VIN/ PVIN\n4.5 V to 14.5 V\n18TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.4 Application Schematics\nFigure 25.Typical Schematic\nPVIN =VIN=4.5Vto14.5 V,VOUT =1.8V\nFigure 26.Typical Schematic\nPVIN =VIN=4.5Vto14.5 V,VOUT =3.3V\nTPS84620\nPWRGD\nSENSE+\nVOUTVIN\nPVIN\nINH/UVLO\nRT/CLKCIN1\n47/c109F\nVADJSS/TR\nSTSEL AGND PGNDCIN2\n68/c109F\nRSET\n2.87 k /c87VIN\n4.5 V to 14.5 V\n+\nUDG-10131COUT1\n47/c109FCOUT2\n330 /c109FVOUT\n1.2 V\n+CIN3\n4.7/c109F\nPVIN\n3.3 V\n19TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedApplication Schematics (continued)\nFigure 27.Typical Schematic\nPVIN =3.3V,VIN=4.5Vto14.5 V,VOUT =1.2V\n9.5 VINandPVIN Input Voltage\nThe TPS84620 allows foravariety ofapplications byusing theVINandPVIN pins together orseparately. The\nVINvoltage supplies theinternal control circuits ofthedevice. ThePVIN voltage provides theinput voltage tothe\npower converter system.\nIftiedtogether, theinput voltage fortheVINpinandthePVIN pincanrange from 4.5Vto14.5 V.Ifusing the\nVIN pinseparately from thePVIN pin,theVIN pinmust bebetween 4.5Vand 14.5 V,and thePVIN pincan\nrange from aslowas1.7Vto14.5 V.Avoltage divider connected totheINH/UVLO pincanadjust theeither\ninput voltage UVLO appropriately. See theProgrammable Undervoltage Lockout (UVLO) section ofthis\ndatasheet formore information.\n9.6 Power Good (PWRGD)\nThePWRGD pinisanopen drain output. Once thevoltage ontheSENSE+ pinisbetween 94% and106% ofthe\nsetvoltage, thePWRGD pinpull-down isreleased andthepinfloats. Therecommended pull-up resistor value is\nbetween 10kΩand100kΩtoavoltage source thatis5.5Vorless. ThePWRGD pinisinadefined state once\nVIN isgreater than 1.0V,butwith reduced current sinking capability. The PWRGD pinachieves fullcurrent\nsinking capability once theVINpinisabove 4.5V. ThePWRGD pinispulled lowwhen thevoltage onSENSE+ is\nlower than 91% orgreater than 109% ofthenominal setvoltage. Also, thePWRGD pinispulled lowiftheinput\nUVLO orthermal shutdown isasserted, theINHpinispulled low, ortheSS/TR pinisbelow 1.4V.\n20TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.7 Power-Up Characteristics\nWhen configured asshown inthefront page schematic, theTPS84620 produces aregulated output voltage\nfollowing theapplication ofavalid input voltage. During thepower-up, internal soft-start circuitry slows therate\nthat theoutput voltage rises, thereby limiting theamount ofin-rush current that canbedrawn from theinput\nsource. The soft-start circuitry introduces ashort time delay from thepoint that avalid input voltage is\nrecognized. Figure 28shows thestart-up waveforms foraTPS84620, operating from a5-Vinput (PVIN=VIN)\nandwith theoutput voltage adjusted to1.8V.Figure 29shows thestart-up waveforms foraTPS84620 starting\nupintoapre-biased output voltage. Thewaveforms were measured with a3-Aconstant current load.\nFigure 28.Start-Up WaveformsFigure 29.Start-up intoPre-bias\n9.8 Pre-Biased Start-Up\nThe TPS84620 has been designed toprevent discharging apre-biased output. During monotonic pre-biased\nstartup, theTPS84620 does notallow current tosink until theSS/TR pinvoltage ishigher than 1.4V.\n9.9 Remote Sense\nTheSENSE+ pinmust beconnected toVOUTattheload, oratthedevice pins.\nConnecting theSENSE+ pintoVOUTattheload improves theload regulation performance ofthedevice by\nallowing ittocompensate foranyI-Rvoltage drop between itsoutput pins andtheload. AnI-Rdrop iscaused by\nthehigh output current flowing through thesmall amount ofpinandtrace resistance. This should belimited toa\nmaximum of300mV.\nNOTE\nTheremote sense feature isnotdesigned tocompensate fortheforward drop ofnonlinear\norfrequency dependent components that may beplaced inseries with theconverter\noutput. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When\nthese components areenclosed bytheSENSE+ connection, they areeffectively placed\ninside theregulation control loop, which canadversely affect thestability oftheregulator.\nINH/UVLOTPS84620\nSTSEL AGND\nUDG-10081Q1\nINH\nControl\n21TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.10 Output On/Off Inhibit (INH)\nThe INH pinprovides electrical on/off control ofthedevice. Once theINH pinvoltage exceeds thethreshold\nvoltage, thedevice starts operation. IftheINH pinvoltage ispulled below thethreshold voltage, theregulator\nstops switching andenters lowquiescent current state.\nTheINHpinhasaninternal pull-up current source, allowing theuser tofloat theINHpinforenabling thedevice.\nIfanapplication requires controlling theINH pin,useanopen drain/collector device, orasuitable logic gate to\ninterface with thepin.\nFigure 30shows thetypical application oftheinhibit function. The Inhibit control hasitsown internal pull-up to\nVINpotential. Anopen-collector oropen-drain device isrecommended tocontrol thisinput.\nTurning Q1onapplies alowvoltage totheinhibit control (INH) pinanddisables theoutput ofthesupply, shown\ninFigure 31.IfQ1isturned off,thesupply executes asoft-start power-up sequence, asshown inFigure 32.A\nregulated output voltage isproduced within 10ms.The waveforms were measured with a3-Aconstant current\nload.\nFigure 30.Typical Inhibit Control\n22TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedOutput On/Off Inhibit (INH) (continued)\nFigure 31.Inhibit Turn-OffFigure 32.Inhibit Turn-On\nSS/TRTPS84620\nSTSEL AGND\nUDG-10082CSS\n(Optional)\n23TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.11 Slow Start (SS/TR)\nConnecting theSTSEL pintoAGND andleaving SS/TR pinopen enables theinternal SScapacitor with aslow\nstart interval ofapproximately 1.1ms.Adding additional capacitance between theSSpinandAGND increases\ntheslow start time. Table 8shows anadditional SScapacitor connected totheSS/TR pinandtheSTSEL pin\nconnected toAGND. See Table 8below forSScapacitor values andtiming interval.\nFigure 33.Slow-Start Capacitor (CSS)andSTSEL Connection\nTable 8.Slow-Start Capacitor Values andSlow-Start Time\nCSS(pF) open 2200 4700 10000 15000 22000 25000\nSSTime (msec) 1.1 1.9 2.8 4.6 6.4 8.8 9.8\n9.12 Overcurrent Protection\nForprotection against load faults, theTPS84620 uses current limiting. The device isprotected from overcurrent\nconditions bycycle-by-cycle current limiting. During anovercurrent condition theoutput current islimited andthe\noutput voltage isreduced, asshown inFigure 34.When theovercurrent condition isremoved, theoutput voltage\nreturns totheestablished voltage, asshown inFigure 35.\nFigure 34.Overcurrent LimitingFigure 35.Removal ofOvercurrent Condition\nTPS84620\nAGNDRT/CLK\nRRT\nUDG-10128External Clock\n480 kHz to 780 kHz\n24TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.13 Synchronization (CLK)\nAninternal phase locked loop (PLL) has been implemented toallow synchronization between 480 kHz and\n780kHz, andtoeasily switch from RTmode toCLK mode. Toimplement thesynchronization feature, connect a\nsquare wave clock signal totheRT/CLK pinwith aduty cycle between 20% to80%. The clock signal amplitude\nmust transition lower than 0.8Vandhigher than 2.0V.The start oftheswitching cycle issynchronized tothe\nfalling edge ofRT/CLK pin.Inapplications where both RTmode andCLK mode areneeded, thedevice canbe\nconfigured asshown in.\nBefore theexternal clock ispresent, thedevice works inRTmode and theswitching frequency issetbyRT\nresistor. When theexternal clock ispresent, theCLK mode overrides theRTmode. Thefirsttime theCLK pinis\npulled above theRT/CLK high threshold (2.0 V),thedevice switches from RTmode tothCLK mode and the\nRT/CLK pinbecomes high impedance asthePLL starts tolock onto thefrequency oftheexternal clock. Itisnot\nrecommended toswitch from CLK mode back toRTmode because theinternal switching frequency drops to100\nkHzfirstbefore returning totheswitching frequency setbytheRTresistor (RRT).\nFigure 36.CLK/RT Configuration\nThe synchronization frequency must beselected based onthe output voltages ofthe devices being\nsynchronized. Table 9shows theallowable frequencies foragiven range ofoutput voltages. Forthemost\nefficient solution, always synchronize tothelowest allowable frequency. Forexample, anapplication requires\nsynchronizing three TPS84620 devices with output voltages of1.2V,1.8Vand2.5V,allpowered from PVIN =\n12V.Table 9shows thatallthree output voltages canbesynchronized toeither 530kHz, 580kHz, or630kHz.\nForbest efficiency, choose 530kHzasthesychronization frequency.\nTable 9.Synchronization Frequency vsOutput Voltage\nSYNCHRONIZATION\nFREQUENCY (kHz)RRT(kΩ)PVIN =12V PVIN =5V\nVOUTRANGE (V) VOUTRANGE (V)\nMIN MAX MIN MAX\n480 OPEN 1.2 2.5\n1.2 4.5530 1000 1.2 2.9\n580 499 1.2 3.2\n630 332 1.2 3.7\n680 249 1.3 4.1\n730 196 1.4 4.7\n780 165 1.5 5.5\n/c40 /c41/c40 /c41/c180/c61 /c87OUT2V 12.6R1 k0.8\n/c40 /c41/c40 /c41/c180/c61 /c87/c45OUT20.8 R1R2 kV 0.8\nSS/TRTPS84620\nINH/UVLOPWRGD\nSS/TRTPS84620\nUDG-10106INH/UVLO\nPWRGD\n25TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.14 Sequencing (SS/TR)\nMany ofthecommon power supply sequencing methods can beimplemented using theSS/TR, INH and\nPWRGD pins. The sequential method isillustrated inFigure 37using twoTPS84620 devices. The PWRGD pin\nofthefirstdevice iscoupled totheINH pinofthesecond device which enables thesecond power supply once\ntheprimary supply reaches regulation. Figure 38shows sequential turn-on waveforms oftwoTPS84620 devices.\nFigure 37.Sequencing Schematic\nFigure 38.Sequencing Waveforms\nSimultaneous power supply sequencing canbeimplemented byconnecting theresistor network ofR1andR2\nshown inFigure 39totheoutput ofthepower supply thatneeds tobetracked ortoanother voltage reference\nsource. Figure 40shows simultaneous turn-on waveforms oftwo TPS84620 devices. Use Equation 2and\nEquation 3tocalculate thevalues ofR1andR2.\n(2) (3)\nSS/TRTPS84620\nINH/UVLOVOUT\nUDG-10107STSEL\nSS/TRTPS84620\nINH/UVLOVOUT\nSTSELVOUT1\nR1\nR2VOUT2\n26TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedFigure 39.Simultaneous Tracking SchematicFigure 40.Simultaneous Tracking Waveforms\nTPS84620\nINH/UVLOVIN\nPVIN\nRUVLO1\nRUVLO2\nUDG-10110> 4.5 V\nTPS84620\nINH/UVLOPVIN\nVIN\nRUVLO1\nRUVLO2\nUDG-10108\nTPS84620\nINH/UVLOPVIN\nVIN\nRUVLO1\nRUVLO2\nUDG-10109\n27TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.15 Programmable Undervoltage Lockout (UVLO)\nThe TPS84620 implements internal UVLO circuitry ontheVIN pin.The device isdisabled when theVIN pin\nvoltage falls below theinternal VINUVLO threshold. Theinternal VINUVLO rising threshold is4.5V(max) with a\ntypical hysteresis of150mV.\nIfanapplication requires either ahigher UVLO threshold ontheVIN pinorahigher UVLO threshold fora\ncombined VINandPVIN, then theUVLO pincanbeconfigured asshown inFigure 41orFigure 42.Table 10\nlistsstandard values forRUVLO1 andRUVLO2 toadjust theVINUVLO voltage up.\nFigure 41.Adjustable VINUVLO Figure 42.Adjustable VINandPVIN Undervoltage Lockout\nTable 10.Standard Resistor values forAdjusting VINUVLO\nVINUVLO (V) 5.0 5.5 6.0 6.5 7.0 7.5 8.0 8.5 9.0 9.5 10.0\nRUVLO1 (kΩ) 68.1 68.1 68.1 68.1 68.1 68.1 68.1 68.1 68.1 68.1 68.1\nRUVLO2 (kΩ) 21.5 18.7 16.9 15.4 14.0 13.0 12.1 11.3 10.5 9.76 9.31\nHysteresis (V) 400 415 430 450 465 480 500 515 530 550 565\nForasplit railapplication, ifasecondary UVLO onPVIN isrequired, VINmust be≥4.5V. Figure 43shows the\nPVIN UVLO configuration. Use Table 11toselect RUVLO1 andRUVLO2 forPVIN. IfPVIN UVLO issetforless than\n3.0V,a5.1-V zener diode should beadded toclamp thevoltage ontheUVLO pinbelow 6V.\nFigure 43.Adjustable PVIN Undervoltage Lockout, (VIN≥4.5V)\nTable 11.Standard Resistor Values forAdjusting PVIN UVLO, (VIN≥4.5V)\nPVIN UVLO (V) 2.0 2.5 3.0 3.5 4.0 4.5\nRUVLO1 (kΩ) 68.1 68.1 68.1 68.1 68.1 68.1\nForhigher PVIN UVLO voltages see\nTable UVforresistor valuesRUVLO2 (kΩ) 95.3 60.4 44.2 34.8 28.7 24.3\nHysteresis (V) 300 315 335 350 365 385\nAGND\nPHVOUT\nPGND\nVIN/PVINCIN2\nRSETRRTCOUT1SENSE+\nVia\nSENSE+\nViaCOUT2\nCIN1\nUDG-10132CSS\n28TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.16 Thermal Shutdown\nThe internal thermal shutdown circuitry forces thedevice tostop switching ifthejunction temperature exceeds\n175°Ctypically. Thedevice reinitiates thepower upsequence when thejunction temperature drops below 165°C\ntypically.\n9.17 Layout Considerations\nToachieve optimal electrical andthermal performance, anoptimized PCB layout isrequired. Figure 44,shows a\ntypical PCB layout. Some considerations foranoptimized layout are:\n•Use large copper areas forpower planes (VIN, VOUT, andPGND) tominimize conduction loss andthermal\nstress.\n•Place ceramic input andoutput capacitors close tothedevice pins tominimize high frequency noise.\n•Locate additional output capacitors between theceramic capacitor andtheload.\n•Place adedicated AGND copper area beneath theTPS84620.\n•Isolate thePHcopper area from theVOUT copper area using theAGND copper area.\n•Connect theAGND andPGND copper area atonepoint; near theoutput capacitors.\n•Place RSET,RRT,andCSSasclose aspossible totheir respective pins.\n•Use multiple vias toconnect thepower planes tointernal layers.\nFigure 44.Typical Recommended Layout\n29TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated9.18 EMI\nThe TPS84620 iscompliant with EN55022 Class Bradiated emissions. Figure 45and Figure 46show typical\nexamples ofradiated emissions plots fortheTPS84620 operating from 5Vand 12V respectively. Both graphs\ninclude theplots oftheantenna inthehorizontal andvertical positions.\nFigure 45.Radiated Emissions 5-VInput, 1.8-V Output, 6-A\nLoad (EN55022 Class B)Figure 46.Radiated Emissions 12-V Input, 1.8-V Output, 6-\nALoad (EN55022 Class B)\n30TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated10Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision E(June 2017) toRevision F Page\n•Increased thepeak reflow temperature andmaximum number ofreflows toJEDEC specification forimproved\nmanufacturability. ................................................................................................................................................................... 2\nChanges from Revision D(June 2012) toRevision E Page\n•Added peak reflow andmaximum number ofreflows information ........................................................................................ 2\nChanges from Revision C(SEPTEMBER 2011) toRevision D Page\n•Added correct pinnames ........................................................................................................................................................ 8\nChanges from Revision B(APRIL 2011) toRevision C Page\n•Changed footnote (3)from "Asmall low-leakage (<100nA)MOSFET isrecommended forcontrol. "to"Asmall low-\nleakage (<300nA)MOSFET isrecommended forcontrol. ".................................................................................................. 4\n•Added clarity toPHpindescription ........................................................................................................................................ 7\n•Added clarity topackage title.................................................................................................................................................. 8\nChanges from Revision A(January 2011) toRevision B Page\n•AddedθJCbotinTHERMAL INFORMATION ............................................................................................................................ 3\n•Changed updated footnote textreagarding internal pulllup ofINH/UVLO pin........................................................................ 4\n•Added updated more specific values inTable 9.................................................................................................................. 24\nChanges from Original (October 2010) toRevision A Page\n•Changed ENmaximum voltage value from 3Vto6V........................................................................................................... 2\n•Changed (corrected) resistor label from RRTtoRSETonschematic .................................................................................... 18\n•Changed (corrected) minor typographical error onschematic ............................................................................................. 19\n•Changed (corrected) typographical error. ............................................................................................................................. 19\n•Changed (corrected) time axis division units label from 5µs/div to5ms/div inInhibit Turn-On waveform. ........................ 22\n31TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.3 Trademarks\nSwitcherPro, E2E aretrademarks ofTexas Instruments.\n11.4 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4Reel\nDiameter\nUser Direction of FeedP1\n32TPS84620\nSLVSA43F –OCTOBER 2010 –REVISED APRIL 2018 www.ti.com\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments Incorporated12.1 Tape andReel Information\nDevicePackage\nTypePackage\nDrawingPins SPQReel\nDiameter\n(mm)Reel\nWidth W1\n(mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS84620RUQR B1QFN RUQ 47 500 330.0 24.4 9.35 15.35 3.1 16.0 24.0 Q1\nTPS84620RUQT B1QFN RUQ 47 250 330.0 24.4 9.35 15.35 3.1 16.0 24.0 Q1\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n33TPS84620\nwww.ti.com SLVSA43F –OCTOBER 2010 –REVISED APRIL 2018\nProduct Folder Links: TPS84620Submit Documentation Feedback Copyright ©2010 –2018, Texas Instruments IncorporatedDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS84620RUQR B1QFN RUQ 47 500 383.0 353.0 58.0\nTPS84620RUQT B1QFN RUQ 47 250 383.0 353.0 58.0\nPACKAGE OPTION ADDENDUM\nwww.ti.com 4-Jun-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead/Ball Finish\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS84620RUQR ACTIVE B1QFN RUQ 47500RoHS Exempt\n& GreenNIPDAU Level-3-245C-168 HR -40 to 85 TPS84620\nTPS84620RUQT ACTIVE B1QFN RUQ 47250RoHS Exempt\n& GreenNIPDAU Level-3-245C-168 HR -40 to 85 TPS84620\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish\nvalue exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 4-Jun-2020\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS84620RUQR B1QFN RUQ 47500 330.0 24.49.3515.353.116.024.0 Q1\nTPS84620RUQT B1QFN RUQ 47250 330.0 24.49.3515.353.116.024.0 Q1\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 10-Mar-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS84620RUQR B1QFN RUQ 47500 383.0 353.0 58.0\nTPS84620RUQT B1QFN RUQ 47250 383.0 353.0 58.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 10-Mar-2021\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n0.05\n0.002.952.8515.114.99.18.9\n12.6\n0.9  TYP\n7.2(2.475)\n2X (3.375)2X 4.053.952X 2.152.05\n2.01.92X 0.50.4\n2X 2.01.9(3.6)\n2.01.940X 0.50.4 TYP\n4X(1.2)\n4X(0.9)40X 0.5250.425\n(0.37)(0.2) TYP\n4226440/A  02/2021B1QFN - 2.95 mm max height RUQ0047A\nPLASTIC QUAD FLATPACK - NO LEAD\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.0.08 CPIN 1\nINDEX AREA\nSEATING PLANE\n0.1 C A B\n0.05\nPIN 1 IDPKGSYMM    \n11523\n37\n44454647AB\nwww.ti.comEXAMPLE BOARD LAYOUT\n2X (2.2)\n2X\n(4.1)\n(0.9)\nTYP(13.9)\n(14.85)(10.8)(8.2)\n(0.66)\nTYP(5.4)(8.85)\n(0.66) TYP\n(1.67) TYP(3.375)(3.6)\n(2.475)(0.7) TYP(2.05)(3.25)2X (0.6)(6)\n(0.6) TYP(0.95) TYP(0.3)\nTYP4X (1.6)\n4X (1.9)\n0.05 MAX.\nALL AROUND0.05 MIN\nALL AROUND\n4226440/A  02/2021B1QFN - 2.95 mm max height RUQ0047A\nPLASTIC QUAD FLATPACK - NO LEAD\nNOTES: (continued)\n 4. This package designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASK DETAILLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:6XPKG\nSYMM    1\n15 233744\n45\n4647SOLDERMASK\nOPENING\nSOLDER MASK\nDEFINEDMETAL UNDER\nSOLDER MASKSOLDER MASK\nOPENINGEXPOSED\nMETAL\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED\nMETALSOLDER MASK\nOPENING\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.55)\n(1.65)\nTYP\n(1.95)(1.05)\nTYP(0.9) TYP(13.52)\n(14.85)(10.8)\n4X (0.75)\n(1.35)\nTYP(1.66)\n4X (0.92)(3.6)(1.17) TYP(0.585)\nTYP(5.4)(7.89)(8.85)\n4X (0.5)4X (0.62)4X\n(0.88)\n(0.9) TYP\n(0.55) TYP4X (1.47)4X (1.24)\n4226440/A  02/2021B1QFN - 2.95 mm max height RUQ0047A\nPLASTIC QUAD FLATPACK - NO LEAD\nNOTES: (continued) 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm STENCIL THICKNESS\n \nCORNER PINS 1, 15, 23 & 37:\n60% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\n \nEXPOSED PAD 45:\n66% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\n \nEXPOSED PAD 46 & 47:\n45% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:6XSYMM    PKG1\n15 2337\n45\n46 4744\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS84620RUQR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 4.5V to 14.5V
  - PVIN: 1.7V to 14.5V
  - Output Voltage (VOUT): Adjustable from 1.2V to 5.5V

- **Current Ratings:**
  - Output Current: Up to 6A

- **Power Consumption:**
  - Efficiency: Up to 96% depending on output voltage and load conditions.

- **Operating Temperature Range:**
  - -40°C to +85°C

- **Package Type:**
  - BQFN (47 pins), dimensions: 9mm x 15mm x 2.8mm

- **Special Features:**
  - Integrated power solution with synchronous buck converter, power MOSFETs, and inductor.
  - Adjustable switching frequency (480 kHz to 780 kHz).
  - Synchronization capability to an external clock.
  - Programmable undervoltage lockout (UVLO).
  - Output overcurrent protection and thermal shutdown.
  - Pre-bias output startup.
  - Power good output (PWRGD).
  - Enhanced thermal performance with a thermal resistance of 13°C/W.

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3, according to JEDEC J-STD-020E.

#### Description:
The **TPS84620RUQR** is a highly integrated power management solution designed for point-of-load applications. It combines a synchronous buck converter with integrated power MOSFETs, an inductor, and passive components into a compact BQFN package. This design minimizes the number of external components required, facilitating a smaller footprint and lower profile in electronic designs.

#### Typical Applications:
- **Broadband and Communications Infrastructure:** Ideal for powering communication devices and systems.
- **Automated Test Equipment:** Used in testing setups requiring stable and adjustable power supplies.
- **Medical Equipment:** Suitable for medical devices that require reliable power management.
- **Compact PCI/PCI Express/PXI Express:** Provides power for high-density computing applications.
- **DSP and FPGA Point-of-Load Applications:** Efficiently powers digital signal processors and field-programmable gate arrays.
- **High-Density Distributed Power Systems:** Supports systems where space and efficiency are critical.

This component is particularly beneficial in applications where high efficiency, compact design, and thermal performance are essential. Its flexibility in output voltage adjustment and synchronization capabilities make it suitable for a wide range of modern electronic applications.