<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>KVM: arch/arm64/kvm/hyp/exception.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">KVM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_67a9e021ce8db5d46236c6154ee454bc.html">arm64</a></li><li class="navelem"><a class="el" href="dir_42f87ef63ac4150166bf7887f68288e2.html">kvm</a></li><li class="navelem"><a class="el" href="dir_478c73b493f5da08054e18cfdaadae60.html">hyp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">exception.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="exception_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// SPDX-License-Identifier: GPL-2.0-only</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Fault injection for both 32 and 64bit guests.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Copyright (C) 2012,2013 - ARM Ltd</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Author: Marc Zyngier &lt;marc.zyngier@arm.com&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Based on arch/arm/kvm/emulate.c</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Copyright (C) 2012 - Virtual Open Systems and Columbia University</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Author: Christoffer Dall &lt;c.dall@virtualopensystems.com&gt;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="adjust__pc_8h.html">hyp/adjust_pc.h</a>&gt;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;linux/kvm_host.h&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &lt;asm/kvm_emulate.h&gt;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;asm/kvm_mmu.h&gt;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;asm/kvm_nested.h&gt;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#if !defined (__KVM_NVHE_HYPERVISOR__) &amp;&amp; !defined (__KVM_VHE_HYPERVISOR__)</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#error Hypervisor code only!</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="exception_8c.html#aea63a7b5581ad205c5a3a5d3531b7fed">   23</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> u64 <a class="code" href="exception_8c.html#aea63a7b5581ad205c5a3a5d3531b7fed">__vcpu_read_sys_reg</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_vcpu *vcpu, <span class="keywordtype">int</span> reg)</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;{</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    u64 val;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    <span class="keywordflow">if</span> (unlikely(vcpu_has_nv(vcpu)))</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="sys__regs_8c.html#a79848758fc91bd6081326514833ffafa">vcpu_read_sys_reg</a>(vcpu, reg);</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (__vcpu_read_sys_reg_from_cpu(reg, &amp;val))</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        <span class="keywordflow">return</span> val;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <span class="keywordflow">return</span> __vcpu_sys_reg(vcpu, reg);</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;}</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="exception_8c.html#adfc457815ba5f6b82bcf4dd88d34749e">   35</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="exception_8c.html#adfc457815ba5f6b82bcf4dd88d34749e">__vcpu_write_sys_reg</a>(<span class="keyword">struct</span> kvm_vcpu *vcpu, u64 val, <span class="keywordtype">int</span> reg)</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;{</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="keywordflow">if</span> (unlikely(vcpu_has_nv(vcpu)))</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        <a class="code" href="sys__regs_8c.html#adf66277e472bdae2cc839d450085bc4b">vcpu_write_sys_reg</a>(vcpu, val, reg);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!__vcpu_write_sys_reg_to_cpu(val, reg))</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        __vcpu_sys_reg(vcpu, reg) = val;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;}</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="exception_8c.html#aa371d4a38496eb6418245edd33508e91">   43</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="exception_8c.html#aa371d4a38496eb6418245edd33508e91">__vcpu_write_spsr</a>(<span class="keyword">struct</span> kvm_vcpu *vcpu, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> target_mode,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                  u64 val)</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;{</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keywordflow">if</span> (unlikely(vcpu_has_nv(vcpu))) {</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        <span class="keywordflow">if</span> (target_mode == PSR_MODE_EL1h)</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;            <a class="code" href="sys__regs_8c.html#adf66277e472bdae2cc839d450085bc4b">vcpu_write_sys_reg</a>(vcpu, val, SPSR_EL1);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;            <a class="code" href="sys__regs_8c.html#adf66277e472bdae2cc839d450085bc4b">vcpu_write_sys_reg</a>(vcpu, val, SPSR_EL2);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (has_vhe()) {</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        write_sysreg_el1(val, SYS_SPSR);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        __vcpu_sys_reg(vcpu, SPSR_EL1) = val;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    }</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;}</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="exception_8c.html#a1cfd551aa65a969630cfd13e6649c35b">   58</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="exception_8c.html#a1cfd551aa65a969630cfd13e6649c35b">__vcpu_write_spsr_abt</a>(<span class="keyword">struct</span> kvm_vcpu *vcpu, u64 val)</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">if</span> (has_vhe())</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        write_sysreg(val, spsr_abt);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        vcpu-&gt;arch.ctxt.spsr_abt = val;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="exception_8c.html#aa4dbecd3b85348049487835e4d17ca66">   66</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="exception_8c.html#aa4dbecd3b85348049487835e4d17ca66">__vcpu_write_spsr_und</a>(<span class="keyword">struct</span> kvm_vcpu *vcpu, u64 val)</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="keywordflow">if</span> (has_vhe())</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        write_sysreg(val, spsr_und);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        vcpu-&gt;arch.ctxt.spsr_und = val;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;}</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * This performs the exception entry at a given EL (@target_mode), stashing PC</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * and PSTATE into ELR and SPSR respectively, and compute the new PC/PSTATE.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> * The EL passed to this function *must* be a non-secure, privileged mode with</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * bit 0 being set (PSTATE.SP == 1).</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * When an exception is taken, most PSTATE fields are left unchanged in the</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> * handler. However, some are explicitly overridden (e.g. M[4:0]). Luckily all</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> * of the inherited bits have the same position in the AArch64/AArch32 SPSR_ELx</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * layouts, so we don&#39;t need to shuffle these for exceptions from AArch32 EL0.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * For the SPSR_ELx layout for AArch64, see ARM DDI 0487E.a page C5-429.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * For the SPSR_ELx layout for AArch32, see ARM DDI 0487E.a page C5-426.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> * Here we manipulate the fields in order of the AArch64 SPSR_ELx layout, from</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * MSB to LSB.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="exception_8c.html#a0bd428ba7b098cc3417dca2f3f3bc9bf">   91</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="exception_8c.html#a0bd428ba7b098cc3417dca2f3f3bc9bf">enter_exception64</a>(<span class="keyword">struct</span> kvm_vcpu *vcpu, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> target_mode,</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                  <span class="keyword">enum</span> exception_type type)</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;{</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> sctlr, vbar, old, <span class="keyword">new</span>, mode;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    u64 exc_offset;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    mode = *vcpu_cpsr(vcpu) &amp; (PSR_MODE_MASK | PSR_MODE32_BIT);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordflow">if</span>      (mode == target_mode)</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        exc_offset = CURRENT_EL_SP_ELx_VECTOR;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((mode | PSR_MODE_THREAD_BIT) == target_mode)</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        exc_offset = CURRENT_EL_SP_EL0_VECTOR;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!(mode &amp; PSR_MODE32_BIT))</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        exc_offset = LOWER_EL_AArch64_VECTOR;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        exc_offset = LOWER_EL_AArch32_VECTOR;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">switch</span> (target_mode) {</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">case</span> PSR_MODE_EL1h:</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        vbar = <a class="code" href="exception_8c.html#aea63a7b5581ad205c5a3a5d3531b7fed">__vcpu_read_sys_reg</a>(vcpu, VBAR_EL1);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        sctlr = <a class="code" href="exception_8c.html#aea63a7b5581ad205c5a3a5d3531b7fed">__vcpu_read_sys_reg</a>(vcpu, SCTLR_EL1);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <a class="code" href="exception_8c.html#adfc457815ba5f6b82bcf4dd88d34749e">__vcpu_write_sys_reg</a>(vcpu, *vcpu_pc(vcpu), ELR_EL1);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">case</span> PSR_MODE_EL2h:</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        vbar = <a class="code" href="exception_8c.html#aea63a7b5581ad205c5a3a5d3531b7fed">__vcpu_read_sys_reg</a>(vcpu, VBAR_EL2);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        sctlr = <a class="code" href="exception_8c.html#aea63a7b5581ad205c5a3a5d3531b7fed">__vcpu_read_sys_reg</a>(vcpu, SCTLR_EL2);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <a class="code" href="exception_8c.html#adfc457815ba5f6b82bcf4dd88d34749e">__vcpu_write_sys_reg</a>(vcpu, *vcpu_pc(vcpu), ELR_EL2);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="comment">/* Don&#39;t do that */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        BUG();</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    }</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    *vcpu_pc(vcpu) = vbar + exc_offset + type;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    old = *vcpu_cpsr(vcpu);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keyword">new</span> = 0;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_N_BIT);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_Z_BIT);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_C_BIT);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_V_BIT);</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">if</span> (kvm_has_mte(kern_hyp_va(vcpu-&gt;kvm)))</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keyword">new</span> |= PSR_TCO_BIT;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_DIT_BIT);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="comment">// PSTATE.UAO is set to zero upon any exception to AArch64</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, page D5-2579.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// PSTATE.PAN is unchanged unless SCTLR_ELx.SPAN == 0b0</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// SCTLR_ELx.SPAN is RES1 when ARMv8.1-PAN is not implemented</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, page D5-2578.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_PAN_BIT);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">if</span> (!(sctlr &amp; SCTLR_EL1_SPAN))</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="keyword">new</span> |= PSR_PAN_BIT;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">// PSTATE.SS is set to zero upon any exception to AArch64</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, page D2-2452.</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="comment">// PSTATE.IL is set to zero upon any exception to AArch64</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, page D1-2306.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="comment">// PSTATE.SSBS is set to SCTLR_ELx.DSSBS upon any exception to AArch64</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, page D13-3258</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">if</span> (sctlr &amp; SCTLR_ELx_DSSBS)</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keyword">new</span> |= PSR_SSBS_BIT;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">// PSTATE.BTYPE is set to zero upon any exception to AArch64</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, pages D1-2293 to D1-2294.</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keyword">new</span> |= PSR_D_BIT;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keyword">new</span> |= PSR_A_BIT;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keyword">new</span> |= PSR_I_BIT;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keyword">new</span> |= PSR_F_BIT;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keyword">new</span> |= target_mode;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    *vcpu_cpsr(vcpu) = <span class="keyword">new</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="exception_8c.html#aa371d4a38496eb6418245edd33508e91">__vcpu_write_spsr</a>(vcpu, target_mode, old);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;}</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * When an exception is taken, most CPSR fields are left unchanged in the</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * handler. However, some are explicitly overridden (e.g. M[4:0]).</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * The SPSR/SPSR_ELx layouts differ, and the below is intended to work with</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * either format. Note: SPSR.J bit doesn&#39;t exist in SPSR_ELx, but this bit was</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * obsoleted by the ARMv7 virtualization extensions and is RES0.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * For the SPSR layout seen from AArch32, see:</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * - ARM DDI 0406C.d, page B1-1148</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * - ARM DDI 0487E.a, page G8-6264</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> * For the SPSR_ELx layout for AArch32 seen from AArch64, see:</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> * - ARM DDI 0487E.a, page C5-426</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * Here we manipulate the fields in order of the AArch32 SPSR_ELx layout, from</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * MSB to LSB.</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="exception_8c.html#af5715c62a030571c39074f9da1d5d5c3">  192</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="exception_8c.html#af5715c62a030571c39074f9da1d5d5c3">get_except32_cpsr</a>(<span class="keyword">struct</span> kvm_vcpu *vcpu, u32 mode)</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;{</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    u32 sctlr = <a class="code" href="exception_8c.html#aea63a7b5581ad205c5a3a5d3531b7fed">__vcpu_read_sys_reg</a>(vcpu, SCTLR_EL1);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> old, <span class="keyword">new</span>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    old = *vcpu_cpsr(vcpu);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keyword">new</span> = 0;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_AA32_N_BIT);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_AA32_Z_BIT);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_AA32_C_BIT);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_AA32_V_BIT);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_AA32_Q_BIT);</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// CPSR.IT[7:0] are set to zero upon any exception</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, section G1.12.3</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// See ARM DDI 0406C.d, section B1.8.3</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_AA32_DIT_BIT);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// CPSR.SSBS is set to SCTLR.DSSBS upon any exception</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, page G8-6244</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordflow">if</span> (sctlr &amp; BIT(31))</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="keyword">new</span> |= PSR_AA32_SSBS_BIT;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">// CPSR.PAN is unchanged unless SCTLR.SPAN == 0b0</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="comment">// SCTLR.SPAN is RES1 when ARMv8.1-PAN is not implemented</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, page G8-6246</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_AA32_PAN_BIT);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">if</span> (!(sctlr &amp; BIT(23)))</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="keyword">new</span> |= PSR_AA32_PAN_BIT;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">// SS does not exist in AArch32, so ignore</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">// CPSR.IL is set to zero upon any exception</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, page G1-5527</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_AA32_GE_MASK);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="comment">// CPSR.IT[7:0] are set to zero upon any exception</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">// See prior comment above</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="comment">// CPSR.E is set to SCTLR.EE upon any exception</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, page G8-6245</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">// See ARM DDI 0406C.d, page B4-1701</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">if</span> (sctlr &amp; BIT(25))</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keyword">new</span> |= PSR_AA32_E_BIT;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="comment">// CPSR.A is unchanged upon an exception to Undefined, Supervisor</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// CPSR.A is set upon an exception to other modes</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, pages G1-5515 to G1-5516</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="comment">// See ARM DDI 0406C.d, page B1-1182</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_AA32_A_BIT);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">if</span> (mode != PSR_AA32_MODE_UND &amp;&amp; mode != PSR_AA32_MODE_SVC)</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <span class="keyword">new</span> |= PSR_AA32_A_BIT;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="comment">// CPSR.I is set upon any exception</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, pages G1-5515 to G1-5516</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="comment">// See ARM DDI 0406C.d, page B1-1182</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keyword">new</span> |= PSR_AA32_I_BIT;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="comment">// CPSR.F is set upon an exception to FIQ</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="comment">// CPSR.F is unchanged upon an exception to other modes</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, pages G1-5515 to G1-5516</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="comment">// See ARM DDI 0406C.d, page B1-1182</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keyword">new</span> |= (old &amp; PSR_AA32_F_BIT);</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">if</span> (mode == PSR_AA32_MODE_FIQ)</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keyword">new</span> |= PSR_AA32_F_BIT;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="comment">// CPSR.T is set to SCTLR.TE upon any exception</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">// See ARM DDI 0487E.a, page G8-5514</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">// See ARM DDI 0406C.d, page B1-1181</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">if</span> (sctlr &amp; BIT(30))</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        <span class="keyword">new</span> |= PSR_AA32_T_BIT;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keyword">new</span> |= mode;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;}</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * Table taken from ARMv8 ARM DDI0487B-B, table G1-10.</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="exception_8c.html#a3154154dcdd870f5d35a6f70a43b1a14">  275</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> u8 <a class="code" href="exception_8c.html#a3154154dcdd870f5d35a6f70a43b1a14">return_offsets</a>[8][2] = {</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    [0] = { 0, 0 },     <span class="comment">/* Reset, unused */</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    [1] = { 4, 2 },     <span class="comment">/* Undefined */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    [2] = { 0, 0 },     <span class="comment">/* SVC, unused */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    [3] = { 4, 4 },     <span class="comment">/* Prefetch abort */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    [4] = { 8, 8 },     <span class="comment">/* Data abort */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    [5] = { 0, 0 },     <span class="comment">/* HVC, unused */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    [6] = { 4, 4 },     <span class="comment">/* IRQ, unused */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    [7] = { 4, 4 },     <span class="comment">/* FIQ, unused */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;};</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="exception_8c.html#a915e81f46f11cc1767049dbbf071923f">  286</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="exception_8c.html#a915e81f46f11cc1767049dbbf071923f">enter_exception32</a>(<span class="keyword">struct</span> kvm_vcpu *vcpu, u32 mode, u32 vect_offset)</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;{</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> spsr = *vcpu_cpsr(vcpu);</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordtype">bool</span> is_thumb = (spsr &amp; PSR_AA32_T_BIT);</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    u32 sctlr = <a class="code" href="exception_8c.html#aea63a7b5581ad205c5a3a5d3531b7fed">__vcpu_read_sys_reg</a>(vcpu, SCTLR_EL1);</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    u32 return_address;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160; </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    *vcpu_cpsr(vcpu) = <a class="code" href="exception_8c.html#af5715c62a030571c39074f9da1d5d5c3">get_except32_cpsr</a>(vcpu, mode);</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    return_address   = *vcpu_pc(vcpu);</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    return_address  += <a class="code" href="exception_8c.html#a3154154dcdd870f5d35a6f70a43b1a14">return_offsets</a>[vect_offset &gt;&gt; 2][is_thumb];</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">/* KVM only enters the ABT and UND modes, so only deal with those */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">switch</span>(mode) {</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">case</span> PSR_AA32_MODE_ABT:</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <a class="code" href="exception_8c.html#a1cfd551aa65a969630cfd13e6649c35b">__vcpu_write_spsr_abt</a>(vcpu, host_spsr_to_spsr32(spsr));</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        vcpu_gp_regs(vcpu)-&gt;compat_lr_abt = return_address;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">case</span> PSR_AA32_MODE_UND:</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <a class="code" href="exception_8c.html#aa4dbecd3b85348049487835e4d17ca66">__vcpu_write_spsr_und</a>(vcpu, host_spsr_to_spsr32(spsr));</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        vcpu_gp_regs(vcpu)-&gt;compat_lr_und = return_address;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    }</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">/* Branch to exception vector */</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">if</span> (sctlr &amp; (1 &lt;&lt; 13))</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        vect_offset += 0xffff0000;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="keywordflow">else</span> <span class="comment">/* always have security exceptions */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        vect_offset += <a class="code" href="exception_8c.html#aea63a7b5581ad205c5a3a5d3531b7fed">__vcpu_read_sys_reg</a>(vcpu, VBAR_EL1);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    *vcpu_pc(vcpu) = vect_offset;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="exception_8c.html#a5951865f1186392f5e4f0bc260c3b840">  319</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="exception_8c.html#a5951865f1186392f5e4f0bc260c3b840">kvm_inject_exception</a>(<span class="keyword">struct</span> kvm_vcpu *vcpu)</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;{</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">if</span> (vcpu_el1_is_32bit(vcpu)) {</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <span class="keywordflow">switch</span> (vcpu_get_flag(vcpu, EXCEPT_MASK)) {</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <span class="keywordflow">case</span> unpack_vcpu_flag(EXCEPT_AA32_UND):</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;            <a class="code" href="exception_8c.html#a915e81f46f11cc1767049dbbf071923f">enter_exception32</a>(vcpu, PSR_AA32_MODE_UND, 4);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        <span class="keywordflow">case</span> unpack_vcpu_flag(EXCEPT_AA32_IABT):</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;            <a class="code" href="exception_8c.html#a915e81f46f11cc1767049dbbf071923f">enter_exception32</a>(vcpu, PSR_AA32_MODE_ABT, 12);</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <span class="keywordflow">case</span> unpack_vcpu_flag(EXCEPT_AA32_DABT):</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;            <a class="code" href="exception_8c.html#a915e81f46f11cc1767049dbbf071923f">enter_exception32</a>(vcpu, PSR_AA32_MODE_ABT, 16);</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;            <span class="comment">/* Err... */</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        }</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        <span class="keywordflow">switch</span> (vcpu_get_flag(vcpu, EXCEPT_MASK)) {</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordflow">case</span> unpack_vcpu_flag(EXCEPT_AA64_EL1_SYNC):</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;            <a class="code" href="exception_8c.html#a0bd428ba7b098cc3417dca2f3f3bc9bf">enter_exception64</a>(vcpu, PSR_MODE_EL1h, except_type_sync);</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        <span class="keywordflow">case</span> unpack_vcpu_flag(EXCEPT_AA64_EL2_SYNC):</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;            <a class="code" href="exception_8c.html#a0bd428ba7b098cc3417dca2f3f3bc9bf">enter_exception64</a>(vcpu, PSR_MODE_EL2h, except_type_sync);</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="keywordflow">case</span> unpack_vcpu_flag(EXCEPT_AA64_EL2_IRQ):</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            <a class="code" href="exception_8c.html#a0bd428ba7b098cc3417dca2f3f3bc9bf">enter_exception64</a>(vcpu, PSR_MODE_EL2h, except_type_irq);</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160; </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;            <span class="comment">/*</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">             * Only EL1_SYNC and EL2_{SYNC,IRQ} makes</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">             * sense so far. Everything else gets silently</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">             * ignored.</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">             */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        }</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    }</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * Adjust the guest PC (and potentially exception state) depending on</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> * flags provided by the emulation code.</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="exception_8c.html#a69b40cbdae816f5cb612962c0f5da592">  365</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="exception_8c.html#a69b40cbdae816f5cb612962c0f5da592">__kvm_adjust_pc</a>(<span class="keyword">struct</span> kvm_vcpu *vcpu)</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;{</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">if</span> (vcpu_get_flag(vcpu, PENDING_EXCEPTION)) {</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <a class="code" href="exception_8c.html#a5951865f1186392f5e4f0bc260c3b840">kvm_inject_exception</a>(vcpu);</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        vcpu_clear_flag(vcpu, PENDING_EXCEPTION);</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        vcpu_clear_flag(vcpu, EXCEPT_MASK);</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (vcpu_get_flag(vcpu, INCREMENT_PC)) {</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <a class="code" href="adjust__pc_8h.html#a3a6ebd94aaf8bbd3c8461a2ca19a0d0d">kvm_skip_instr</a>(vcpu);</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        vcpu_clear_flag(vcpu, INCREMENT_PC);</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    }</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;}</div>
<div class="ttc" id="aadjust__pc_8h_html"><div class="ttname"><a href="adjust__pc_8h.html">adjust_pc.h</a></div></div>
<div class="ttc" id="aadjust__pc_8h_html_a3a6ebd94aaf8bbd3c8461a2ca19a0d0d"><div class="ttname"><a href="adjust__pc_8h.html#a3a6ebd94aaf8bbd3c8461a2ca19a0d0d">kvm_skip_instr</a></div><div class="ttdeci">static void kvm_skip_instr(struct kvm_vcpu *vcpu)</div><div class="ttdef"><b>Definition:</b> <a href="adjust__pc_8h_source.html#l00016">adjust_pc.h:16</a></div></div>
<div class="ttc" id="aexception_8c_html_a0bd428ba7b098cc3417dca2f3f3bc9bf"><div class="ttname"><a href="exception_8c.html#a0bd428ba7b098cc3417dca2f3f3bc9bf">enter_exception64</a></div><div class="ttdeci">static void enter_exception64(struct kvm_vcpu *vcpu, unsigned long target_mode, enum exception_type type)</div><div class="ttdef"><b>Definition:</b> <a href="exception_8c_source.html#l00091">exception.c:91</a></div></div>
<div class="ttc" id="aexception_8c_html_a1cfd551aa65a969630cfd13e6649c35b"><div class="ttname"><a href="exception_8c.html#a1cfd551aa65a969630cfd13e6649c35b">__vcpu_write_spsr_abt</a></div><div class="ttdeci">static void __vcpu_write_spsr_abt(struct kvm_vcpu *vcpu, u64 val)</div><div class="ttdef"><b>Definition:</b> <a href="exception_8c_source.html#l00058">exception.c:58</a></div></div>
<div class="ttc" id="aexception_8c_html_a3154154dcdd870f5d35a6f70a43b1a14"><div class="ttname"><a href="exception_8c.html#a3154154dcdd870f5d35a6f70a43b1a14">return_offsets</a></div><div class="ttdeci">static const u8 return_offsets[8][2]</div><div class="ttdef"><b>Definition:</b> <a href="exception_8c_source.html#l00275">exception.c:275</a></div></div>
<div class="ttc" id="aexception_8c_html_a5951865f1186392f5e4f0bc260c3b840"><div class="ttname"><a href="exception_8c.html#a5951865f1186392f5e4f0bc260c3b840">kvm_inject_exception</a></div><div class="ttdeci">static void kvm_inject_exception(struct kvm_vcpu *vcpu)</div><div class="ttdef"><b>Definition:</b> <a href="exception_8c_source.html#l00319">exception.c:319</a></div></div>
<div class="ttc" id="aexception_8c_html_a69b40cbdae816f5cb612962c0f5da592"><div class="ttname"><a href="exception_8c.html#a69b40cbdae816f5cb612962c0f5da592">__kvm_adjust_pc</a></div><div class="ttdeci">void __kvm_adjust_pc(struct kvm_vcpu *vcpu)</div><div class="ttdef"><b>Definition:</b> <a href="exception_8c_source.html#l00365">exception.c:365</a></div></div>
<div class="ttc" id="aexception_8c_html_a915e81f46f11cc1767049dbbf071923f"><div class="ttname"><a href="exception_8c.html#a915e81f46f11cc1767049dbbf071923f">enter_exception32</a></div><div class="ttdeci">static void enter_exception32(struct kvm_vcpu *vcpu, u32 mode, u32 vect_offset)</div><div class="ttdef"><b>Definition:</b> <a href="exception_8c_source.html#l00286">exception.c:286</a></div></div>
<div class="ttc" id="aexception_8c_html_aa371d4a38496eb6418245edd33508e91"><div class="ttname"><a href="exception_8c.html#aa371d4a38496eb6418245edd33508e91">__vcpu_write_spsr</a></div><div class="ttdeci">static void __vcpu_write_spsr(struct kvm_vcpu *vcpu, unsigned long target_mode, u64 val)</div><div class="ttdef"><b>Definition:</b> <a href="exception_8c_source.html#l00043">exception.c:43</a></div></div>
<div class="ttc" id="aexception_8c_html_aa4dbecd3b85348049487835e4d17ca66"><div class="ttname"><a href="exception_8c.html#aa4dbecd3b85348049487835e4d17ca66">__vcpu_write_spsr_und</a></div><div class="ttdeci">static void __vcpu_write_spsr_und(struct kvm_vcpu *vcpu, u64 val)</div><div class="ttdef"><b>Definition:</b> <a href="exception_8c_source.html#l00066">exception.c:66</a></div></div>
<div class="ttc" id="aexception_8c_html_adfc457815ba5f6b82bcf4dd88d34749e"><div class="ttname"><a href="exception_8c.html#adfc457815ba5f6b82bcf4dd88d34749e">__vcpu_write_sys_reg</a></div><div class="ttdeci">static void __vcpu_write_sys_reg(struct kvm_vcpu *vcpu, u64 val, int reg)</div><div class="ttdef"><b>Definition:</b> <a href="exception_8c_source.html#l00035">exception.c:35</a></div></div>
<div class="ttc" id="aexception_8c_html_aea63a7b5581ad205c5a3a5d3531b7fed"><div class="ttname"><a href="exception_8c.html#aea63a7b5581ad205c5a3a5d3531b7fed">__vcpu_read_sys_reg</a></div><div class="ttdeci">static u64 __vcpu_read_sys_reg(const struct kvm_vcpu *vcpu, int reg)</div><div class="ttdef"><b>Definition:</b> <a href="exception_8c_source.html#l00023">exception.c:23</a></div></div>
<div class="ttc" id="aexception_8c_html_af5715c62a030571c39074f9da1d5d5c3"><div class="ttname"><a href="exception_8c.html#af5715c62a030571c39074f9da1d5d5c3">get_except32_cpsr</a></div><div class="ttdeci">static unsigned long get_except32_cpsr(struct kvm_vcpu *vcpu, u32 mode)</div><div class="ttdef"><b>Definition:</b> <a href="exception_8c_source.html#l00192">exception.c:192</a></div></div>
<div class="ttc" id="asys__regs_8c_html_a79848758fc91bd6081326514833ffafa"><div class="ttname"><a href="sys__regs_8c.html#a79848758fc91bd6081326514833ffafa">vcpu_read_sys_reg</a></div><div class="ttdeci">u64 vcpu_read_sys_reg(const struct kvm_vcpu *vcpu, int reg)</div><div class="ttdef"><b>Definition:</b> <a href="sys__regs_8c_source.html#l00128">sys_regs.c:128</a></div></div>
<div class="ttc" id="asys__regs_8c_html_adf66277e472bdae2cc839d450085bc4b"><div class="ttname"><a href="sys__regs_8c.html#adf66277e472bdae2cc839d450085bc4b">vcpu_write_sys_reg</a></div><div class="ttdeci">void vcpu_write_sys_reg(struct kvm_vcpu *vcpu, u64 val, int reg)</div><div class="ttdef"><b>Definition:</b> <a href="sys__regs_8c_source.html#l00172">sys_regs.c:172</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
