Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Sat Dec  9 01:16:07 2023
| Host         : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_accelerator_utilization -kernels { Bert_layer_dataflow_region_1:level0_i/ulp/Bert_layer_dataflow_region_1_1/inst:Bert_layer_dataflow_region_1_1 Bert_layer_dataflow_region_2:level0_i/ulp/Bert_layer_dataflow_region_2_1/inst:Bert_layer_dataflow_region_2_1 Bert_layer_dataflow_region_3:level0_i/ulp/Bert_layer_dataflow_region_3_1/inst:Bert_layer_dataflow_region_3_1} -file kernel_util_synthed.rpt -name kernel_util_synthed -json
| Design       : level0_wrapper
| Device       : xcu280
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Accelerator Utilization Design Information

Table of Contents
-----------------
1. System Utilization

1. System Utilization
---------------------

+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Name                              | LUT               | LUTAsMem         | REG               | BRAM           | URAM          | DSP            |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Platform                          |  153027 [ 11.74%] |  18446 [  3.07%] |  232553 [  8.92%] |  197 [  9.77%] |   0 [  0.00%] |    4 [  0.04%] |
| User Budget                       | 1150653 [100.00%] | 582514 [100.00%] | 2374807 [100.00%] | 1819 [100.00%] | 960 [100.00%] | 9020 [100.00%] |
|    Used Resources                 |  586327 [ 50.96%] |  74331 [ 12.76%] |  540335 [ 22.75%] |  452 [ 24.85%] | 298 [ 31.04%] | 1662 [ 18.43%] |
|    Unused Resources               |  564326 [ 49.04%] | 508183 [ 87.24%] | 1834472 [ 77.25%] | 1367 [ 75.15%] | 662 [ 68.96%] | 7358 [ 81.57%] |
| Bert_layer_dataflow_region_1      |  124304 [ 10.80%] |  20427 [  3.51%] |  113115 [  4.76%] |  111 [  6.10%] |   0 [  0.00%] |  384 [  4.26%] |
|    Bert_layer_dataflow_region_1_1 |  124304 [ 10.80%] |  20427 [  3.51%] |  113115 [  4.76%] |  111 [  6.10%] |   0 [  0.00%] |  384 [  4.26%] |
| Bert_layer_dataflow_region_2      |  240002 [ 20.86%] |  23407 [  4.02%] |  217552 [  9.16%] |   59 [  3.24%] | 151 [ 15.73%] |  550 [  6.10%] |
|    Bert_layer_dataflow_region_2_1 |  240002 [ 20.86%] |  23407 [  4.02%] |  217552 [  9.16%] |   59 [  3.24%] | 151 [ 15.73%] |  550 [  6.10%] |
| Bert_layer_dataflow_region_3      |  222021 [ 19.30%] |  30497 [  5.24%] |  209668 [  8.83%] |  282 [ 15.50%] | 147 [ 15.31%] |  728 [  8.07%] |
|    Bert_layer_dataflow_region_3_1 |  222021 [ 19.30%] |  30497 [  5.24%] |  209668 [  8.83%] |  282 [ 15.50%] | 147 [ 15.31%] |  728 [  8.07%] |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+


