{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554777204479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554777204479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 23:33:24 2019 " "Processing started: Mon Apr 08 23:33:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554777204479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554777204479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_seletor -c proj_qsys " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_seletor -c proj_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554777204479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554777205267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_test_bench " "Found entity 1: proj_qsys_nios_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_oci_test_bench " "Found entity 1: proj_qsys_nios_oci_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_wrapper " "Found entity 1: proj_qsys_nios_jtag_debug_module_wrapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_tck " "Found entity 1: proj_qsys_nios_jtag_debug_module_tck" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_sysclk " "Found entity 1: proj_qsys_nios_jtag_debug_module_sysclk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_custom_instruction_master_multi_xconnect " "Found entity 1: proj_qsys_nios_custom_instruction_master_multi_xconnect" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_register_bank_a_module " "Found entity 1: proj_qsys_nios_register_bank_a_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_nios_register_bank_b_module " "Found entity 2: proj_qsys_nios_register_bank_b_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_nios_nios2_oci_debug " "Found entity 3: proj_qsys_nios_nios2_oci_debug" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_nios_ociram_sp_ram_module " "Found entity 4: proj_qsys_nios_ociram_sp_ram_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_nios_nios2_ocimem " "Found entity 5: proj_qsys_nios_nios2_ocimem" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "6 proj_qsys_nios_nios2_avalon_reg " "Found entity 6: proj_qsys_nios_nios2_avalon_reg" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "7 proj_qsys_nios_nios2_oci_break " "Found entity 7: proj_qsys_nios_nios2_oci_break" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "8 proj_qsys_nios_nios2_oci_xbrk " "Found entity 8: proj_qsys_nios_nios2_oci_xbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "9 proj_qsys_nios_nios2_oci_dbrk " "Found entity 9: proj_qsys_nios_nios2_oci_dbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "10 proj_qsys_nios_nios2_oci_itrace " "Found entity 10: proj_qsys_nios_nios2_oci_itrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "11 proj_qsys_nios_nios2_oci_td_mode " "Found entity 11: proj_qsys_nios_nios2_oci_td_mode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "12 proj_qsys_nios_nios2_oci_dtrace " "Found entity 12: proj_qsys_nios_nios2_oci_dtrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "13 proj_qsys_nios_nios2_oci_compute_input_tm_cnt " "Found entity 13: proj_qsys_nios_nios2_oci_compute_input_tm_cnt" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "14 proj_qsys_nios_nios2_oci_fifo_wrptr_inc " "Found entity 14: proj_qsys_nios_nios2_oci_fifo_wrptr_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "15 proj_qsys_nios_nios2_oci_fifo_cnt_inc " "Found entity 15: proj_qsys_nios_nios2_oci_fifo_cnt_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "16 proj_qsys_nios_nios2_oci_fifo " "Found entity 16: proj_qsys_nios_nios2_oci_fifo" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "17 proj_qsys_nios_nios2_oci_pib " "Found entity 17: proj_qsys_nios_nios2_oci_pib" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "18 proj_qsys_nios_nios2_oci_im " "Found entity 18: proj_qsys_nios_nios2_oci_im" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "19 proj_qsys_nios_nios2_performance_monitors " "Found entity 19: proj_qsys_nios_nios2_performance_monitors" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "20 proj_qsys_nios_nios2_oci " "Found entity 20: proj_qsys_nios_nios2_oci" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""} { "Info" "ISGN_ENTITY_NAME" "21 proj_qsys_nios " "Found entity 21: proj_qsys_nios" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_id_router_002_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205548 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_id_router_002 " "Found entity 2: proj_qsys_mm_interconnect_0_id_router_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_id_router_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_id_router_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205548 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_id_router " "Found entity 2: proj_qsys_mm_interconnect_0_id_router" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_demux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_addr_router_001_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205642 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_addr_router_001 " "Found entity 2: proj_qsys_mm_interconnect_0_addr_router_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_addr_router_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_addr_router_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205657 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_addr_router " "Found entity 2: proj_qsys_mm_interconnect_0_addr_router" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0 " "Found entity 1: proj_qsys_mm_interconnect_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_memory " "Found entity 1: proj_qsys_memory" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_memory.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_leds " "Found entity 1: proj_qsys_leds" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_leds.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_jtag_sim_scfifo_w " "Found entity 1: proj_qsys_jtag_sim_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205721 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_jtag_scfifo_w " "Found entity 2: proj_qsys_jtag_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205721 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_jtag_sim_scfifo_r " "Found entity 3: proj_qsys_jtag_sim_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205721 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_jtag_scfifo_r " "Found entity 4: proj_qsys_jtag_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205721 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_jtag " "Found entity 5: proj_qsys_jtag" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_irq_mapper " "Found entity 1: proj_qsys_irq_mapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_buttons " "Found entity 1: proj_qsys_buttons" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_buttons.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/lcd_driver.v 0 0 " "Found 0 design units, including 0 entities, in source file proj_qsys/synthesis/submodules/lcd_driver.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205803 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "proj_qsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/proj_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/proj_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys " "Found entity 1: proj_qsys" {  } { { "proj_qsys/synthesis/proj_qsys.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "proj_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_irq_mapper " "Found entity 1: proj_qsys_irq_mapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0 " "Found entity 1: proj_qsys_mm_interconnect_0" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205875 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: proj_qsys_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_mux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: proj_qsys_mm_interconnect_0_cmd_xbar_demux" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_id_router_002_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205921 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_id_router_002 " "Found entity 2: proj_qsys_mm_interconnect_0_id_router_002" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_id_router_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_id_router_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205931 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_id_router " "Found entity 2: proj_qsys_mm_interconnect_0_id_router" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_addr_router_001_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205935 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_addr_router_001 " "Found entity 2: proj_qsys_mm_interconnect_0_addr_router_001" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proj_qsys_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proj_qsys_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at proj_qsys_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1554777205941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_mm_interconnect_0_addr_router_default_decode " "Found entity 1: proj_qsys_mm_interconnect_0_addr_router_default_decode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205941 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_mm_interconnect_0_addr_router " "Found entity 2: proj_qsys_mm_interconnect_0_addr_router" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_custom_instruction_master_multi_xconnect " "Found entity 1: proj_qsys_nios_custom_instruction_master_multi_xconnect" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777205990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777205990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "proj_qsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/lcd_driver.v 0 0 " "Found 0 design units, including 0 entities, in source file proj_qsys/synthesis/submodules/lcd_driver.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_leds " "Found entity 1: proj_qsys_leds" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_leds.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_buttons " "Found entity 1: proj_qsys_buttons" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_buttons.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_jtag_sim_scfifo_w " "Found entity 1: proj_qsys_jtag_sim_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206021 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_jtag_scfifo_w " "Found entity 2: proj_qsys_jtag_scfifo_w" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206021 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_jtag_sim_scfifo_r " "Found entity 3: proj_qsys_jtag_sim_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206021 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_jtag_scfifo_r " "Found entity 4: proj_qsys_jtag_scfifo_r" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206021 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_jtag " "Found entity 5: proj_qsys_jtag" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_jtag.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_jtag.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_memory " "Found entity 1: proj_qsys_memory" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_memory.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios.v 21 21 " "Found 21 design units, including 21 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_register_bank_a_module " "Found entity 1: proj_qsys_nios_register_bank_a_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "2 proj_qsys_nios_register_bank_b_module " "Found entity 2: proj_qsys_nios_register_bank_b_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "3 proj_qsys_nios_nios2_oci_debug " "Found entity 3: proj_qsys_nios_nios2_oci_debug" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "4 proj_qsys_nios_ociram_sp_ram_module " "Found entity 4: proj_qsys_nios_ociram_sp_ram_module" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "5 proj_qsys_nios_nios2_ocimem " "Found entity 5: proj_qsys_nios_nios2_ocimem" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "6 proj_qsys_nios_nios2_avalon_reg " "Found entity 6: proj_qsys_nios_nios2_avalon_reg" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "7 proj_qsys_nios_nios2_oci_break " "Found entity 7: proj_qsys_nios_nios2_oci_break" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "8 proj_qsys_nios_nios2_oci_xbrk " "Found entity 8: proj_qsys_nios_nios2_oci_xbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "9 proj_qsys_nios_nios2_oci_dbrk " "Found entity 9: proj_qsys_nios_nios2_oci_dbrk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "10 proj_qsys_nios_nios2_oci_itrace " "Found entity 10: proj_qsys_nios_nios2_oci_itrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "11 proj_qsys_nios_nios2_oci_td_mode " "Found entity 11: proj_qsys_nios_nios2_oci_td_mode" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "12 proj_qsys_nios_nios2_oci_dtrace " "Found entity 12: proj_qsys_nios_nios2_oci_dtrace" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "13 proj_qsys_nios_nios2_oci_compute_input_tm_cnt " "Found entity 13: proj_qsys_nios_nios2_oci_compute_input_tm_cnt" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "14 proj_qsys_nios_nios2_oci_fifo_wrptr_inc " "Found entity 14: proj_qsys_nios_nios2_oci_fifo_wrptr_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "15 proj_qsys_nios_nios2_oci_fifo_cnt_inc " "Found entity 15: proj_qsys_nios_nios2_oci_fifo_cnt_inc" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "16 proj_qsys_nios_nios2_oci_fifo " "Found entity 16: proj_qsys_nios_nios2_oci_fifo" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "17 proj_qsys_nios_nios2_oci_pib " "Found entity 17: proj_qsys_nios_nios2_oci_pib" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "18 proj_qsys_nios_nios2_oci_im " "Found entity 18: proj_qsys_nios_nios2_oci_im" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "19 proj_qsys_nios_nios2_performance_monitors " "Found entity 19: proj_qsys_nios_nios2_performance_monitors" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "20 proj_qsys_nios_nios2_oci " "Found entity 20: proj_qsys_nios_nios2_oci" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""} { "Info" "ISGN_ENTITY_NAME" "21 proj_qsys_nios " "Found entity 21: proj_qsys_nios" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_sysclk " "Found entity 1: proj_qsys_nios_jtag_debug_module_sysclk" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_tck " "Found entity 1: proj_qsys_nios_jtag_debug_module_tck" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_jtag_debug_module_wrapper " "Found entity 1: proj_qsys_nios_jtag_debug_module_wrapper" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_oci_test_bench " "Found entity 1: proj_qsys_nios_oci_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj_qsys_nios_test_bench " "Found entity 1: proj_qsys_nios_test_bench" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554777206101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554777206101 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios.v(1605) " "Verilog HDL or VHDL warning at proj_qsys_nios.v(1605): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554777206115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios.v(1607) " "Verilog HDL or VHDL warning at proj_qsys_nios.v(1607): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554777206115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios.v(1763) " "Verilog HDL or VHDL warning at proj_qsys_nios.v(1763): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554777206115 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proj_qsys_nios.v(2587) " "Verilog HDL or VHDL warning at proj_qsys_nios.v(2587): conditional expression evaluates to a constant" {  } { { "proj_qsys/synthesis/submodules/proj_qsys_nios.v" "" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/submodules/proj_qsys_nios.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1554777206115 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554777206551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys proj_qsys:u0 " "Elaborating entity \"proj_qsys\" for hierarchy \"proj_qsys:u0\"" {  } { { "top.v" "u0" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777206583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proj_qsys_nios proj_qsys:u0\|proj_qsys_nios:nios " "Elaborating entity \"proj_qsys_nios\" for hierarchy \"proj_qsys:u0\|proj_qsys_nios:nios\"" {  } { { "proj_qsys/synthesis/proj_qsys.v" "nios" { Text "C:/Users/grmir/Documents/FPGA/Sistemas Digitais/Problema 1/Proj_quartus/proj_qsys/synthesis/proj_qsys.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554777206655 ""}
