[    7.579573] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579606] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579639] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.579681] RTW: hal_com_config_channel_plan chplan:0x20
[    7.663489] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.663503] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.663509] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.663516] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.663523] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.663529] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.663536] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.663542] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.663549] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.664843] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.684874] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.698121] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.713659] RTW: module init ret=0
[    8.341912] RTW: txpath=0x1, rxpath=0x1
[    8.341924] RTW: txpath_1ss:0x1, num:1
[    8.427756] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.113117] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.453703] RTW: start auth
[   10.458482] RTW: auth success, start assoc
[   10.463759] RTW: assoc success
[   10.463851] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.465323] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.465334] RTW: mac_id : 0
[   10.465340] RTW: wireless_mode : 0x0b
[   10.465345] RTW: mimo_type : 0
[   10.465351] RTW: static smps : N
[   10.465357] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.465363] RTW: rate_id : 3
[   10.465369] RTW: rssi : -1 (%), rssi_level : 0
[   10.465375] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.465381] RTW: disable_ra : N, disable_pt : N
[   10.465386] RTW: is_noisy : N
[   10.465391] RTW: txrx_state : 0
[   10.465398] RTW: curr_tx_rate : CCK_1M (L)
[   10.465403] RTW: curr_tx_bw : 20MHz
[   10.465409] RTW: curr_retry_ratio : 0
[   10.465415] RTW: ra_mask : 0x00000000000fffff
[   10.465415] 
[   10.467951] RTW: recv eapol packet 1/4
[   10.469110] RTW: send eapol packet 2/4
[   10.474584] RTW: recv eapol packet 3/4
[   10.474949] RTW: send eapol packet 4/4
[   10.476131] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.476427] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.605099] codec_codec_ctl: set repaly channel...
[   13.605136] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.605143] codec_codec_ctl: set sample rate...
[   13.605227] codec_codec_ctl: set device...
[   13.839162] codec_set_device: set device: speaker...
[   28.947604] ISP Register Monitor v1.3 initializing
[   28.947744] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   28.975128] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   28.976782] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   28.976922] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   31.089222] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   31.089596] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   31.089615] *** PROBE: ISP device allocated successfully: 85f34000 ***
[   31.089631] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   31.089637] *** PROBE: ISP device mutex and spinlock initialized ***
[   31.089644] *** PROBE: Event callback structure initialized at 0x85f3a380 (offset 0xc from isp_dev) ***
[   31.089654] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   31.089661] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   31.089667] *** PROBE: Platform data: c06b49f0 ***
[   31.089673] *** PROBE: Platform data validation passed ***
[   31.089678] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   31.089684] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   31.089689] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   31.089695] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   31.089701] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   31.109222] All ISP subdev platform drivers registered successfully
[   31.111945] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   31.111958] *** Registering platform device 0 from platform data ***
[   31.119668] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   31.119683] *** tx_isp_subdev_init: pdev=c06b46d0, sd=8048e000, ops=c06b4cf0 ***
[   31.119689] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[   31.119697] *** tx_isp_subdev_init: ops=c06b4cf0, ops->core=c06b4d24 ***
[   31.119703] *** tx_isp_subdev_init: ops->core->init=c066b288 ***
[   31.119709] *** tx_isp_subdev_init: Set sd->dev=c06b46e0, sd->pdev=c06b46d0 ***
[   31.119716] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   31.119722] tx_isp_module_init: Module initialized for isp-w00
[   31.119727] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   31.119733] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   31.119741] tx_isp_subdev_init: platform_get_resource returned c06b47c8 for device isp-w00
[   31.119749] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   31.119758] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   31.119764] isp_subdev_init_clks: Using platform data clock arrays: c06b47b8
[   31.119770] isp_subdev_init_clks: Using platform data clock configs
[   31.119777] Platform data clock[0]: name=cgu_isp, rate=100000000
[   31.119788] Clock cgu_isp: set rate 100000000 Hz, result=0
[   31.119795] Clock cgu_isp enabled successfully
[   31.119802] Platform data clock[1]: name=isp, rate=65535
[   31.119810] Clock isp enabled successfully
[   31.141122] CPM clock gates configured
[   31.141136] isp_subdev_init_clks: Successfully initialized 2 clocks
[   31.141146] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b46d0, sd=8048e000, ourISPdev=85f34000 ***
[   31.141154] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=85f34000 ***
[   31.141160] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   31.141165] *** DEBUG: About to check device name matches ***
[   31.141171] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   31.141179] *** LINKED CSI device: 8048e000, regs: b0022000 ***
[   31.141185] *** CSI PROBE: Set dev_priv to csi_dev 8048e000 AFTER subdev_init ***
[   31.141191] *** CSI PROBE: Set host_priv to csi_dev 8048e000 AFTER subdev_init ***
[   31.141197] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   31.141204] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   31.141225] *** Platform device 0 (isp-w00) registered successfully ***
[   31.141232] *** Registering platform device 1 from platform data ***
[   31.150017] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   31.150031] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   31.150038] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   31.150044] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   31.150051] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   31.150057] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   31.150063] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   31.150068] *** VIC will operate in FULL mode with complete buffer operations ***
[   31.150073] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   31.150080] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   31.150086] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   31.150092] *** VIC PROBE: Stored vic_dev pointer 8048e400 in subdev dev_priv ***
[   31.150099] *** VIC PROBE: Set host_priv to vic_dev 8048e400 for Binary Ninja compatibility ***
[   31.150105] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   31.150112] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   31.150119] *** tx_isp_subdev_init: pdev=c06b47e8, sd=8048e400, ops=c06b4c70 ***
[   31.150125] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[   31.150132] *** tx_isp_subdev_init: ops=c06b4c70, ops->core=c06b4c8c ***
[   31.150138] *** tx_isp_subdev_init: ops->core->init=c0680dac ***
[   31.150145] *** tx_isp_subdev_init: Set sd->dev=c06b47f8, sd->pdev=c06b47e8 ***
[   31.150151] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   31.150157] tx_isp_module_init: Module initialized for isp-w02
[   31.150163] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   31.150171] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   31.150178] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   31.150188] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0673928, thread=c0666584, flags=0x80, name=isp-w02, dev_id=85f34000) ***
[   31.150196] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0673928, thread=c0666584 ***
[   31.152511] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   31.152523] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   31.152530] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   31.152539] tx_isp_subdev_init: platform_get_resource returned c06b48e0 for device isp-w02
[   31.152547] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   31.152556] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   31.152563] isp_subdev_init_clks: Using platform data clock arrays: c06b48d0
[   31.152569] isp_subdev_init_clks: Using platform data clock configs
[   31.152576] Platform data clock[0]: name=cgu_isp, rate=100000000
[   31.152585] Clock cgu_isp: set rate 100000000 Hz, result=0
[   31.152591] Clock cgu_isp enabled successfully
[   31.152598] Platform data clock[1]: name=isp, rate=65535
[   31.152606] Clock isp enabled successfully
[   31.167685] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   31.167701] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   31.167711] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   31.167720] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   31.167732] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   31.167741] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   31.167751] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   31.167760] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   31.167773] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   31.167782] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   31.167791] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   31.167801] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   31.167809] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   31.167819] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   31.167828] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   31.167837] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   31.167847] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   31.167856] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   31.167865] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   31.167875] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   31.167884] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   31.167893] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   31.167902] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   31.167911] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   31.167921] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   31.167931] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   31.167940] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   31.167955] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   31.167965] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   31.167974] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   31.171164] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   31.171177] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   31.171187] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.171195] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   31.171206] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.171215] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   31.171229] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.171237] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.171247] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   31.171257] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   31.171266] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   31.171276] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   31.171285] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   31.171294] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   31.171303] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   31.171313] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   31.171322] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   31.171331] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   31.171341] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   31.171351] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   31.171361] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   31.173181] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   31.173195] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   31.173205] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   31.173214] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.173223] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.173232] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   31.173242] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   31.173251] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   31.173277] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   31.173286] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   31.173297] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   31.173306] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.173317] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.173327] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.173336] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   31.173345] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.173355] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.173363] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   31.173374] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   31.173383] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   31.173636] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   31.173645] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   31.173655] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   31.173664] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   31.173673] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   31.173683] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   31.173692] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   31.173701] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   31.173711] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   31.173720] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   31.173729] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   31.173739] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   31.173748] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   31.173757] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   31.173767] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   31.173776] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   31.173787] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   31.173797] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   31.173806] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   31.173815] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   31.173824] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   31.181119] CPM clock gates configured
[   31.181132] isp_subdev_init_clks: Successfully initialized 2 clocks
[   31.181142] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b47e8, sd=8048e400, ourISPdev=85f34000 ***
[   31.181150] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=85f34000 ***
[   31.181155] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   31.181161] *** DEBUG: About to check device name matches ***
[   31.181167] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   31.181173] *** DEBUG: Retrieved vic_dev from subdev data: 8048e400 ***
[   31.181179] *** DEBUG: About to set ourISPdev->vic_dev = 8048e400 ***
[   31.181184] *** DEBUG: ourISPdev before linking: 85f34000 ***
[   31.181190] *** DEBUG: ourISPdev->vic_dev set to: 8048e400 ***
[   31.181196] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   31.181201] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   31.181207] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   31.181215] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   31.181220] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   31.181226] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   31.181231] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   31.181252] *** Platform device 1 (isp-w02) registered successfully ***
[   31.181259] *** Registering platform device 2 from platform data ***
[   31.190473] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   31.190487] *** tx_isp_subdev_init: pdev=c06b45f8, sd=85c21000, ops=c06b5b54 ***
[   31.190493] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[   31.190501] *** tx_isp_subdev_init: ops=c06b5b54, ops->core=c06b5b74 ***
[   31.190507] *** tx_isp_subdev_init: ops->core->init=c068cf50 ***
[   31.190513] *** tx_isp_subdev_init: Set sd->dev=c06b4608, sd->pdev=c06b45f8 ***
[   31.190519] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b5b54 ***
[   31.190526] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b4cf0 ***
[   31.190533] tx_isp_module_init: Module initialized for isp-w01
[   31.190538] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   31.190547] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b45f8, sd=85c21000, ourISPdev=85f34000 ***
[   31.190553] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=85f34000 ***
[   31.190559] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   31.190565] *** DEBUG: About to check device name matches ***
[   31.190570] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   31.190576] *** LINKED VIN device: 85c21000 ***
[   31.190583] *** VIN SUBDEV OPS CONFIGURED: core=c06b5b74, video=c06b5b68, s_stream=c068d148 ***
[   31.190590] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   31.190597] *** VIN PROBE: Set dev_priv to vin_dev 85c21000 AFTER subdev_init ***
[   31.190602] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   31.190621] *** Platform device 2 (isp-w01) registered successfully ***
[   31.190628] *** Registering platform device 3 from platform data ***
[   31.193223] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   31.193238] *** tx_isp_subdev_init: pdev=c06b44b8, sd=85c21400, ops=c06b4da4 ***
[   31.193245] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[   31.193252] *** tx_isp_subdev_init: ops=c06b4da4, ops->core=c06bbc2c ***
[   31.193257] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   31.193264] *** tx_isp_subdev_init: Set sd->dev=c06b44c8, sd->pdev=c06b44b8 ***
[   31.193271] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b4da4 ***
[   31.193277] *** tx_isp_subdev_init: ops->sensor=c06bbc20, csi_subdev_ops=c06b4cf0 ***
[   31.193283] tx_isp_module_init: Module initialized for isp-fs
[   31.193289] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   31.193295] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   31.193302] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   31.193308] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   31.193315] *** FS PROBE: Set dev_priv to fs_dev 85c21400 AFTER subdev_init ***
[   31.193322] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   31.193341] *** Platform device 3 (isp-fs) registered successfully ***
[   31.193348] *** Registering platform device 4 from platform data ***
[   31.195830] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   31.195843] *** tx_isp_create_core_device: Creating ISP core device ***
[   31.195853] *** tx_isp_create_core_device: Core device created successfully: 8048e800 ***
[   31.195859] *** CORE PROBE: Set dev_priv to core_dev 8048e800 ***
[   31.195865] *** CORE PROBE: Set host_priv to core_dev 8048e800 - PREVENTS BadVA CRASH ***
[   31.195872] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   31.195879] *** tx_isp_subdev_init: pdev=c06b4380, sd=8048e800, ops=c06b4aa8 ***
[   31.195885] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[   31.195892] *** tx_isp_subdev_init: ops=c06b4aa8, ops->core=c06b4ad4 ***
[   31.195898] *** tx_isp_subdev_init: ops->core->init=c067d8fc ***
[   31.195905] *** tx_isp_subdev_init: Set sd->dev=c06b4390, sd->pdev=c06b4380 ***
[   31.195911] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   31.195917] tx_isp_module_init: Module initialized for isp-m0
[   31.195923] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   31.195931] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   31.195938] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   31.195948] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0673928, thread=c0666584, flags=0x80, name=isp-m0, dev_id=85f34000) ***
[   31.195956] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0673928, thread=c0666584 ***
d[   31.198229] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   31.198241] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   31.198247] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   31.198256] tx_isp_subdev_init: platform_get_resource returned c06b4480 for device isp-m0
[   31.198264] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   31.198275] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   31.198281] isp_subdev_init_clks: Using platform data clock arrays: c06b4468
[   31.198287] isp_subdev_init_clks: Using platform data clock configs
[   31.198295] Platform data clock[0]: name=cgu_isp, rate=100000000
[   31.198304] Clock cgu_isp: set rate 100000000 Hz, result=0
[   31.198310] Clock cgu_isp enabled successfully
[   31.198317] Platform data clock[1]: name=isp, rate=65535
[   31.198323] Clock isp enabled successfully
[   31.198330] Platform data clock[2]: name=csi, rate=65535
[   31.198337] Clock csi enabled successfully
[   31.221117] CPM clock gates configured
[   31.221131] isp_subdev_init_clks: Successfully initialized 3 clocks
[   31.221141] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4380, sd=8048e800, ourISPdev=85f34000 ***
[   31.221149] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=85f34000 ***
[   31.221155] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   31.221160] *** DEBUG: About to check device name matches ***
[   31.221166] *** DEBUG: CORE device name matched! Setting up Core device ***
[   31.221172] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   31.221180] *** tx_isp_link_core_device: Linking core device 8048e800 to ISP device 85f34000 ***
[   31.221185] *** tx_isp_link_core_device: Core device linked successfully ***
[   31.221192] *** Core subdev already registered at slot 3: 8048e800 ***
[   31.221198] *** LINKED CORE device: 8048e800 ***
[   31.221203] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   31.221209] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   31.221215] *** tx_isp_core_device_init: Initializing core device: 8048e800 ***
[   31.221227] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   31.221233] *** tx_isp_core_device_init: Core device initialized successfully ***
[   31.221238] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   31.221245] *** tx_isp_link_core_device: Linking core device 8048e800 to ISP device 85f34000 ***
[   31.221251] *** tx_isp_link_core_device: Core device linked successfully ***
[   31.221257] *** Core subdev already registered at slot 3: 8048e800 ***
[   31.221271] *** tx_isp_core_probe: Assigned frame_channels=8048ec00 to core_dev ***
[   31.221276] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   31.221282] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   31.221287] *** tx_isp_core_probe: Calling sensor_early_init ***
[   31.221293] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   31.221299] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   31.221305] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   31.221311] ispcore_slake_module: VIC device=8048e400, state=1ispcore_slake_module: Processing subdevices
[   31.221319] *** DEBUG: isp_dev=85f34000, isp_dev->subdevs=85f37274 ***<6>[   31.221328] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   31.221334] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   31.221341] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
m[   31.221346] ispcore_slake_module: CSI slake success
[   31.221350] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   31.221357] *** tx_isp_vic_slake_subdev: ENTRY - sd=8048e400 ***
[   31.221363] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8048e400, current state=1 ***
[   31.221370] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   31.221375] ispcore_slake_module: VIC slake success
[   31.221380] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   31.221385] ispcore_slake_module: Managing ISP clocks
[   31.221389] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   31.221397] ispcore_slake_module: Complete, result=0<6>[   31.221403] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   31.221408] *** tx_isp_core_probe: Core device setup complete ***
[   31.221413] ***   - Core device: 8048e800 ***
[   31.221419] ***   - Channel count: 6 ***
[   31.221424] ***   - Linked to ISP device: 85f34000 ***
[   31.221429] *** tx_isp_core_probe: Initializing core tuning system ***
[   31.221435] isp_core_tuning_init: Initializing tuning data structure
[   31.221446] isp_core_tuning_init: Tuning data structure initialized at 84d4e000
[   31.221452] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   31.221457] *** SAFE: mode_flag properly initialized using struct member access ***
[   31.221463] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   31.221468] *** tx_isp_core_probe: Set platform driver data ***
[   31.221473] *** tx_isp_core_probe: Set global core device reference ***
[   31.221478] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   31.221484] ***   - Core device: 8048e800 ***
[   31.221489] ***   - Tuning device: 84d4e000 ***
[   31.221495] *** tx_isp_core_probe: Creating frame channel devices ***
[   31.221500] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   31.230875] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   31.233453] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   31.235967] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   31.238487] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   31.238497] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   31.238503] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   31.238508] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   31.238514] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   31.238522] tisp_code_create_tuning_node: Allocated dynamic major 251
[   31.251253] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   31.251264] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   31.251270] *** tx_isp_core_probe: Core probe completed successfully ***
[   31.251290] *** Platform device 4 (isp-m0) registered successfully ***
[   31.251296] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   31.251319] *** Created /proc/jz/isp directory ***
[   31.251329] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   31.251337] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   31.251344] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   31.251351] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0682990 ***
[   31.251359] *** PROC ENTRY FIX: Using ISP device 85f34000 instead of VIC device 8048e400 for isp-w02 ***
[   31.251367] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   31.251374] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   31.251382] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   31.251391] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   31.251401] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   31.251406] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   31.251412] *** Misc device registration handled via main tx-isp device ***
[   31.251417] *** Misc device registration handled via main tx-isp device ***
	[   31.251423] *** Misc device registration handled via main tx-isp device ***
[   31.251428] *** Misc device registration handled via main tx-isp device ***
[   31.251433] *** Misc device registration handled via main tx-isp device ***
[   31.251439] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   31.251447] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   31.251455] *** Frame channel 1 initialized: 640x360, state=2 ***
[   31.251461] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   31.251467] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8048e400 ***
[   31.251473] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   31.251478] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   31.251483] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   31.251489] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   31.251495] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   31.251501] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   31.251506] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   31.251512] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   31.251517] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   31.251523] *** PROBE: Binary Ninja reference implementation complete ***
[   31.254001] *** tx_isp_init: Platform device and driver registered successfully ***
[   31.257277] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   31.257291] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   31.257301] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   31.257445] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   31.259275] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 80.000 ms)
[   31.259316] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 80.000 ms)
[   31.259325] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 80.000 ms)
[   31.312775] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   32.544333] === gc2053 SENSOR MODULE INIT ===
[   32.546803] gc2053 I2C driver registered, waiting for device creation by ISP
[   34.830031] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   34.830045] === ISP Subdevice Array Status ===
[   34.830053]   [0]: isp-w00 (sd=8048e000)
[   34.830060]   [1]: isp-w02 (sd=8048e400)
[   34.830067]   [2]: isp-w01 (sd=85c21000)
[   34.830073]   [3]: isp-m0 (sd=8048e800)
[   34.830079]   [4]: (empty)
[   34.830083]   [5]: (empty)
[   34.830089]   [6]: (empty)
[   34.830093]   [7]: (empty)
[   34.830098]   [8]: (empty)
[   34.830103]   [9]: (empty)
[   34.830108]   [10]: (empty)
[   34.830113]   [11]: (empty)
[   34.830118]   [12]: (empty)
[   34.830123]   [13]: (empty)
[   34.830128]   [14]: (empty)
[   34.830133]   [15]: (empty)
[   34.830138] === End Subdevice Array ===
[   34.830145] *** tx_isp_open: Found core subdev 8048e800, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   34.830151] *** DEBUG: core_sd->dev_priv=8048e800, core_sd->host_priv=8048e800 ***
[   34.830158] *** DEBUG: core_sd->pdev=c06b4380, core_sd->ops=c06b4aa8 ***
[   34.830165] *** ispcore_core_ops_init: ENTRY - sd=8048e800, on=1 ***
[   34.830172] *** ispcore_core_ops_init: sd->dev_priv=8048e800, sd->host_priv=8048e800 ***
[   34.830179] *** ispcore_core_ops_init: sd->pdev=c06b4380, sd->ops=c06b4aa8 ***
[   34.830185] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   34.830191] *** ispcore_core_ops_init: ISP device=85f34000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   34.830199] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   34.830205] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   34.830210] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   34.830215] *** ispcore_core_ops_init: s0 (core_dev) = 8048e800 from sd->host_priv ***
[   34.830223] ispcore_core_ops_init: core_dev=8048e800, vic_dev=8048e400, vic_state=1
[   34.830227] ispcore_core_ops_init: Complete, result=0<6>[   34.830233] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   34.830239] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   34.830579] ISP IOCTL: cmd=0x805056c1 arg=0x77aecd60
[   34.830593] subdev_sensor_ops_ioctl: cmd=0x2000000
[   34.830599] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   34.830605] *** Creating I2C sensor device on adapter 0 ***
[   34.830613] *** Creating I2C device: gc2053 at 0x37 ***
[   34.830619] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   34.830627] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   34.830632] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   34.841129] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   34.849367] === GC2053 SENSOR PROBE START ===
[   34.849384] sensor_probe: client=855bce00, addr=0x37, adapter=84074c10 (i2c0)
[   34.849389] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   34.849395] Requesting reset GPIO 18
[   34.849403] GPIO reset sequence: HIGH -> LOW -> HIGH
[   35.071493] GPIO reset sequence completed successfully
[   35.071506] === GPIO INITIALIZATION COMPLETE ===
[   35.071517] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   35.071531] sensor_probe: data_interface=1, sensor_max_fps=30
[   35.071537] sensor_probe: MIPI 30fps
[   35.071544] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   35.071552] *** tx_isp_subdev_init: pdev=c06de168, sd=8474b400, ops=c06de248 ***
[   35.071558] *** tx_isp_subdev_init: ourISPdev=85f34000 ***
[   35.071565] *** tx_isp_subdev_init: ops=c06de248, ops->core=c06de274 ***
[   35.071571] *** tx_isp_subdev_init: ops->core->init=c06db6bc ***
[   35.071586] *** tx_isp_subdev_init: Set sd->dev=c06de178, sd->pdev=c06de168 ***
[   35.071594] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06de248, ops->sensor=c06de25c ***
[   35.071599] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   35.071607] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=8474b400 ***
[   35.071613] *** tx_isp_subdev_init: SENSOR ops=c06de248, ops->sensor=c06de25c ***
[   35.071619] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   35.071625] tx_isp_module_init: Module initialized for (null)
[   35.071631] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   35.071639] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06de168, sd=8474b400, ourISPdev=85f34000 ***
[   35.071647] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=85f34000 ***
[   35.071652] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   35.071657] *** DEBUG: About to check device name matches ***
[   35.071664] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   35.071671] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   35.071677] *** SENSOR subdev: 8474b400, ops: c06de248 ***
[   35.071683] *** SENSOR ops->sensor: c06de25c ***
[   35.071688] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   35.071694] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   35.071767] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   35.071775] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   35.071781] sensor_probe: I2C client association complete
[   35.071789]   sd=8474b400, client=855bce00, addr=0x37, adapter=i2c0
[   35.071795] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   35.071803] sensor_read: reg=0xf0, client=855bce00, adapter=i2c0, addr=0x37
[   35.072215] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   35.072225] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   35.072231] *** SUCCESS: I2C communication working after GPIO reset! ***
[   35.072239] sensor_read: reg=0xf1, client=855bce00, adapter=i2c0, addr=0x37
[   35.072727] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   35.072735] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   35.072740] === I2C COMMUNICATION TEST COMPLETE ===
[   35.072747] Registering gc2053 with ISP framework (sd=8474b400, sensor=8474b400)
[   35.072753] gc2053 registered with ISP framework successfully
[   35.072773] *** MIPS-SAFE: I2C device created successfully at 0x855bce00 ***
[   35.072781] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   35.072787] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   35.072793] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   35.072800] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   35.072835] ISP IOCTL: cmd=0xc050561a arg=0x7fbfce98
[   35.072842] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   35.072849] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   35.072857] ISP IOCTL: cmd=0xc050561a arg=0x7fbfce98
[   35.072862] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   35.072868] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   35.072875] ISP IOCTL: cmd=0xc0045627 arg=0x7fbfcef0
[   35.072885] ISP IOCTL: cmd=0x800856d5 arg=0x7fbfcee8
[   35.072891] TX_ISP_GET_BUF: IOCTL handler called
[   35.072898] TX_ISP_GET_BUF: core_dev=8048e800, isp_dev=85f34000
[   35.072904] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   35.072911] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   35.152774] ISP IOCTL: cmd=0x800856d4 arg=0x7fbfcee8
[   35.152788] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   35.153081] ISP IOCTL: cmd=0x40045626 arg=0x7fbfcf00
[   35.153095] subdev_sensor_ops_ioctl: cmd=0x2000003
[   35.153101] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   35.153108] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   35.153114] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   35.153123] ISP IOCTL: cmd=0x80045612 arg=0x0
[   35.153129] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   35.153135] === ISP Subdevice Array Status ===
[   35.153143]   [0]: isp-w00 (sd=8048e000)
[   35.153150]   [1]: isp-w02 (sd=8048e400)
[   35.153157]   [2]: isp-w01 (sd=85c21000)
[   35.153163]   [3]: isp-m0 (sd=8048e800)
[   35.153170]   [4]: gc2053 (sd=8474b400)
[   35.153176]   [5]: gc2053 (sd=8474b400)
[   35.153181]   [6]: (empty)
[   35.153186]   [7]: (empty)
[   35.153191]   [8]: (empty)
[   35.153196]   [9]: (empty)
[   35.153201]   [10]: (empty)
[   35.153206]   [11]: (empty)
[   35.153211]   [12]: (empty)
[   35.153216]   [13]: (empty)
[   35.153221]   [14]: (empty)
[   35.153226]   [15]: (empty)
[   35.153231] === End Subdevice Array ===
[   35.153236] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   35.153242] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   35.153247] *** ispcore_activate_module: Fixed for our struct layouts ***
[   35.153253] *** VIC device in state 1, proceeding with activation ***
[   35.153259] *** CLOCK CONFIGURATION SECTION: clk_array=8562af00, clk_count=2 ***
[   35.153267] Clock 0 set to 100000000 Hz
[   35.153273] Clock 0 enabled
[   35.153280] Clock 1 set to 100000000 Hz
[   35.153285] Clock 1 enabled
[   35.153290] *** SUBDEVICE VALIDATION SECTION ***
[   35.153295] VIC device state set to 2 (activated)
[   35.153300] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   35.153305] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   35.153310] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   35.153315] *** SUBDEVICE INITIALIZATION LOOP ***
[   35.153321] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   35.153327] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   35.153335] *** SENSOR_INIT: gc2053 enable=1 ***
[   35.153343] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)

[   35.153349] *** CALLING SENSOR_WRITE_ARRAY WITH c06dee20 (should be 137 registers) ***
[   35.153359] sensor_write: reg=0xfe val=0x80, client=855bce00, adapter=i2c0, addr=0x37
[   35.153681] sensor_write: reg=0xfe val=0x80 SUCCESS
[   35.153688] sensor_write_array: reg[1] 0xfe=0x80 OK
[   35.153697] sensor_write: reg=0xfe val=0x80, client=855bce00, adapter=i2c0, addr=0x37
[   35.154017] sensor_write: reg=0xfe val=0x80 SUCCESS
[   35.154024] sensor_write_array: reg[2] 0xfe=0x80 OK
[   35.154033] sensor_write: reg=0xfe val=0x80, client=855bce00, adapter=i2c0, addr=0x37
[   35.154344] sensor_write: reg=0xfe val=0x80 SUCCESS
[   35.154351] sensor_write_array: reg[3] 0xfe=0x80 OK
[   35.154359] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.154673] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.154679] sensor_write_array: reg[4] 0xfe=0x00 OK
[   35.154688] sensor_write: reg=0xf2 val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.155001] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   35.155007] sensor_write_array: reg[5] 0xf2=0x00 OK
[   35.155016] sensor_write: reg=0xf3 val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.155329] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   35.155336] sensor_write_array: reg[6] 0xf3=0x00 OK
[   35.155344] sensor_write: reg=0xf4 val=0x36, client=855bce00, adapter=i2c0, addr=0x37
[   35.155657] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   35.155664] sensor_write_array: reg[7] 0xf4=0x36 OK
[   35.155673] sensor_write: reg=0xf5 val=0xc0, client=855bce00, adapter=i2c0, addr=0x37
[   35.155985] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   35.155992] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   35.156001] sensor_write: reg=0xf6 val=0x44, client=855bce00, adapter=i2c0, addr=0x37
[   35.156313] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   35.156321] sensor_write_array: reg[9] 0xf6=0x44 OK
[   35.156329] sensor_write: reg=0xf7 val=0x01, client=855bce00, adapter=i2c0, addr=0x37
[   35.161529] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   35.161541] sensor_write_array: reg[10] 0xf7=0x01 OK
[   35.161552] sensor_write: reg=0xf8 val=0x68, client=855bce00, adapter=i2c0, addr=0x37
[   35.161869] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   35.161879] sensor_write: reg=0xf9 val=0x40, client=855bce00, adapter=i2c0, addr=0x37
[   35.162197] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   35.162207] sensor_write: reg=0xfc val=0x8e, client=855bce00, adapter=i2c0, addr=0x37
[   35.162519] sensor_write: reg=0xfc val=0x8e SUCCESS
[   35.162527] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.162841] sensor_write: reg=0xfe val=0x00 SUCCESS
[   35.162849] sensor_write: reg=0x87 val=0x18, client=855bce00, adapter=i2c0, addr=0x37
[   35.163151] sensor_write: reg=0x87 val=0x18 SUCCESS
[   35.163161] sensor_write: reg=0xee val=0x30, client=855bce00, adapter=i2c0, addr=0x37
[   35.163474] sensor_write: reg=0xee val=0x30 SUCCESS
[   35.163483] sensor_write: reg=0xd0 val=0xb7, client=855bce00, adapter=i2c0, addr=0x37
[   35.163797] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   35.163805] sensor_write: reg=0x03 val=0x04, client=855bce00, adapter=i2c0, addr=0x37
[   35.164119] sensor_write: reg=0x03 val=0x04 SUCCESS
[   35.164127] sensor_write: reg=0x04 val=0x60, client=855bce00, adapter=i2c0, addr=0x37
[   35.164440] sensor_write: reg=0x04 val=0x60 SUCCESS
[   35.164449] sensor_write: reg=0x05 val=0x04, client=855bce00, adapter=i2c0, addr=0x37
[   35.164761] sensor_write: reg=0x05 val=0x04 SUCCESS
[   35.164769] sensor_write: reg=0x06 val=0x4c, client=855bce00, adapter=i2c0, addr=0x37
[   35.165083] sensor_write: reg=0x06 val=0x4c SUCCESS
[   35.165091] sensor_write: reg=0x07 val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.165404] sensor_write: reg=0x07 val=0x00 SUCCESS
[   35.165412] sensor_write: reg=0x08 val=0x11, client=855bce00, adapter=i2c0, addr=0x37
[   35.165725] sensor_write: reg=0x08 val=0x11 SUCCESS
[   35.165733] sensor_write: reg=0x09 val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.166046] sensor_write: reg=0x09 val=0x00 SUCCESS
[   35.166055] sensor_write: reg=0x0a val=0x02, client=855bce00, adapter=i2c0, addr=0x37
[   35.171529] sensor_write: reg=0x0a val=0x02 SUCCESS
[   35.171544] sensor_write: reg=0x0b val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.171861] sensor_write: reg=0x0b val=0x00 SUCCESS
[   35.171870] sensor_write: reg=0x0c val=0x02, client=855bce00, adapter=i2c0, addr=0x37
[   35.172186] sensor_write: reg=0x0c val=0x02 SUCCESS
[   35.172195] sensor_write: reg=0x0d val=0x04, client=855bce00, adapter=i2c0, addr=0x37
[   35.172509] sensor_write: reg=0x0d val=0x04 SUCCESS
[   35.172517] sensor_write: reg=0x0e val=0x40, client=855bce00, adapter=i2c0, addr=0x37
[   35.172831] sensor_write: reg=0x0e val=0x40 SUCCESS
[   35.172839] sensor_write: reg=0x12 val=0xe2, client=855bce00, adapter=i2c0, addr=0x37
[   35.173205] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   35.173215] sensor_write: reg=0x13 val=0x16, client=855bce00, adapter=i2c0, addr=0x37
[   35.173531] sensor_write: reg=0x13 val=0x16 SUCCESS
[   35.173539] sensor_write: reg=0x19 val=0x0a, client=855bce00, adapter=i2c0, addr=0x37
[   35.173853] sensor_write: reg=0x19 val=0x0a SUCCESS
[   35.173862] sensor_write: reg=0x21 val=0x1c, client=855bce00, adapter=i2c0, addr=0x37
[   35.174175] sensor_write: reg=0x21 val=0x1c SUCCESS
[   35.174183] sensor_write: reg=0x28 val=0x0a, client=855bce00, adapter=i2c0, addr=0x37
[   35.174496] sensor_write: reg=0x28 val=0x0a SUCCESS
[   35.174505] sensor_write: reg=0x29 val=0x24, client=855bce00, adapter=i2c0, addr=0x37
[   35.174818] sensor_write: reg=0x29 val=0x24 SUCCESS
[   35.174827] sensor_write: reg=0x2b val=0x04, client=855bce00, adapter=i2c0, addr=0x37
[   35.175139] sensor_write: reg=0x2b val=0x04 SUCCESS
[   35.175148] sensor_write: reg=0x32 val=0xf8, client=855bce00, adapter=i2c0, addr=0x37
[   35.175461] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   35.175469] sensor_write: reg=0x37 val=0x03, client=855bce00, adapter=i2c0, addr=0x37
[   35.175783] sensor_write: reg=0x37 val=0x03 SUCCESS
[   35.175791] sensor_write: reg=0x39 val=0x15, client=855bce00, adapter=i2c0, addr=0x37
[   35.176104] sensor_write: reg=0x39 val=0x15 SUCCESS
[   35.176113] sensor_write: reg=0x43 val=0x07, client=855bce00, adapter=i2c0, addr=0x37
[   35.176425] sensor_write: reg=0x43 val=0x07 SUCCESS
[   35.176434] sensor_write: reg=0x44 val=0x40, client=855bce00, adapter=i2c0, addr=0x37
[   35.181547] sensor_write: reg=0x44 val=0x40 SUCCESS
[   35.181563] sensor_write: reg=0x46 val=0x0b, client=855bce00, adapter=i2c0, addr=0x37
[   35.181880] sensor_write: reg=0x46 val=0x0b SUCCESS
[   35.181889] sensor_write: reg=0x4b val=0x20, client=855bce00, adapter=i2c0, addr=0x37
[   35.182206] sensor_write: reg=0x4b val=0x20 SUCCESS
[   35.182215] sensor_write: reg=0x4e val=0x08, client=855bce00, adapter=i2c0, addr=0x37
[   35.182526] sensor_write: reg=0x4e val=0x08 SUCCESS
[   35.182535] sensor_write: reg=0x55 val=0x20, client=855bce00, adapter=i2c0, addr=0x37
[   35.182848] sensor_write: reg=0x55 val=0x20 SUCCESS
[   35.182857] sensor_write: reg=0x66 val=0x05, client=855bce00, adapter=i2c0, addr=0x37
[   35.183169] sensor_write: reg=0x66 val=0x05 SUCCESS
[   35.183233] sensor_write: reg=0x67 val=0x05, client=855bce00, adapter=i2c0, addr=0x37
[   35.183550] sensor_write: reg=0x67 val=0x05 SUCCESS
[   35.183559] sensor_write: reg=0x77 val=0x01, client=855bce00, adapter=i2c0, addr=0x37
[   35.183873] sensor_write: reg=0x77 val=0x01 SUCCESS
[   35.183881] sensor_write: reg=0x78 val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.184194] sensor_write: reg=0x78 val=0x00 SUCCESS
[   35.184203] sensor_write: reg=0x7c val=0x93, client=855bce00, adapter=i2c0, addr=0x37
[   35.184516] sensor_write: reg=0x7c val=0x93 SUCCESS
[   35.184523] sensor_write_array: reg[50] 0x7c=0x93 OK
[   35.184532] sensor_write: reg=0x8c val=0x12, client=855bce00, adapter=i2c0, addr=0x37
[   35.184845] sensor_write: reg=0x8c val=0x12 SUCCESS
[   35.184853] sensor_write: reg=0x8d val=0x92, client=855bce00, adapter=i2c0, addr=0x37
[   35.185166] sensor_write: reg=0x8d val=0x92 SUCCESS
[   35.185175] sensor_write: reg=0x90 val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.185487] sensor_write: reg=0x90 val=0x00 SUCCESS
[   35.185496] sensor_write: reg=0x41 val=0x04, client=855bce00, adapter=i2c0, addr=0x37
[   35.185809] sensor_write: reg=0x41 val=0x04 SUCCESS
[   35.185817] sensor_write: reg=0x42 val=0x9d, client=855bce00, adapter=i2c0, addr=0x37
[   35.188773] sensor_write: reg=0x42 val=0x9d SUCCESS
[   35.188786] sensor_write: reg=0x9d val=0x10, client=855bce00, adapter=i2c0, addr=0x37
[   35.189107] sensor_write: reg=0x9d val=0x10 SUCCESS
[   35.189117] sensor_write: reg=0xce val=0x7c, client=855bce00, adapter=i2c0, addr=0x37
[   35.189431] sensor_write: reg=0xce val=0x7c SUCCESS
[   35.189440] sensor_write: reg=0xd2 val=0x41, client=855bce00, adapter=i2c0, addr=0x37
[   35.189753] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   35.189762] sensor_write: reg=0xd3 val=0xdc, client=855bce00, adapter=i2c0, addr=0x37
[   35.190075] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   35.190083] sensor_write: reg=0xe6 val=0x50, client=855bce00, adapter=i2c0, addr=0x37
[   35.190397] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   35.190405] sensor_write: reg=0xb6 val=0xc0, client=855bce00, adapter=i2c0, addr=0x37
[   35.190718] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   35.190727] sensor_write: reg=0xb0 val=0x70, client=855bce00, adapter=i2c0, addr=0x37
[   35.191039] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   35.191048] sensor_write: reg=0xb1 val=0x01, client=855bce00, adapter=i2c0, addr=0x37
[   35.191375] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   35.191385] sensor_write: reg=0xb2 val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.191729] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   35.191740] sensor_write: reg=0xb3 val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.192053] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   35.192061] sensor_write: reg=0xb4 val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.201533] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   35.201549] sensor_write: reg=0xb8 val=0x01, client=855bce00, adapter=i2c0, addr=0x37
[   35.201867] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   35.201876] sensor_write: reg=0xb9 val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   35.203485] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   35.203502] sensor_write: reg=0x26 val=0x30, client=855bce00, adapter=i2c0, addr=0x37
[   35.203819] sensor_write: reg=0x26 val=0x30 SUCCESS
[   35.203827] sensor_write: reg=0xfe val=0x01, client=855bce00, adapter=i2c0, addr=0x37
[   35.204143] sensor_write: reg=0xfe val=0x01 SUCCESS
[   35.204152] sensor_write: reg=0x40 val=0x23, client=855bce00, adapter=i2c0, addr=0x37
[   35.204465] sensor_write: reg=0x40 val=0x23 SUCCESS
[   35.204474] sensor_write: reg=0x55 val=0x07, client=855bce00, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[   35.429522] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   35.430053] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   35.430060] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   35.430067] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   35.430073] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   35.430079] tiziano_ae_set_hardware_param: Parameters written to AE0
[   35.430085] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   35.430092] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   35.430099] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   35.430105] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   35.430112] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   35.430118] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   35.430125] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   35.430131] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   35.430138] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   35.430144] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   35.430151] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   35.430157] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   35.430163] tiziano_ae_set_hardware_param: Parameters written to AE1
[   35.430169] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   35.430177] *** system_irq_func_set: Registered handler c06847a8 at index 10 ***
[   35.441651] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 4260.000 ms)
[   35.441666] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 4260.000 ms)
[   35.450241] *** system_irq_func_set: Registered handler c06848c0 at index 27 ***
[   35.470437] *** system_irq_func_set: Registered handler c06847a8 at index 26 ***
[   35.478107] *** system_irq_func_set: Registered handler c06849a8 at index 29 ***
[   35.491555] *** system_irq_func_set: Registered handler c0684934 at index 28 ***
[   35.509382] *** system_irq_func_set: Registered handler c0684a1c at index 30 ***
[   35.529571] *** system_irq_func_set: Registered handler c0684a70 at index 20 ***
[   35.539645] *** system_irq_func_set: Registered handler c0684ac4 at index 18 ***
[   35.558555] *** system_irq_func_set: Registered handler c0684b18 at index 31 ***
[   35.571556] *** system_irq_func_set: Registered handler c0684b6c at index 11 ***
[   35.589365] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   35.589387] tiziano_deflicker_expt: Generated 119 LUT entries
[   35.589394] tisp_event_set_cb: Setting callback for event 1
[   35.589401] tisp_event_set_cb: Event 1 callback set to c06843a8
[   35.589406] tisp_event_set_cb: Setting callback for event 6
[   35.589413] tisp_event_set_cb: Event 6 callback set to c0683908
[   35.589418] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   35.589424] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   35.589432] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   35.589438] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   35.589445] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   35.589450] tiziano_awb_init: AWB hardware blocks enabled
[   35.589456] tiziano_gamma_init: Initializing Gamma processing
[   35.589461] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   35.589520] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   35.589526] tiziano_gib_init: Initializing GIB processing
[   35.589532] tiziano_lsc_init: Initializing LSC processing
[   35.589536] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   35.589544] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   35.589551] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   35.589558] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   35.589563] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   35.589620] tiziano_ccm_init: Initializing Color Correction Matrix
[   35.589626] tiziano_ccm_init: Using linear CCM parameters
[   35.589632] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   35.589638] jz_isp_ccm: EV=64, CT=9984
[   35.589645] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   35.589650] cm_control: saturation=128
[   35.589656] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   35.589662] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   35.589668] tiziano_ccm_init: CCM initialized successfully
[   35.589672] tiziano_dmsc_init: Initializing DMSC processing
[   35.589678] tiziano_sharpen_init: Initializing Sharpening
[   35.589683] tiziano_sharpen_init: Using linear sharpening parameters
[   35.589688] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   35.589695] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   35.589701] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   35.589727] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   35.589734] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   35.589740] tiziano_sharpen_init: Sharpening initialized successfully
[   35.589745] tiziano_sdns_init: Initializing SDNS processing
[   35.589753] tiziano_sdns_init: Using linear SDNS parameters
[   35.589758] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   35.589765] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   35.589771] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   35.589804] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   35.589810] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   35.589816] tiziano_sdns_init: SDNS processing initialized successfully
[   35.589822] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   35.589827] tiziano_mdns_init: Using linear MDNS parameters
[   35.589837] tiziano_mdns_init: MDNS processing initialized successfully
[   35.589842] tiziano_clm_init: Initializing CLM processing
[   35.589848] tiziano_dpc_init: Initializing DPC processing
[   35.589852] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   35.589858] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   35.589865] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   35.589871] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   35.589886] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   35.589892] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   35.589898] tiziano_hldc_init: Initializing HLDC processing
[   35.589904] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   35.589910] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   35.589917] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   35.589924] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   35.589931] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   35.589938] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   35.589944] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   35.589951] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   35.589958] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   35.589965] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   35.589972] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   35.589978] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   35.589985] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   35.589991] tiziano_adr_params_refresh: Refreshing ADR parameters
[   35.589996] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   35.590002] tiziano_adr_params_init: Initializing ADR parameter arrays
[   35.590008] tisp_adr_set_params: Writing ADR parameters to registers
[   35.590041] tisp_adr_set_params: ADR parameters written to hardware
[   35.590046] tisp_event_set_cb: Setting callback for event 18
[   35.590053] tisp_event_set_cb: Event 18 callback set to c0684ac4
[   35.590058] tisp_event_set_cb: Setting callback for event 2
[   35.590065] tisp_event_set_cb: Event 2 callback set to c06835a4
[   35.590070] tiziano_adr_init: ADR processing initialized successfully
[   35.590076] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   35.590082] tiziano_bcsh_init: Initializing BCSH processing
[   35.590087] tiziano_ydns_init: Initializing YDNS processing
[   35.590092] tiziano_rdns_init: Initializing RDNS processing
[   35.590097] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   35.590102] tisp_event_init: Initializing ISP event system
[   35.590110] tisp_event_init: SAFE event system initialized with 20 nodes
[   35.590116] tisp_event_set_cb: Setting callback for event 4
[   35.590122] tisp_event_set_cb: Event 4 callback set to c06835d0
[   35.590128] tisp_event_set_cb: Setting callback for event 5
[   35.590134] tisp_event_set_cb: Event 5 callback set to c0683a98
[   35.590140] tisp_event_set_cb: Setting callback for event 7
[   35.590146] tisp_event_set_cb: Event 7 callback set to c0683664
[   35.590151] tisp_event_set_cb: Setting callback for event 9
[   35.590158] tisp_event_set_cb: Event 9 callback set to c06836ec
[   35.590163] tisp_event_set_cb: Setting callback for event 8
[   35.590170] tisp_event_set_cb: Event 8 callback set to c06837b0
[   35.590175] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   35.590181] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   35.590186] tisp_param_operate_init: Initializing parameter operations
[   35.590194] tisp_netlink_init: Initializing netlink communication
[   35.590200] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   35.590230] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   35.590242] tisp_netlink_init: Netlink socket created successfully
[   35.590248] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   35.590254] tisp_code_create_tuning_node: Device already created, skipping
[   35.590260] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   35.590266] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   35.590272] *** ispcore_core_ops_init: Second tisp_init completed ***
[   35.590278] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   35.590286] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   35.590294] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   35.590300] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   35.590305] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   35.590311] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   35.590316] ispcore_core_ops_init: Complete, result=0<6>[   35.590323] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   35.590329] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   35.590335] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.590345] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   35.590352] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   35.590358] VIN: tx_isp_vin_init: a0 (sensor) = 8474b400
[   35.590364] VIN: tx_isp_vin_init: using VIN device from global ISP: 85c21000
[   35.590370] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   35.590378] *** SENSOR_INIT: gc2053 enable=1 ***
[   35.590384] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   35.590390] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   35.590396] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   35.590402] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   35.590407] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   35.590413] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   35.590420] *** vic_core_ops_init: ENTRY - sd=8048e400, enable=1 ***
[   35.590426] *** vic_core_ops_init: vic_dev=8048e400, current state check ***
d[   35.590433] *** vic_core_ops_init: current_state=3, enable=1 ***
[   35.590439] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   35.590447] csi_core_ops_init: sd=8048e000, csi_dev=8048e000, enable=1
[   35.590452] *** VIC device final state set to 2 (fully activated) ***
[   35.590458] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   35.590464] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   35.590470] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   35.590476] *** vic_core_ops_init: ENTRY - sd=8048e400, enable=1 ***
[   35.590482] *** vic_core_ops_init: vic_dev=8048e400, current state check ***
[   35.590489] *** vic_core_ops_init: current_state=2, enable=1 ***
[   35.590494] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   35.590500] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   35.590506] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   35.590512] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   35.590518] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   35.590525] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   35.590530] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   35.590536] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   35.590542] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   35.590548] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   35.590554] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   35.590560] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   35.590568] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   35.590574] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   35.590579] *** tx_vic_enable_irq: completed successfully ***
[   35.590584] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   35.590590] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   35.590596] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   35.590604] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   35.590612] csi_core_ops_init: sd=8048e000, csi_dev=8048e000, enable=1
[   35.590618] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   35.590622] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   35.590629] *** vic_core_ops_init: ENTRY - sd=8048e400, enable=1 ***
[   35.590635] *** vic_core_ops_init: vic_dev=8048e400, current state check ***
[   35.590641] *** vic_core_ops_init: current_state=3, enable=1 ***
[   35.590646] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   35.590652] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   35.590658] *** ispcore_core_ops_init: ENTRY - sd=8048e800, on=1 ***
[   35.590665] *** ispcore_core_ops_init: sd->dev_priv=8048e800, sd->host_priv=8048e800 ***
[   35.590672] *** ispcore_core_ops_init: sd->pdev=c06b4380, sd->ops=c06b4aa8 ***
[   35.590678] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   35.590683] *** ispcore_core_ops_init: ISP device=85f34000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   35.590690] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.590698] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   35.590704] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   35.590710] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   35.590715] *** ispcore_core_ops_init: s0 (core_dev) = 8048e800 from sd->host_priv ***
[   35.590723] ispcore_core_ops_init: core_dev=8048e800, vic_dev=8048e400, vic_state=3
[   35.590727] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   35.590736] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   35.590744] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   35.590752] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   35.590758] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   35.590763] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   35.590768] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   35.590773] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   35.590780] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   35.590786] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   35.590792] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   35.590798] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   35.590802] tisp_event_init: Initializing ISP event system
[   35.590809] tisp_event_init: SAFE event system initialized with 20 nodes
[   35.590815] tisp_event_set_cb: Setting callback for event 4
[   35.590821] tisp_event_set_cb: Event 4 callback set to c06835d0
[   35.590827] tisp_event_set_cb: Setting callback for event 5
[   35.590833] tisp_event_set_cb: Event 5 callback set to c0683a98
[   35.590839] tisp_event_set_cb: Setting callback for event 7
[   35.590845] tisp_event_set_cb: Event 7 callback set to c0683664
[   35.590850] tisp_event_set_cb: Setting callback for event 9
[   35.590857] tisp_event_set_cb: Event 9 callback set to c06836ec
[   35.590862] tisp_event_set_cb: Setting callback for event 8
[   35.590869] tisp_event_set_cb: Event 8 callback set to c06837b0
[   35.590876] *** system_irq_func_set: Registered handler c067c558 at index 13 ***
[   35.609569] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   35.609585] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   35.609592] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   35.609599] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   35.609606] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   35.609613] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   35.609620] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   35.609626] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   35.609634] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   35.609640] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   35.609647] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   35.609654] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   35.609660] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   35.609668] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   35.609674] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   35.609681] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   35.609688] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   35.609693] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
m[   35.609700] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   35.609706] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   35.609713] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   35.609720] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   35.609725] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   35.609730] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   35.609737] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   35.609744] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   35.609751] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   35.609758] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   35.609764] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   35.609771] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   35.609778] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   35.609784] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   35.609790] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   35.609797] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   35.609804] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   35.609810] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   35.609817] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   35.609824] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   35.609830] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   35.609837] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   35.609843] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   35.609850] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   35.609856] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   35.609862] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   35.609870] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   35.609877] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   35.609884] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   35.609890] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   35.609896] *** tisp_init: ISP control register set to enable processing pipeline ***
[   35.609902] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   35.609908] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   35.609915] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   35.609920] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   35.609927] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   35.609933] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   35.609944] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=85f34000 ***
[   35.617389] *** isp_irq_handle: IRQ 37 received, dev_id=85f34000 ***
[   35.617394] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   35.625116] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=85f34000 ***
[   35.632567] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   35.640282] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   35.647817] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   35.654011] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   35.662090] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c06847a8 ***
[   35.670345] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   35.679593] ae0_interrupt_static: Processing AE0 static interrupt
[   35.679600] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   35.679606] ae0_interrupt_static: AE0 static interrupt processed
[   35.679612] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   35.687785] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   35.725186] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4550.000 ms)
[   35.725201] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4550.000 ms)
[   35.725218] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   35.727412] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 290.000 ms)
[   35.727423] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 290.000 ms)
[   35.781902] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   35.781918] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   35.781924] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   35.781930] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   35.781936] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   35.781944] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   35.781951] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   35.781958] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   35.781964] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   35.781971] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   35.781977] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   35.781983] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   35.781990] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   35.781996] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   35.782003] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   35.782009] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   35.782016] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   35.782023] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   35.782031] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   35.782038] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   35.782046] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   35.782052] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   35.782058] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   35.782065] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   35.782070] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   35.782076] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   35.782082] *** This should eliminate green frames by enabling proper color processing ***
[   35.782088] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   35.782095] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   35.782102] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   35.782108] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   35.782114] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   35.782121] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   35.782128] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   35.782134] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   35.782141] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   35.782146] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   35.782152] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   35.782157] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   35.782162] *** tisp_init: Standard tuning parameters loaded successfully ***
[   35.782168] *** tisp_init: Custom tuning parameters loaded successfully ***
[   35.782174] tisp_set_csc_version: Setting CSC version 0
[   35.782180] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   35.782187] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   35.782193] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
	[   35.782200] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   35.782206] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   35.782212] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   35.782217] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   35.782224] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   35.782230] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   35.782235] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   35.782242] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   35.782248] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   35.782254] *** tisp_init: ISP processing pipeline fully enabled ***
[   35.782260] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   35.782266] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   35.782272] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   35.786758] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   35.786769] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   35.786775] tisp_init: ISP memory buffers configured
[   35.786780] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   35.786788] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   35.786797] tiziano_ae_params_refresh: Refreshing AE parameters
[   35.786808] tiziano_ae_params_refresh: AE parameters refreshed
[   35.786814] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   35.786820] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   35.786825] tiziano_ae_para_addr: Setting up AE parameter addresses
[   35.786830] tiziano_ae_para_addr: AE parameter addresses configured
[   35.786837] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   35.786844] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   35.786851] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   35.786858] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   35.786865] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   35.786872] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   35.786878] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   35.786885] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b5ab814 (Binary Ninja EXACT) ***
[   35.786892] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   35.786899] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   35.786906] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   35.786912] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   35.786918] tiziano_ae_set_hardware_param: Parameters written to AE0
[   35.786924] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   35.786931] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   35.786938] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   35.786944] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   35.786950] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   35.786957] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   35.786964] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   35.786970] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   35.786976] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   35.786983] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   35.786990] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   35.786996] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   35.787002] tiziano_ae_set_hardware_param: Parameters written to AE1
[   35.787008] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   35.787016] *** system_irq_func_set: Registered handler c06847a8 at index 10 ***
[   35.794903] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[   35.795004] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[   35.801578] *** system_irq_func_set: Registered handler c06848c0 at index 27 ***
[   35.819385] *** system_irq_func_set: Registered handler c06847a8 at index 26 ***
[   35.839574] *** system_irq_func_set: Registered handler c06849a8 at index 29 ***
[   35.847237] *** system_irq_func_set: Registered handler c0684934 at index 28 ***
[   35.865018] *** system_irq_func_set: Registered handler c0684a1c at index 30 ***
[   35.881578] *** system_irq_func_set: Registered handler c0684a70 at index 20 ***
[   35.897552] *** system_irq_func_set: Registered handler c0684ac4 at index 18 ***
[   35.915328] *** system_irq_func_set: Registered handler c0684b18 at index 31 ***
[   35.931598] *** system_irq_func_set: Registered handler c0684b6c at index 11 ***
[   35.949410] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   35.949432] tiziano_deflicker_expt: Generated 119 LUT entries
[   35.949438] tisp_event_set_cb: Setting callback for event 1
[   35.949446] tisp_event_set_cb: Event 1 callback set to c06843a8
[   35.949452] tisp_event_set_cb: Setting callback for event 6
[   35.949458] tisp_event_set_cb: Event 6 callback set to c0683908
[   35.949464] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   35.949470] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   35.949477] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   35.949484] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   35.949490] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   35.949496] tiziano_awb_init: AWB hardware blocks enabled
[   35.949501] tiziano_gamma_init: Initializing Gamma processing
[   35.949506] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   35.949566] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   35.949572] tiziano_gib_init: Initializing GIB processing
[   35.949577] tiziano_lsc_init: Initializing LSC processing
[   35.949582] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   35.949589] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   35.949596] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   35.949602] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   35.949608] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   35.949666] tiziano_ccm_init: Initializing Color Correction Matrix
[   35.949671] tiziano_ccm_init: Using linear CCM parameters
[   35.949676] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   35.949683] jz_isp_ccm: EV=64, CT=9984
[   35.949690] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   35.949695] cm_control: saturation=128
[   35.949700] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   35.949707] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   35.949712] tiziano_ccm_init: CCM initialized successfully
[   35.949717] tiziano_dmsc_init: Initializing DMSC processing
[   35.949722] tiziano_sharpen_init: Initializing Sharpening
[   35.949728] tiziano_sharpen_init: Using linear sharpening parameters
[   35.949733] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   35.949740] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   35.949746] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   35.949772] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   35.949778] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   35.949784] tiziano_sharpen_init: Sharpening initialized successfully
[   35.949789] tiziano_sdns_init: Initializing SDNS processing
[   35.949797] tiziano_sdns_init: Using linear SDNS parameters
[   35.949802] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   35.949810] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   35.949815] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   35.949848] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   35.949854] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   35.949860] tiziano_sdns_init: SDNS processing initialized successfully
[   35.949866] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   35.949872] tiziano_mdns_init: Using linear MDNS parameters
[   35.949882] tiziano_mdns_init: MDNS processing initialized successfully
[   35.949886] tiziano_clm_init: Initializing CLM processing
[   35.949892] tiziano_dpc_init: Initializing DPC processing
[   35.949897] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   35.949903] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   35.949910] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   35.949915] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   35.949930] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   35.949936] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   35.949942] tiziano_hldc_init: Initializing HLDC processing
[   35.949948] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   35.949955] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   35.949961] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   35.949968] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   35.949975] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   35.949982] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   35.949988] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   35.949996] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   35.950002] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   35.950009] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   35.950016] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   35.950022] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   35.950030] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   35.950035] tiziano_adr_params_refresh: Refreshing ADR parameters
[   35.950041] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   35.950046] tiziano_adr_params_init: Initializing ADR parameter arrays
[   35.950053] tisp_adr_set_params: Writing ADR parameters to registers
[   35.950085] tisp_adr_set_params: ADR parameters written to hardware
[   35.950091] tisp_event_set_cb: Setting callback for event 18
[   35.950098] tisp_event_set_cb: Event 18 callback set to c0684ac4
[   35.950103] tisp_event_set_cb: Setting callback for event 2
[   35.950109] tisp_event_set_cb: Event 2 callback set to c06835a4
[   35.950114] tiziano_adr_init: ADR processing initialized successfully
[   35.950121] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   35.950126] tiziano_bcsh_init: Initializing BCSH processing
[   35.950131] tiziano_ydns_init: Initializing YDNS processing
[   35.950136] tiziano_rdns_init: Initializing RDNS processing
[   35.950141] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   35.950154] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x11b0000 (Binary Ninja EXACT) ***
[   35.950162] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x11b1000 (Binary Ninja EXACT) ***
[   35.950168] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x11b2000 (Binary Ninja EXACT) ***
[   35.950176] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x11b3000 (Binary Ninja EXACT) ***
[   35.950182] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x11b4000 (Binary Ninja EXACT) ***
[   35.950190] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x11b4800 (Binary Ninja EXACT) ***
[   35.950196] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x11b5000 (Binary Ninja EXACT) ***
[   35.950203] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x11b5800 (Binary Ninja EXACT) ***
[   35.950210] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   35.950216] *** tisp_init: AE0 buffer allocated at 0x011b0000 ***
[   35.950222] *** CRITICAL FIX: data_b2f3c initialized to 0x811b0000 (prevents stack corruption) ***
[   35.950230] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x11b8000 (Binary Ninja EXACT) ***
[   35.950237] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x11b9000 (Binary Ninja EXACT) ***
[   35.950244] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x11ba000 (Binary Ninja EXACT) ***
[   35.950251] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x11bb000 (Binary Ninja EXACT) ***
[   35.950258] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11bc000 (Binary Ninja EXACT) ***
[   35.950264] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11bc800 (Binary Ninja EXACT) ***
[   35.950272] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11bd000 (Binary Ninja EXACT) ***
[   35.950278] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11bd800 (Binary Ninja EXACT) ***
[   35.950285] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   35.950291] *** tisp_init: AE1 buffer allocated at 0x011b8000 ***
[   35.950296] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   35.950302] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   35.950309] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   35.950315] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   35.950322] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   35.950326] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   35.950334] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   35.950342] tiziano_ae_params_refresh: Refreshing AE parameters
[   35.950352] tiziano_ae_params_refresh: AE parameters refreshed
[   35.950358] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   35.950364] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   35.950370] tiziano_ae_para_addr: Setting up AE parameter addresses
[   35.950375] tiziano_ae_para_addr: AE parameter addresses configured
[   35.950381] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   35.950388] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   35.950395] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   35.950402] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   35.950408] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   35.950415] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   35.950422] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   35.950429] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b5ab814 (Binary Ninja EXACT) ***
[   35.950436] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   35.950442] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   35.950449] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   35.950456] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   35.950462] tiziano_ae_set_hardware_param: Parameters written to AE0
[   35.950468] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   35.950474] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   35.950481] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   35.950488] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   35.950494] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   35.950500] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***

[   35.950507] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   35.950514] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   35.950520] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   35.950526] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   35.950533] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   35.950540] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   35.950545] tiziano_ae_set_hardware_param: Parameters written to AE1
[   35.950551] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   35.950558] *** system_irq_func_set: Registered handler c06847a8 at index 10 ***
[   35.969634] *** system_irq_func_set: Registered handler c06848c0 at index 27 ***
[   35.977304] *** system_irq_func_set: Registered handler c06847a8 at index 26 ***
[   35.991591] *** system_irq_func_set: Registered handler c06849a8 at index 29 ***
[   36.009394] *** system_irq_func_set: Registered handler c0684934 at index 28 ***
[   36.025826] *** system_irq_func_set: Registered handler c0684a1c at index 30 ***
[   36.036107] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   36.036121] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   36.041608] *** system_irq_func_set: Registered handler c0684a70 at index 20 ***
[   36.059435] *** system_irq_func_set: Registered handler c0684ac4 at index 18 ***
[   36.071736] *** system_irq_func_set: Registered handler c0684b18 at index 31 ***
[   36.079370] *** system_irq_func_set: Registered handler c0684b6c at index 11 ***
[   36.101612] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   36.101634] tiziano_deflicker_expt: Generated 119 LUT entries
[   36.101640] tisp_event_set_cb: Setting callback for event 1
[   36.101648] tisp_event_set_cb: Event 1 callback set to c06843a8
[   36.101654] tisp_event_set_cb: Setting callback for event 6
[   36.101660] tisp_event_set_cb: Event 6 callback set to c0683908
[   36.101666] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   36.101671] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   36.101678] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   36.101686] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   36.101692] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   36.101698] tiziano_awb_init: AWB hardware blocks enabled
[   36.101703] tiziano_gamma_init: Initializing Gamma processing
[   36.101708] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   36.101768] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   36.101773] tiziano_gib_init: Initializing GIB processing
[   36.101778] tiziano_lsc_init: Initializing LSC processing
[   36.101784] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   36.101790] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   36.101797] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   36.101804] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   36.101809] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   36.101867] tiziano_ccm_init: Initializing Color Correction Matrix
[   36.101872] tiziano_ccm_init: Using linear CCM parameters
[   36.101878] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   36.101884] jz_isp_ccm: EV=64, CT=9984
[   36.101891] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   36.101896] cm_control: saturation=128
[   36.101902] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   36.101908] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   36.101914] tiziano_ccm_init: CCM initialized successfully
[   36.101918] tiziano_dmsc_init: Initializing DMSC processing
[   36.101924] tiziano_sharpen_init: Initializing Sharpening
[   36.101929] tiziano_sharpen_init: Using linear sharpening parameters
[   36.101934] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   36.101941] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   36.101947] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   36.101973] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   36.101980] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   36.101985] tiziano_sharpen_init: Sharpening initialized successfully
[   36.101990] tiziano_sdns_init: Initializing SDNS processing
[   36.101998] tiziano_sdns_init: Using linear SDNS parameters
[   36.102004] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   36.102010] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   36.102016] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   36.102049] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   36.102055] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   36.102061] tiziano_sdns_init: SDNS processing initialized successfully
[   36.102067] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   36.102072] tiziano_mdns_init: Using linear MDNS parameters
[   36.102082] tiziano_mdns_init: MDNS processing initialized successfully
[   36.102088] tiziano_clm_init: Initializing CLM processing
[   36.102093] tiziano_dpc_init: Initializing DPC processing
[   36.102098] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   36.102104] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   36.102110] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   36.102116] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   36.102131] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   36.102137] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   36.102142] tiziano_hldc_init: Initializing HLDC processing
[   36.102149] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   36.102156] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   36.102162] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   36.102169] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   36.102176] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   36.102182] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   36.102190] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   36.102196] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   36.102203] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   36.102210] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   36.102216] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   36.102224] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   36.102230] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   36.102236] tiziano_adr_params_refresh: Refreshing ADR parameters
[   36.102242] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   36.102246] tiziano_adr_params_init: Initializing ADR parameter arrays
[   36.102253] tisp_adr_set_params: Writing ADR parameters to registers
[   36.102286] tisp_adr_set_params: ADR parameters written to hardware
[   36.102291] tisp_event_set_cb: Setting callback for event 18
[   36.102298] tisp_event_set_cb: Event 18 callback set to c0684ac4
[   36.102303] tisp_event_set_cb: Setting callback for event 2
[   36.102309] tisp_event_set_cb: Event 2 callback set to c06835a4
[   36.102314] tiziano_adr_init: ADR processing initialized successfully
[   36.102321] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   36.102326] tiziano_bcsh_init: Initializing BCSH processing
[   36.102331] tiziano_ydns_init: Initializing YDNS processing
[   36.102336] tiziano_rdns_init: Initializing RDNS processing
[   36.102341] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   36.102346] tisp_event_init: Initializing ISP event system
[   36.102354] tisp_event_init: SAFE event system initialized with 20 nodes
[   36.102360] tisp_event_set_cb: Setting callback for event 4
[   36.102366] tisp_event_set_cb: Event 4 callback set to c06835d0
[   36.102372] tisp_event_set_cb: Setting callback for event 5
[   36.102378] tisp_event_set_cb: Event 5 callback set to c0683a98
[   36.102384] tisp_event_set_cb: Setting callback for event 7
[   36.102390] tisp_event_set_cb: Event 7 callback set to c0683664
[   36.102395] tisp_event_set_cb: Setting callback for event 9
[   36.102402] tisp_event_set_cb: Event 9 callback set to c06836ec
[   36.102407] tisp_event_set_cb: Setting callback for event 8
[   36.102413] tisp_event_set_cb: Event 8 callback set to c06837b0
[   36.102419] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   36.102424] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   36.102430] tisp_param_operate_init: Initializing parameter operations
[   36.102439] tisp_netlink_init: Initializing netlink communication
[   36.102444] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   36.102475] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   36.102488] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   36.102508] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   36.102515] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   36.102521] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   36.102526] tisp_code_create_tuning_node: Device already created, skipping
[   36.102532] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   36.102538] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   36.102544] *** ispcore_core_ops_init: Second tisp_init completed ***
[   36.102550] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   36.102558] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   36.102566] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   36.102572] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   36.102577] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   36.102583] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   36.102588] ispcore_core_ops_init: Complete, result=0<6>[   36.102593] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   36.102599] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   36.102607] *** SENSOR_INIT: gc2053 enable=1 ***
[   36.102614] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   36.102620] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   36.102625] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   36.102630] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   36.102638] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   36.102644] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.102650] csi_video_s_stream: sd=8048e000, enable=1
[   36.102656] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.102664] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.102670] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.102676] csi_video_s_stream: Stream ON - CSI state set to 4
[   36.102682] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   36.102689] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   36.102696] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=1 ***
[   36.102702] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   36.102708] *** vic_core_s_stream: STREAM ON ***
[   36.102713] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   36.102718] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   36.102724] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.102732] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.102738] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.102744] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   36.102749] *** STREAMING: Configuring CPM registers for VIC access ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   35.949955] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   35.949961] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   35.949968] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   35.949975] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   35.949982] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   35.949988] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   35.949996] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   35.950002] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   35.950009] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   35.950016] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   35.950022] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   35.950030] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   35.950035] tiziano_adr_params_refresh: Refreshing ADR parameters
[   35.950041] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   35.950046] tiziano_adr_params_init: Initializing ADR parameter arrays
[   35.950053] tisp_adr_set_params: Writing ADR parameters to registers
[   35.950085] tisp_adr_set_params: ADR parameters written to hardware
[   35.950091] tisp_event_set_cb: Setting callback for event 18
[   35.950098] tisp_event_set_cb: Event 18 callback set to c0684ac4
[   35.950103] tisp_event_set_cb: Setting callback for event 2
[   35.950109] tisp_event_set_cb: Event 2 callback set to c06835a4
[   35.950114] tiziano_adr_init: ADR processing initialized successfully
[   35.950121] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   35.950126] tiziano_bcsh_init: Initializing BCSH processing
[   35.950131] tiziano_ydns_init: Initializing YDNS processing
[   35.950136] tiziano_rdns_init: Initializing RDNS processing
[   35.950141] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   35.950154] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x11b0000 (Binary Ninja EXACT) ***
[   35.950162] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x11b1000 (Binary Ninja EXACT) ***
[   35.950168] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x11b2000 (Binary Ninja EXACT) ***
[   35.950176] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x11b3000 (Binary Ninja EXACT) ***
[   35.950182] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x11b4000 (Binary Ninja EXACT) ***
[   35.950190] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x11b4800 (Binary Ninja EXACT) ***
[   35.950196] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x11b5000 (Binary Ninja EXACT) ***
[   35.950203] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x11b5800 (Binary Ninja EXACT) ***
[   35.950210] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   35.950216] *** tisp_init: AE0 buffer allocated at 0x011b0000 ***
[   35.950222] *** CRITICAL FIX: data_b2f3c initialized to 0x811b0000 (prevents stack corruption) ***
[   35.950230] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x11b8000 (Binary Ninja EXACT) ***
[   35.950237] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x11b9000 (Binary Ninja EXACT) ***
[   35.950244] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x11ba000 (Binary Ninja EXACT) ***
[   35.950251] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x11bb000 (Binary Ninja EXACT) ***
[   35.950258] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11bc000 (Binary Ninja EXACT) ***
[   35.950264] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11bc800 (Binary Ninja EXACT) ***
[   35.950272] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11bd000 (Binary Ninja EXACT) ***
[   35.950278] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11bd800 (Binary Ninja EXACT) ***
[   35.950285] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   35.950291] *** tisp_init: AE1 buffer allocated at 0x011b8000 ***
[   35.950296] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   35.950302] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   35.950309] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   35.950315] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   35.950322] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   35.950326] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   35.950334] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   35.950342] tiziano_ae_params_refresh: Refreshing AE parameters
[   35.950352] tiziano_ae_params_refresh: AE parameters refreshed
[   35.950358] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   35.950364] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   35.950370] tiziano_ae_para_addr: Setting up AE parameter addresses
[   35.950375] tiziano_ae_para_addr: AE parameter addresses configured
[   35.950381] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   35.950388] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   35.950395] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   35.950402] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   35.950408] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   35.950415] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   35.950422] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   35.950429] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b5ab814 (Binary Ninja EXACT) ***
[   35.950436] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   35.950442] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   35.950449] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   35.950456] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   35.950462] tiziano_ae_set_hardware_param: Parameters written to AE0
[   35.950468] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   35.950474] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   35.950481] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   35.950488] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   35.950494] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   35.950500] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   35.950507] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   35.950514] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   35.950520] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   35.950526] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   35.950533] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   35.950540] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   35.950545] tiziano_ae_set_hardware_param: Parameters written to AE1
[   35.950551] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   35.950558] *** system_irq_func_set: Registered handler c06847a8 at index 10 ***
[   35.969634] *** system_irq_func_set: Registered handler c06848c0 at index 27 ***
[   35.977304] *** system_irq_func_set: Registered handler c06847a8 at index 26 ***
[   35.991591] *** system_irq_func_set: Registered handler c06849a8 at index 29 ***
[   36.009394] *** system_irq_func_set: Registered handler c0684934 at index 28 ***
[   36.025826] *** system_irq_func_set: Registered handler c0684a1c at index 30 ***
[   36.036107] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   36.036121] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   36.041608] *** system_irq_func_set: Registered handler c0684a70 at index 20 ***
[   36.059435] *** system_irq_func_set: Registered handler c0684ac4 at index 18 ***
[   36.071736] *** system_irq_func_set: Registered handler c0684b18 at index 31 ***
[   36.079370] *** system_irq_func_set: Registered handler c0684b6c at index 11 ***
[   36.101612] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   36.101634] tiziano_deflicker_expt: Generated 119 LUT entries
[   36.101640] tisp_event_set_cb: Setting callback for event 1
[   36.101648] tisp_event_set_cb: Event 1 callback set to c06843a8
[   36.101654] tisp_event_set_cb: Setting callback for event 6
[   36.101660] tisp_event_set_cb: Event 6 callback set to c0683908
[   36.101666] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   36.101671] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   36.101678] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   36.101686] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   36.101692] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   36.101698] tiziano_awb_init: AWB hardware blocks enabled
[   36.101703] tiziano_gamma_init: Initializing Gamma processing
[   36.101708] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   36.101768] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   36.101773] tiziano_gib_init: Initializing GIB processing
[   36.101778] tiziano_lsc_init: Initializing LSC processing
[   36.101784] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   36.101790] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   36.101797] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   36.101804] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   36.101809] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   36.101867] tiziano_ccm_init: Initializing Color Correction Matrix
[   36.101872] tiziano_ccm_init: Using linear CCM parameters
[   36.101878] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   36.101884] jz_isp_ccm: EV=64, CT=9984
[   36.101891] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   36.101896] cm_control: saturation=128
[   36.101902] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   36.101908] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   36.101914] tiziano_ccm_init: CCM initialized successfully
[   36.101918] tiziano_dmsc_init: Initializing DMSC processing
[   36.101924] tiziano_sharpen_init: Initializing Sharpening
[   36.101929] tiziano_sharpen_init: Using linear sharpening parameters
[   36.101934] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   36.101941] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   36.101947] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   36.101973] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   36.101980] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   36.101985] tiziano_sharpen_init: Sharpening initialized successfully
[   36.101990] tiziano_sdns_init: Initializing SDNS processing
[   36.101998] tiziano_sdns_init: Using linear SDNS parameters
[   36.102004] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   36.102010] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   36.102016] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   36.102049] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   36.102055] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   36.102061] tiziano_sdns_init: SDNS processing initialized successfully
[   36.102067] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   36.102072] tiziano_mdns_init: Using linear MDNS parameters
[   36.102082] tiziano_mdns_init: MDNS processing initialized successfully
[   36.102088] tiziano_clm_init: Initializing CLM processing
[   36.102093] tiziano_dpc_init: Initializing DPC processing
[   36.102098] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   36.102104] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   36.102110] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   36.102116] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   36.102131] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   36.102137] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   36.102142] tiziano_hldc_init: Initializing HLDC processing
[   36.102149] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   36.102156] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   36.102162] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   36.102169] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   36.102176] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   36.102182] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   36.102190] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   36.102196] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   36.102203] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   36.102210] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   36.102216] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   36.102224] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   36.102230] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   36.102236] tiziano_adr_params_refresh: Refreshing ADR parameters
[   36.102242] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   36.102246] tiziano_adr_params_init: Initializing ADR parameter arrays
[   36.102253] tisp_adr_set_params: Writing ADR parameters to registers
[   36.102286] tisp_adr_set_params: ADR parameters written to hardware
[   36.102291] tisp_event_set_cb: Setting callback for event 18
[   36.102298] tisp_event_set_cb: Event 18 callback set to c0684ac4
[   36.102303] tisp_event_set_cb: Setting callback for event 2
[   36.102309] tisp_event_set_cb: Event 2 callback set to c06835a4
[   36.102314] tiziano_adr_init: ADR processing initialized successfully
[   36.102321] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   36.102326] tiziano_bcsh_init: Initializing BCSH processing
[   36.102331] tiziano_ydns_init: Initializing YDNS processing
[   36.102336] tiziano_rdns_init: Initializing RDNS processing
[   36.102341] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   36.102346] tisp_event_init: Initializing ISP event system
[   36.102354] tisp_event_init: SAFE event system initialized with 20 nodes
[   36.102360] tisp_event_set_cb: Setting callback for event 4
[   36.102366] tisp_event_set_cb: Event 4 callback set to c06835d0
[   36.102372] tisp_event_set_cb: Setting callback for event 5
[   36.102378] tisp_event_set_cb: Event 5 callback set to c0683a98
[   36.102384] tisp_event_set_cb: Setting callback for event 7
[   36.102390] tisp_event_set_cb: Event 7 callback set to c0683664
[   36.102395] tisp_event_set_cb: Setting callback for event 9
[   36.102402] tisp_event_set_cb: Event 9 callback set to c06836ec
[   36.102407] tisp_event_set_cb: Setting callback for event 8
[   36.102413] tisp_event_set_cb: Event 8 callback set to c06837b0
[   36.102419] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   36.102424] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   36.102430] tisp_param_operate_init: Initializing parameter operations
[   36.102439] tisp_netlink_init: Initializing netlink communication
[   36.102444] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   36.102475] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   36.102488] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   36.102508] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   36.102515] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   36.102521] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   36.102526] tisp_code_create_tuning_node: Device already created, skipping
[   36.102532] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   36.102538] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   36.102544] *** ispcore_core_ops_init: Second tisp_init completed ***
[   36.102550] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   36.102558] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   36.102566] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   36.102572] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   36.102577] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   36.102583] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   36.102588] ispcore_core_ops_init: Complete, result=0<6>[   36.102593] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   36.102599] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   36.102607] *** SENSOR_INIT: gc2053 enable=1 ***
[   36.102614] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   36.102620] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   36.102625] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   36.102630] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   36.102638] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   36.102644] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.102650] csi_video_s_stream: sd=8048e000, enable=1
[   36.102656] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.102664] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.102670] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.102676] csi_video_s_stream: Stream ON - CSI state set to 4
[   36.102682] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   36.102689] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   36.102696] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=1 ***
[   36.102702] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   36.102708] *** vic_core_s_stream: STREAM ON ***
[   36.102713] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   36.102718] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   36.102724] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.102732] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.102738] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.102744] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   36.102749] *** STREAMING: Configuring CPM registers for VIC access ***
[   36.131626] STREAMING: CPM clocks configured for VIC access
[   36.131639] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
d[   36.131646] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   36.131653] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   36.131658] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   36.131665] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   36.131671] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   36.131677] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   36.131683] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   36.131692] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   36.131698] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   36.131705] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   36.131711] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   36.131716] *** VIC unlock: Commands written, checking VIC status register ***
[   36.131723] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   36.131728] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   36.131734] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   36.131740] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   36.131746] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   36.131751] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   36.131826] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   36.131834] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   36.131840] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   36.131848] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   36.131856] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   36.131861] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   36.131869] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   36.131875] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   36.131881] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   36.131886] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   36.131892] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   36.131898] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   36.131904] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   36.131910] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   36.131916] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   36.131922] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   36.131928] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   36.131934] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   36.131940] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   36.131947] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
m[   36.131953] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   36.131961] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   36.131970] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   36.131976] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   36.131982] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   36.131989] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   36.131995] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   36.132001] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   36.132006] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   36.132012] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   36.132018] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   36.132023] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   36.132029] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   36.153315] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85f34000 ***
[   36.171112] *** VIC IRQ: Got vic_dev=8048e400 ***
[   36.176011] *** VIC IRQ: Checking vic_dev validity: vic_dev=8048e400 ***
[   36.191597] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   36.201606] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   36.206550] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   36.231616] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   36.246473] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   36.253343] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.253357] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5090.000 ms)
[   36.253367] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   36.253376] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5090.000 ms)
[   36.253391] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.253405] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5090.000 ms)
[   36.253415] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5090.000 ms)
[   36.253431] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256246] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256256] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   36.256265] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   36.256274] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   36.256283] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   36.256292] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.256301] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   36.256311] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   36.256319] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   36.256329] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   36.256337] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   36.256347] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   36.256355] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   36.256365] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   36.256374] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256383] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.256392] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.256401] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256410] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   36.256419] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   36.256429] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256437] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   36.256447] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   36.256455] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   36.256465] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   36.256474] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   36.256483] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   36.256493] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   36.256505] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.256514] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.256523] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.256532] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.256541] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.256551] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256559] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   36.256569] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256578] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.256587] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256596] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256605] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.256614] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.256623] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.256632] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   36.256641] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256651] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.256659] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.256669] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256678] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.256687] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.256696] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.256705] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
	[   36.256715] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.256724] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256733] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.256742] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.256751] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.256761] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.256770] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.256779] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256788] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   36.256797] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256806] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.256815] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256824] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256833] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.256842] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.256851] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.256861] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   36.256869] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256879] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.256888] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.256897] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256906] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.256915] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.256925] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.256933] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   36.256943] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.256952] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256961] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.256971] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.256979] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.256989] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.256998] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.257007] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257016] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   36.257025] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257035] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.257043] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257053] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257061] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.257071] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.257080] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.257089] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   36.257099] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257107] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.257117] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.257126] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257135] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.257145] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.257153] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.257163] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   36.257172] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.257181] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257191] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.257199] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.257209] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.257218] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.257227] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.257236] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257245] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   36.257255] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257263] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.257273] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257282] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257291] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.257300] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.257309] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.257319] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   36.257327] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257337] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.257346] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.257355] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257364] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.257373] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.257383] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.257391] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   36.257401] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.257410] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257567] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5000.000 ms)
[   36.257577] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257586] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5000.000 ms)
[   36.259293] *** VIC IRQ: About to read reg 0x1e8 ***
[   36.271628] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   36.281615] *** VIC IRQ: About to read reg 0x1e0 ***

[   36.286745] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   36.301617] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   36.311633] *** VIC IRQ: Read v1_10 = 0x0 ***
[   36.316129] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   36.341763] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   36.348204] *** VIC IRQ: Register writes completed ***
[   36.358321] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   36.375645] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   36.391623] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   36.401624] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   36.420412] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   36.420422] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   36.420430] *** VIC FRAME DONE: Frame completion signaled ***
[   36.420437] *** VIC TEST 2: Manual frame done function returned -1066709812 ***
[   36.420443] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   36.420449] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   36.420456] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   36.420464] ispvic_frame_channel_qbuf: arg1=8048e400, arg2=  (null)
[   36.420470] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   36.420476] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   36.420482] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   36.420489] ispvic_frame_channel_s_stream: arg1=8048e400, arg2=1
[   36.420495] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8048e400
[   36.420501] ispvic_frame_channel_s_stream[2479]: streamon
[   36.420507] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   36.420513] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   36.420519] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   36.420525] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   36.420532] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   36.420537] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   36.420545] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   36.420551] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   36.420557] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   36.420562] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   36.420568] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   36.420575] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   36.420582] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   36.420590] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   36.420597] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   36.420605] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   36.420613] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   36.420618] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   36.420624] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   36.420629] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   36.420637] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   36.420642] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   36.420648] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   36.420655] ispvic_frame_channel_qbuf: arg1=8048e400, arg2=  (null)
[   36.420660] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   36.420669] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   36.420678] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   36.420684] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   36.420689] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   36.420695] tx_vic_enable_irq: VIC interrupts already enabled
[   36.420700] *** tx_vic_enable_irq: completed successfully ***
[   36.420705] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   36.420711] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   36.420718] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   36.420725] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   36.420732] *** vin_s_stream: SAFE implementation - sd=85c21000, enable=1 ***
[   36.420739] vin_s_stream: VIN state = 3, enable = 1
[   36.420744] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.420753] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.420759] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.420765] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   36.420771] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   36.420777] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   36.420783] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   36.420791] gc2053: s_stream called with enable=1
[   36.420798] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.420804] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.420810] gc2053: About to write streaming registers for interface 1
[   36.420816] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.420826] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.421147] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.421155] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.421163] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.421484] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.421491] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.421497] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.421504] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.421510] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.421516] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.421522] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   36.421529] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   36.421535] gc2053: s_stream called with enable=1
[   36.421541] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.421547] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.421553] gc2053: About to write streaming registers for interface 1
[   36.421559] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.421568] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.422897] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.422907] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.422917] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.423231] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.423237] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.423244] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.423251] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.423257] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.423263] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.423269] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   36.423308] ISP IOCTL: cmd=0x800456d0 arg=0x7fbfcf00
[   36.423316] TX_ISP_VIDEO_LINK_SETUP: config=0
[   36.423321] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   36.423329] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   36.423335] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   36.423341] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   36.423348] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   36.423355] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   36.423361] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   36.423367] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.423374] csi_video_s_stream: sd=8048e000, enable=1
[   36.423379] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.423388] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.423394] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.423400] csi_video_s_stream: Stream ON - CSI state set to 4
[   36.423407] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=1 ***
[   36.423413] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   36.423419] *** vic_core_s_stream: STREAM ON ***
[   36.423424] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   36.423431] *** vin_s_stream: SAFE implementation - sd=85c21000, enable=1 ***
[   36.423438] vin_s_stream: VIN state = 4, enable = 1
[   36.423443] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.423450] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.423456] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.423462] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   36.423467] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   36.423474] gc2053: s_stream called with enable=1
[   36.423481] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.423487] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.423493] gc2053: About to write streaming registers for interface 1
[   36.423499] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.423507] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.423822] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.423829] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.423838] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.424157] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.424165] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.424171] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.424177] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.424183] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.424189] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.424196] gc2053: s_stream called with enable=1
[   36.424203] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.424209] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.424215] gc2053: About to write streaming registers for interface 1
[   36.424221] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.424229] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.424541] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.424548] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.424557] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.424870] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.424877] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.424883] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.424890] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.424895] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.424901] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.754633] ISP M0 device open called from pid 2382
[   36.754667] *** REFERENCE DRIVER IMPLEMENTATION ***
[   36.754675] ISP M0 tuning buffer allocated: 811e0000 (size=0x500c, aligned)
[   36.754681] tisp_par_ioctl global variable set: 811e0000
[   36.754737] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   36.754745] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   36.754750] isp_core_tuning_init: Initializing tuning data structure
[   36.754769] isp_core_tuning_init: Tuning data structure initialized at 805c0000
[   36.754776] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   36.754781] *** SAFE: mode_flag properly initialized using struct member access ***
[   36.754788] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805c0000
[   36.754793] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   36.754799] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   36.754806] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.754813] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   36.754819] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   36.754825] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   36.754830] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   36.754854] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   36.754862] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   36.754867] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   36.754876] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   36.754882] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   36.754889] CRITICAL: Cannot access saturation field at 805c0024 - PREVENTING BadVA CRASH
[   36.755252] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755265] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   36.755273] Set control: cmd=0x980901 value=128
[   36.755335] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755343] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   36.755349] Set control: cmd=0x98091b value=128
[   36.755406] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755413] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   36.755420] Set control: cmd=0x980902 value=128
[   36.755426] tisp_bcsh_saturation: saturation=128
[   36.755431] tiziano_bcsh_update: Updating BCSH parameters
[   36.755439]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   36.755445] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   36.755501] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755509] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   36.755515] Set control: cmd=0x980900 value=128
[   36.757928] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.757942] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   36.757949] Set control: cmd=0x980901 value=128
[   36.758163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758173] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   36.758180] Set control: cmd=0x98091b value=128
[   36.758301] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758311] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   36.758317] Set control: cmd=0x980902 value=128
[   36.758323] tisp_bcsh_saturation: saturation=128
[   36.758329] tiziano_bcsh_update: Updating BCSH parameters
[   36.758337]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   36.758342] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   36.758456] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758466] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   36.758473] Set control: cmd=0x980900 value=128
[   36.758600] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.758610] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.758615] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.758750] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.758759] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.758765] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.758879] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758887] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   36.758894] Set control: cmd=0x980914 value=0
[   36.759002] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.759011] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   36.759017] Set control: cmd=0x980915 value=0
[   36.759124] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.759133] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.759138] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.759261] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   36.759272] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   36.759279] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.759286] csi_video_s_stream: sd=8048e000, enable=0
[   36.759292] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.759301] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.759307] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.759313] csi_video_s_stream: Stream OFF - CSI state set to 3
[   36.759321] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=0 ***
[   36.759327] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   36.759332] *** vic_core_s_stream: STREAM OFF ***
[   36.759337] vic_core_s_stream: Stream OFF - state 4 -> 3
[   36.759344] *** vin_s_stream: SAFE implementation - sd=85c21000, enable=0 ***
[   36.759351] vin_s_stream: VIN state = 4, enable = 0
[   36.759356] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.759363] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.759369] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.759375] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   36.759381] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   36.759389] gc2053: s_stream called with enable=0
[   36.759396] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.759402] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   36.759408] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   36.759417] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.759741] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.759750] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.759759] sensor_write: reg=0x3e val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.761426] sensor_write: reg=0x3e val=0x00 SUCCESS
[   36.761557] sensor_write_array: reg[2] 0x3e=0x00 OK
[   36.761566] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.761573] gc2053: Sensor hardware streaming stopped
[   36.761581] gc2053: s_stream called with enable=0
[   36.761587] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.761593] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   36.761599] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   36.761609] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.761941] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.761953] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   36.761959] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   36.761965] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   36.761970] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   36.762097] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.762107] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.762117] sensor_write: reg=0x3e val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.762435] sensor_write: reg=0x3e val=0x00 SUCCESS
[   36.762443] sensor_write_array: reg[2] 0x3e=0x00 OK
[   36.762449] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.762455] gc2053: Sensor hardware streaming stopped
[   36.762467] ISP IOCTL: cmd=0x800456d1 arg=0x7fbfcf00
[   36.762475] tx_isp_video_link_destroy: Destroying links for config 0
[   36.762482] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   36.762490] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.762497] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   36.762504] Set control: cmd=0x8000164 value=1
[   36.762512] ISP IOCTL: cmd=0x800456d0 arg=0x7fbfcf00
[   36.762518] TX_ISP_VIDEO_LINK_SETUP: config=0
[   36.762524] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   36.762529] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   36.762536] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   36.762543] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   36.762549] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   36.762555] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   36.762562] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   36.762568] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   36.762575] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.762581] csi_video_s_stream: sd=8048e000, enable=1
[   36.762587] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.762595] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.762602] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.762607] csi_video_s_stream: Stream ON - CSI state set to 4
[   36.762615] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=1 ***
[   36.762621] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   36.762626] *** vic_core_s_stream: STREAM ON ***
[INFO:Opus.cpp]: Encoder bitrate: 40000
[   36.762631] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   36.762637] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   36.762643] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.762651] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.762657] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.762663] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   36.762669] *** STREAMING: Configuring CPM registers for VIC access ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   36.102544] *** ispcore_core_ops_init: Second tisp_init completed ***
[   36.102550] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   36.102558] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   36.102566] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   36.102572] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   36.102577] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   36.102583] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   36.102588] ispcore_core_ops_init: Complete, result=0<6>[   36.102593] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   36.102599] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   36.102607] *** SENSOR_INIT: gc2053 enable=1 ***
[   36.102614] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   36.102620] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   36.102625] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   36.102630] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   36.102638] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   36.102644] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.102650] csi_video_s_stream: sd=8048e000, enable=1
[   36.102656] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.102664] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.102670] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.102676] csi_video_s_stream: Stream ON - CSI state set to 4
[   36.102682] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   36.102689] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   36.102696] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=1 ***
[   36.102702] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   36.102708] *** vic_core_s_stream: STREAM ON ***
[   36.102713] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   36.102718] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   36.102724] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.102732] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.102738] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.102744] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   36.102749] *** STREAMING: Configuring CPM registers for VIC access ***
[   36.131626] STREAMING: CPM clocks configured for VIC access
[   36.131639] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   36.131646] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   36.131653] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   36.131658] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   36.131665] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   36.131671] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   36.131677] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   36.131683] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   36.131692] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   36.131698] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   36.131705] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   36.131711] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   36.131716] *** VIC unlock: Commands written, checking VIC status register ***
[   36.131723] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   36.131728] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   36.131734] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   36.131740] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   36.131746] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   36.131751] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   36.131826] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   36.131834] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   36.131840] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   36.131848] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   36.131856] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   36.131861] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   36.131869] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   36.131875] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   36.131881] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   36.131886] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   36.131892] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   36.131898] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   36.131904] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   36.131910] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   36.131916] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   36.131922] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   36.131928] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   36.131934] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   36.131940] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   36.131947] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   36.131953] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   36.131961] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   36.131970] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   36.131976] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   36.131982] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   36.131989] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   36.131995] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   36.132001] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   36.132006] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   36.132012] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   36.132018] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   36.132023] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   36.132029] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   36.153315] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85f34000 ***
[   36.171112] *** VIC IRQ: Got vic_dev=8048e400 ***
[   36.176011] *** VIC IRQ: Checking vic_dev validity: vic_dev=8048e400 ***
[   36.191597] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   36.201606] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   36.206550] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   36.231616] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   36.246473] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   36.253343] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.253357] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5090.000 ms)
[   36.253367] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   36.253376] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5090.000 ms)
[   36.253391] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.253405] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5090.000 ms)
[   36.253415] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5090.000 ms)
[   36.253431] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256246] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256256] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   36.256265] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   36.256274] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   36.256283] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   36.256292] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.256301] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   36.256311] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   36.256319] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   36.256329] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   36.256337] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   36.256347] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   36.256355] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   36.256365] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   36.256374] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256383] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.256392] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.256401] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256410] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   36.256419] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   36.256429] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256437] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   36.256447] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   36.256455] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   36.256465] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   36.256474] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   36.256483] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   36.256493] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   36.256505] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.256514] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.256523] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.256532] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.256541] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.256551] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256559] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   36.256569] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256578] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.256587] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256596] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256605] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.256614] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.256623] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.256632] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   36.256641] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256651] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.256659] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.256669] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256678] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.256687] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.256696] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.256705] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   36.256715] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.256724] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256733] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.256742] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.256751] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.256761] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.256770] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.256779] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256788] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   36.256797] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256806] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.256815] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256824] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256833] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.256842] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.256851] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.256861] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   36.256869] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256879] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.256888] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.256897] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256906] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.256915] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.256925] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.256933] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   36.256943] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.256952] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256961] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.256971] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.256979] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.256989] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.256998] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.257007] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257016] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   36.257025] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257035] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.257043] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257053] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257061] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.257071] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.257080] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.257089] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   36.257099] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257107] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.257117] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.257126] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257135] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.257145] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.257153] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.257163] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   36.257172] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.257181] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257191] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.257199] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.257209] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.257218] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.257227] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.257236] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257245] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   36.257255] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257263] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.257273] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257282] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257291] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.257300] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.257309] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.257319] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   36.257327] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257337] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.257346] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.257355] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257364] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.257373] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.257383] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.257391] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   36.257401] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.257410] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257567] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5000.000 ms)
[   36.257577] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257586] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5000.000 ms)
[   36.259293] *** VIC IRQ: About to read reg 0x1e8 ***
[   36.271628] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   36.281615] *** VIC IRQ: About to read reg 0x1e0 ***
[   36.286745] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   36.301617] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   36.311633] *** VIC IRQ: Read v1_10 = 0x0 ***
[   36.316129] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   36.341763] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   36.348204] *** VIC IRQ: Register writes completed ***
[   36.358321] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   36.375645] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   36.391623] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   36.401624] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   36.420412] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   36.420422] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   36.420430] *** VIC FRAME DONE: Frame completion signaled ***
[   36.420437] *** VIC TEST 2: Manual frame done function returned -1066709812 ***
[   36.420443] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   36.420449] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   36.420456] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   36.420464] ispvic_frame_channel_qbuf: arg1=8048e400, arg2=  (null)
[   36.420470] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   36.420476] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   36.420482] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   36.420489] ispvic_frame_channel_s_stream: arg1=8048e400, arg2=1
[   36.420495] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8048e400
[   36.420501] ispvic_frame_channel_s_stream[2479]: streamon
[   36.420507] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   36.420513] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   36.420519] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   36.420525] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   36.420532] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   36.420537] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   36.420545] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   36.420551] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   36.420557] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   36.420562] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   36.420568] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   36.420575] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   36.420582] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   36.420590] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   36.420597] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   36.420605] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   36.420613] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   36.420618] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   36.420624] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   36.420629] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   36.420637] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   36.420642] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   36.420648] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   36.420655] ispvic_frame_channel_qbuf: arg1=8048e400, arg2=  (null)
[   36.420660] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   36.420669] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   36.420678] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   36.420684] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   36.420689] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   36.420695] tx_vic_enable_irq: VIC interrupts already enabled
[   36.420700] *** tx_vic_enable_irq: completed successfully ***
[   36.420705] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   36.420711] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   36.420718] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   36.420725] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   36.420732] *** vin_s_stream: SAFE implementation - sd=85c21000, enable=1 ***
[   36.420739] vin_s_stream: VIN state = 3, enable = 1
[   36.420744] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.420753] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.420759] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.420765] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   36.420771] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   36.420777] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   36.420783] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   36.420791] gc2053: s_stream called with enable=1
[   36.420798] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.420804] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.420810] gc2053: About to write streaming registers for interface 1
[   36.420816] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.420826] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.421147] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.421155] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.421163] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.421484] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.421491] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.421497] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.421504] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.421510] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.421516] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.421522] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   36.421529] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   36.421535] gc2053: s_stream called with enable=1
[   36.421541] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.421547] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.421553] gc2053: About to write streaming registers for interface 1
[   36.421559] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.421568] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.422897] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.422907] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.422917] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.423231] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.423237] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.423244] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.423251] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.423257] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.423263] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.423269] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   36.423308] ISP IOCTL: cmd=0x800456d0 arg=0x7fbfcf00
[   36.423316] TX_ISP_VIDEO_LINK_SETUP: config=0
[   36.423321] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   36.423329] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   36.423335] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
d[   36.423341] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   36.423348] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   36.423355] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   36.423361] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   36.423367] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.423374] csi_video_s_stream: sd=8048e000, enable=1
[   36.423379] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.423388] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.423394] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.423400] csi_video_s_stream: Stream ON - CSI state set to 4
[   36.423407] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=1 ***
[   36.423413] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   36.423419] *** vic_core_s_stream: STREAM ON ***
[   36.423424] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   36.423431] *** vin_s_stream: SAFE implementation - sd=85c21000, enable=1 ***
[   36.423438] vin_s_stream: VIN state = 4, enable = 1
[   36.423443] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.423450] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.423456] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.423462] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   36.423467] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   36.423474] gc2053: s_stream called with enable=1
[   36.423481] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.423487] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.423493] gc2053: About to write streaming registers for interface 1
[   36.423499] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.423507] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.423822] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.423829] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.423838] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.424157] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.424165] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.424171] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.424177] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.424183] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.424189] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.424196] gc2053: s_stream called with enable=1
[   36.424203] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.424209] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.424215] gc2053: About to write streaming registers for interface 1
[   36.424221] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.424229] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.424541] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.424548] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.424557] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.424870] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.424877] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.424883] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.424890] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.424895] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.424901] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.754633] ISP M0 device open called from pid 2382
[   36.754667] *** REFERENCE DRIVER IMPLEMENTATION ***
[   36.754675] ISP M0 tuning buffer allocated: 811e0000 (size=0x500c, aligned)
[   36.754681] tisp_par_ioctl global variable set: 811e0000
[   36.754737] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   36.754745] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   36.754750] isp_core_tuning_init: Initializing tuning data structure
[   36.754769] isp_core_tuning_init: Tuning data structure initialized at 805c0000
[   36.754776] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   36.754781] *** SAFE: mode_flag properly initialized using struct member access ***
[   36.754788] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805c0000
[   36.754793] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   36.754799] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   36.754806] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.754813] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   36.754819] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   36.754825] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   36.754830] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   36.754854] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   36.754862] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   36.754867] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   36.754876] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   36.754882] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   36.754889] CRITICAL: Cannot access saturation field at 805c0024 - PREVENTING BadVA CRASH
[   36.755252] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755265] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   36.755273] Set control: cmd=0x980901 value=128
[   36.755335] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755343] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   36.755349] Set control: cmd=0x98091b value=128
[   36.755406] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755413] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   36.755420] Set control: cmd=0x980902 value=128
[   36.755426] tisp_bcsh_saturation: saturation=128
[   36.755431] tiziano_bcsh_update: Updating BCSH parameters
[   36.755439]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   36.755445] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   36.755501] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755509] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   36.755515] Set control: cmd=0x980900 value=128
[   36.757928] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.757942] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   36.757949] Set control: cmd=0x980901 value=128
[   36.758163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758173] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   36.758180] Set control: cmd=0x98091b value=128
[   36.758301] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758311] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   36.758317] Set control: cmd=0x980902 value=128
[   36.758323] tisp_bcsh_saturation: saturation=128
[   36.758329] tiziano_bcsh_update: Updating BCSH parameters
[   36.758337]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   36.758342] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   36.758456] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758466] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   36.758473] Set control: cmd=0x980900 value=128
[   36.758600] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.758610] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.758615] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.758750] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.758759] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.758765] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.758879] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758887] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   36.758894] Set control: cmd=0x980914 value=0
[   36.759002] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.759011] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   36.759017] Set control: cmd=0x980915 value=0
[   36.759124] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.759133] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.759138] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.759261] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   36.759272] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   36.759279] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.759286] csi_video_s_stream: sd=8048e000, enable=0
[   36.759292] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.759301] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.759307] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.759313] csi_video_s_stream: Stream OFF - CSI state set to 3
[   36.759321] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=0 ***
[   36.759327] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   36.759332] *** vic_core_s_stream: STREAM OFF ***
[   36.759337] vic_core_s_stream: Stream OFF - state 4 -> 3
[   36.759344] *** vin_s_stream: SAFE implementation - sd=85c21000, enable=0 ***
[   36.759351] vin_s_stream: VIN state = 4, enable = 0
[   36.759356] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.759363] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.759369] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.759375] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   36.759381] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   36.759389] gc2053: s_stream called with enable=0
[   36.759396] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.759402] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   36.759408] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   36.759417] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.759741] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.759750] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.759759] sensor_write: reg=0x3e val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.761426] sensor_write: reg=0x3e val=0x00 SUCCESS
[   36.761557] sensor_write_array: reg[2] 0x3e=0x00 OK
[   36.761566] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.761573] gc2053: Sensor hardware streaming stopped
[   36.761581] gc2053: s_stream called with enable=0
[   36.761587] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.761593] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   36.761599] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   36.761609] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.761941] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.761953] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   36.761959] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   36.761965] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   36.761970] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
m[INFO:WS.cpp]: Server started on port 8089
[   36.762097] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.762107] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.762117] sensor_write: reg=0x3e val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.762435] sensor_write: reg=0x3e val=0x00 SUCCESS
[   36.762443] sensor_write_array: reg[2] 0x3e=0x00 OK
[   36.762449] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.762455] gc2053: Sensor hardware streaming stopped
[   36.762467] ISP IOCTL: cmd=0x800456d1 arg=0x7fbfcf00
[   36.762475] tx_isp_video_link_destroy: Destroying links for config 0
[   36.762482] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   36.762490] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.762497] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   36.762504] Set control: cmd=0x8000164 value=1
[   36.762512] ISP IOCTL: cmd=0x800456d0 arg=0x7fbfcf00
[   36.762518] TX_ISP_VIDEO_LINK_SETUP: config=0
[   36.762524] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   36.762529] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   36.762536] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   36.762543] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   36.762549] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   36.762555] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   36.762562] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   36.762568] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   36.762575] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.762581] csi_video_s_stream: sd=8048e000, enable=1
[   36.762587] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.762595] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.762602] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.762607] csi_video_s_stream: Stream ON - CSI state set to 4
[   36.762615] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=1 ***
[   36.762621] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   36.762626] *** vic_core_s_stream: STREAM ON ***
[   36.762631] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   36.762637] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   36.762643] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.762651] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.762657] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.762663] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   36.762669] *** STREAMING: Configuring CPM registers for VIC access ***
[   36.791684] STREAMING: CPM clocks configured for VIC access
[   36.791698] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   36.791705] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   36.791711] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   36.791717] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   36.791723] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   36.791729] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   36.791735] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   36.791741] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   36.791749] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   36.791756] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   36.791763] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   36.791769] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   36.791775] *** VIC unlock: Commands written, checking VIC status register ***
[   36.791781] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   36.791787] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   36.791793] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   36.791798] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   36.791804] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   36.791809] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   36.791883] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   36.791891] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   36.791898] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   36.791905] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   36.791911] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   36.791919] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   36.791925] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   36.791931] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   36.791937] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   36.791943] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   36.791948] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   36.791954] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   36.791960] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   36.791966] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   36.791972] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   36.791978] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   36.791984] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   36.791989] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   36.791997] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   36.792003] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   36.792011] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   36.792019] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   36.792025] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   36.792031] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   36.792039] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   36.792045] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   36.792050] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   36.792056] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   36.792061] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   36.792067] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   36.792073] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   36.792079] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   36.810358] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85f34000 ***
[   36.830563] *** VIC IRQ: Got vic_dev=8048e400 ***
[   36.835447] *** VIC IRQ: Checking vic_dev validity: vic_dev=8048e400 ***
[   36.851891] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   36.862660] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   36.873266] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   36.890644] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   36.910829] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   36.917420] *** VIC IRQ: About to read reg 0x1e8 ***
[   36.931674] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   36.937375] *** VIC IRQ: About to read reg 0x1e0 ***
[   36.947487] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   36.957593] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   36.967696] *** VIC IRQ: Read v1_10 = 0x0 ***
[   36.987940] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   37.008193] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   37.025729] *** VIC IRQ: Register writes completed ***
[   37.045232] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   37.062475] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   37.068678] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   37.095246] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   37.121734] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   37.121744] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   37.121752] *** VIC FRAME DONE: Frame completion signaled ***
[   37.121758] *** VIC TEST 2: Manual frame done function returned -1066709812 ***
[   37.121764] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   37.121771] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   37.121777] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   37.121786] ispvic_frame_channel_qbuf: arg1=8048e400, arg2=  (null)
[   37.121792] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   37.121798] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   37.121804] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   37.121810] ispvic_frame_channel_s_stream: arg1=8048e400, arg2=1
[   37.121816] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8048e400
[   37.121823] ispvic_frame_channel_s_stream[2479]: streamon
[   37.121829] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   37.121835] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   37.121841] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   37.121846] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   37.121854] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   37.121859] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   37.121866] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   37.121872] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   37.121878] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   37.121884] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   37.121890] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   37.121896] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   37.121904] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   37.121911] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   37.121918] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   37.121926] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   37.121934] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   37.121940] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   37.121946] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   37.121951] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   37.121958] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   37.121964] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   37.121969] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   37.121976] ispvic_frame_channel_qbuf: arg1=8048e400, arg2=  (null)
[   37.121981] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   37.121990] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   37.121999] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   37.122005] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   37.122011] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   37.122016] tx_vic_enable_irq: VIC interrupts already enabled
[   37.122022] *** tx_vic_enable_irq: completed successfully ***
[   37.122027] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   37.122033] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   37.122041] *** vin_s_stream: SAFE implementation - sd=85c21000, enable=1 ***
[   37.122048] vin_s_stream: VIN state = 3, enable = 1
[   37.122054] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.122062] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   37.122068] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   37.122074] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   37.122080] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   37.122088] gc2053: s_stream called with enable=1
[   37.122095] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   37.122101] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   37.122108] gc2053: About to write streaming registers for interface 1
[   37.122114] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   37.122123] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   37.122442] sensor_write: reg=0xfe val=0x00 SUCCESS
[   37.122450] sensor_write_array: reg[1] 0xfe=0x00 OK
[   37.122458] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   37.122770] sensor_write: reg=0x3e val=0x91 SUCCESS
[   37.122777] sensor_write_array: reg[2] 0x3e=0x91 OK
[   37.122783] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   37.122790] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   37.122796] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   37.122802] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   37.122808] gc2053: s_stream called with enable=1
[   37.122815] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   37.122820] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   37.122827] gc2053: About to write streaming registers for interface 1
[   37.122833] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   37.122841] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   37.123152] sensor_write: reg=0xfe val=0x00 SUCCESS
[   37.123159] sensor_write_array: reg[1] 0xfe=0x00 OK
[   37.123168] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   37.123479] sensor_write: reg=0x3e val=0x91 SUCCESS
[   37.123486] sensor_write_array: reg[2] 0x3e=0x91 OK
[   37.123492] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   37.123498] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   37.123504] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   37.123510] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   37.126985] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   37.126997] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   37.127004] Set control: cmd=0x980918 value=2
[   37.127220] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127231] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127237] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.127367] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127376] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127382] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.127503] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127512] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127518] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.127625] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127634] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127639] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.127784] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127794] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127799] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.127917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127926] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127932] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.128051] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.128060] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.128066] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.129046] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.129059] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.129065] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.129382] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.129393] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.129398] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.129534] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.129543] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.129548] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.430070] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   37.430082] codec_codec_ctl: set sample rate...
[   37.430213] codec_codec_ctl: set device...
warn: shm_init,53shm init already
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
root@ing-wyze-cam3-a000 ~# dmesg 
[   36.102577] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   36.102583] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   36.102588] ispcore_core_ops_init: Complete, result=0<6>[   36.102593] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   36.102599] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   36.102607] *** SENSOR_INIT: gc2053 enable=1 ***
[   36.102614] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   36.102620] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   36.102625] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   36.102630] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   36.102638] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   36.102644] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.102650] csi_video_s_stream: sd=8048e000, enable=1
[   36.102656] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.102664] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.102670] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.102676] csi_video_s_stream: Stream ON - CSI state set to 4
[   36.102682] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   36.102689] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   36.102696] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=1 ***
[   36.102702] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   36.102708] *** vic_core_s_stream: STREAM ON ***
[   36.102713] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   36.102718] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   36.102724] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.102732] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.102738] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.102744] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   36.102749] *** STREAMING: Configuring CPM registers for VIC access ***
[   36.131626] STREAMING: CPM clocks configured for VIC access
[   36.131639] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   36.131646] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   36.131653] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   36.131658] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   36.131665] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   36.131671] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   36.131677] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   36.131683] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   36.131692] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   36.131698] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   36.131705] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   36.131711] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   36.131716] *** VIC unlock: Commands written, checking VIC status register ***
[   36.131723] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   36.131728] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   36.131734] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   36.131740] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   36.131746] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   36.131751] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   36.131826] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   36.131834] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   36.131840] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   36.131848] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   36.131856] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   36.131861] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   36.131869] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   36.131875] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   36.131881] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   36.131886] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   36.131892] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   36.131898] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   36.131904] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   36.131910] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   36.131916] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   36.131922] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   36.131928] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   36.131934] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   36.131940] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   36.131947] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   36.131953] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   36.131961] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   36.131970] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   36.131976] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   36.131982] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   36.131989] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   36.131995] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   36.132001] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   36.132006] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   36.132012] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   36.132018] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   36.132023] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   36.132029] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   36.153315] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85f34000 ***
[   36.171112] *** VIC IRQ: Got vic_dev=8048e400 ***
[   36.176011] *** VIC IRQ: Checking vic_dev validity: vic_dev=8048e400 ***
[   36.191597] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   36.201606] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   36.206550] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   36.231616] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   36.246473] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   36.253343] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.253357] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5090.000 ms)
[   36.253367] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   36.253376] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5090.000 ms)
[   36.253391] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.253405] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5090.000 ms)
[   36.253415] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5090.000 ms)
[   36.253431] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256246] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256256] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   36.256265] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   36.256274] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   36.256283] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   36.256292] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.256301] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   36.256311] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   36.256319] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   36.256329] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   36.256337] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   36.256347] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   36.256355] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   36.256365] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   36.256374] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256383] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.256392] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.256401] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256410] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   36.256419] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   36.256429] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256437] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   36.256447] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   36.256455] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   36.256465] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   36.256474] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   36.256483] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   36.256493] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   36.256505] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.256514] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.256523] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.256532] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.256541] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.256551] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256559] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   36.256569] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256578] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.256587] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256596] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256605] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.256614] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.256623] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.256632] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   36.256641] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256651] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.256659] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.256669] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256678] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.256687] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.256696] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.256705] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   36.256715] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.256724] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256733] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.256742] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.256751] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.256761] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.256770] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.256779] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256788] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   36.256797] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256806] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.256815] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256824] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   36.256833] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.256842] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.256851] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.256861] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   36.256869] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256879] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.256888] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.256897] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.256906] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.256915] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.256925] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.256933] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   36.256943] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.256952] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.256961] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.256971] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.256979] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.256989] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.256998] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.257007] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257016] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   36.257025] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257035] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.257043] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257053] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257061] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.257071] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.257080] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.257089] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   36.257099] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257107] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.257117] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.257126] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257135] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.257145] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.257153] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.257163] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   36.257172] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.257181] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257191] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   36.257199] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   36.257209] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   36.257218] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   36.257227] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   36.257236] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257245] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   36.257255] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257263] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   36.257273] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257282] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   36.257291] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   36.257300] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   36.257309] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   36.257319] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)set jpeg streamMngCtx suceess

[   36.257327] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257337] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   36.257346] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   36.257355] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257364] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   36.257373] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   36.257383] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   36.257391] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   36.257401] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   36.257410] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   36.257567] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5000.000 ms)
[   36.257577] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   36.257586] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5000.000 ms)
[   36.259293] *** VIC IRQ: About to read reg 0x1e8 ***
[   36.271628] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   36.281615] *** VIC IRQ: About to read reg 0x1e0 ***
[   36.286745] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   36.301617] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   36.311633] *** VIC IRQ: Read v1_10 = 0x0 ***
[   36.316129] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   36.341763] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   36.348204] *** VIC IRQ: Register writes completed ***
[   36.358321] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   36.375645] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   36.391623] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   36.401624] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   36.420412] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   36.420422] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   36.420430] *** VIC FRAME DONE: Frame completion signaled ***
[   36.420437] *** VIC TEST 2: Manual frame done function returned -1066709812 ***
[   36.420443] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   36.420449] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   36.420456] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   36.420464] ispvic_frame_channel_qbuf: arg1=8048e400, arg2=  (null)
[   36.420470] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   36.420476] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   36.420482] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   36.420489] ispvic_frame_channel_s_stream: arg1=8048e400, arg2=1
[   36.420495] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8048e400
[   36.420501] ispvic_frame_channel_s_stream[2479]: streamon
[   36.420507] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   36.420513] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   36.420519] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   36.420525] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   36.420532] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   36.420537] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   36.420545] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   36.420551] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   36.420557] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   36.420562] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   36.420568] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   36.420575] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   36.420582] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   36.420590] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   36.420597] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   36.420605] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   36.420613] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   36.420618] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   36.420624] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   36.420629] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   36.420637] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   36.420642] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   36.420648] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   36.420655] ispvic_frame_channel_qbuf: arg1=8048e400, arg2=  (null)
[   36.420660] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   36.420669] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   36.420678] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   36.420684] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   36.420689] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   36.420695] tx_vic_enable_irq: VIC interrupts already enabled
[   36.420700] *** tx_vic_enable_irq: completed successfully ***
[   36.420705] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   36.420711] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   36.420718] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   36.420725] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   36.420732] *** vin_s_stream: SAFE implementation - sd=85c21000, enable=1 ***
[   36.420739] vin_s_stream: VIN state = 3, enable = 1
[   36.420744] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.420753] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.420759] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.420765] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   36.420771] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   36.420777] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   36.420783] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   36.420791] gc2053: s_stream called with enable=1
[   36.420798] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.420804] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.420810] gc2053: About to write streaming registers for interface 1
[   36.420816] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.420826] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.421147] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.421155] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.421163] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.421484] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.421491] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.421497] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.421504] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.421510] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.421516] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.421522] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   36.421529] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   36.421535] gc2053: s_stream called with enable=1
[   36.421541] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.421547] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.421553] gc2053: About to write streaming registers for interface 1
[   36.421559] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.421568] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.422897] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.422907] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.422917] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.423231] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.423237] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.423244] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.423251] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.423257] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.423263] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.423269] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   36.423308] ISP IOCTL: cmd=0x800456d0 arg=0x7fbfcf00
[   36.423316] TX_ISP_VIDEO_LINK_SETUP: config=0
[   36.423321] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   36.423329] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   36.423335] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   36.423341] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   36.423348] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   36.423355] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   36.423361] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   36.423367] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.423374] csi_video_s_stream: sd=8048e000, enable=1
[   36.423379] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.423388] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.423394] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.423400] csi_video_s_stream: Stream ON - CSI state set to 4
[   36.423407] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=1 ***
[   36.423413] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   36.423419] *** vic_core_s_stream: STREAM ON ***
[   36.423424] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   36.423431] *** vin_s_stream: SAFE implementation - sd=85c21000, enable=1 ***
[   36.423438] vin_s_stream: VIN state = 4, enable = 1
[   36.423443] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.423450] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.423456] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.423462] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   36.423467] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   36.423474] gc2053: s_stream called with enable=1
[   36.423481] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.423487] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.423493] gc2053: About to write streaming registers for interface 1
[   36.423499] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.423507] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.423822] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.423829] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.423838] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.424157] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.424165] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.424171] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.424177] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.424183] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.424189] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.424196] gc2053: s_stream called with enable=1
[   36.424203] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.424209] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   36.424215] gc2053: About to write streaming registers for interface 1
[   36.424221] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   36.424229] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.424541] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.424548] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.424557] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   36.424870] sensor_write: reg=0x3e val=0x91 SUCCESS
[   36.424877] sensor_write_array: reg[2] 0x3e=0x91 OK
[   36.424883] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.424890] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   36.424895] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   36.424901] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   36.754633] ISP M0 device open called from pid 2382
[   36.754667] *** REFERENCE DRIVER IMPLEMENTATION ***
[   36.754675] ISP M0 tuning buffer allocated: 811e0000 (size=0x500c, aligned)
[   36.754681] tisp_par_ioctl global variable set: 811e0000
[   36.754737] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   36.754745] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   36.754750] isp_core_tuning_init: Initializing tuning data structure
[   36.754769] isp_core_tuning_init: Tuning data structure initialized at 805c0000
[   36.754776] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   36.754781] *** SAFE: mode_flag properly initialized using struct member access ***
[   36.754788] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805c0000
[   36.754793] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   36.754799] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   36.754806] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.754813] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   36.754819] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   36.754825] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   36.754830] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   36.754854] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   36.754862] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   36.754867] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   36.754876] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   36.754882] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   36.754889] CRITICAL: Cannot access saturation field at 805c0024 - PREVENTING BadVA CRASH
[   36.755252] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755265] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   36.755273] Set control: cmd=0x980901 value=128
[   36.755335] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755343] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   36.755349] Set control: cmd=0x98091b value=128
[   36.755406] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755413] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   36.755420] Set control: cmd=0x980902 value=128
[   36.755426] tisp_bcsh_saturation: saturation=128
[   36.755431] tiziano_bcsh_update: Updating BCSH parameters
[   36.755439]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   36.755445] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   36.755501] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.755509] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   36.755515] Set control: cmd=0x980900 value=128
[   36.757928] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.757942] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   36.757949] Set control: cmd=0x980901 value=128
[   36.758163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758173] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   36.758180] Set control: cmd=0x98091b value=128
[   36.758301] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758311] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   36.758317] Set control: cmd=0x980902 value=128
[   36.758323] tisp_bcsh_saturation: saturation=128
[   36.758329] tiziano_bcsh_update: Updating BCSH parameters
[   36.758337]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   36.758342] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   36.758456] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758466] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   36.758473] Set control: cmd=0x980900 value=128
[   36.758600] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.758610] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.758615] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.758750] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.758759] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.758765] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.758879] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.758887] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   36.758894] Set control: cmd=0x980914 value=0
[   36.759002] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.759011] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   36.759017] Set control: cmd=0x980915 value=0
[   36.759124] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.759133] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   36.759138] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   36.759261] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   36.759272] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   36.759279] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.759286] csi_video_s_stream: sd=8048e000, enable=0
[   36.759292] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.759301] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.759307] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.759313] csi_video_s_stream: Stream OFF - CSI state set to 3
[   36.759321] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=0 ***
[   36.759327] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   36.759332] *** vic_core_s_stream: STREAM OFF ***
[   36.759337] vic_core_s_stream: Stream OFF - state 4 -> 3
[   36.759344] *** vin_s_stream: SAFE implementation - sd=85c21000, enable=0 ***
[   36.759351] vin_s_stream: VIN state = 4, enable = 0
[   36.759356] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.759363] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.759369] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.759375] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   36.759381] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   36.759389] gc2053: s_stream called with enable=0
[   36.759396] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.759402] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   36.759408] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   36.759417] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.759741] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.759750] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.759759] sensor_write: reg=0x3e val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.761426] sensor_write: reg=0x3e val=0x00 SUCCESS
[   36.761557] sensor_write_array: reg[2] 0x3e=0x00 OK
[   36.761566] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.761573] gc2053: Sensor hardware streaming stopped
[   36.761581] gc2053: s_stream called with enable=0
[   36.761587] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   36.761593] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   36.761599] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   36.761609] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.761941] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   36.761953] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   36.761959] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   36.761965] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   36.761970] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   36.762097] sensor_write: reg=0xfe val=0x00 SUCCESS
[   36.762107] sensor_write_array: reg[1] 0xfe=0x00 OK
[   36.762117] sensor_write: reg=0x3e val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   36.762435] sensor_write: reg=0x3e val=0x00 SUCCESS
[   36.762443] sensor_write_array: reg[2] 0x3e=0x00 OK
[   36.762449] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   36.762455] gc2053: Sensor hardware streaming stopped
[   36.762467] ISP IOCTL: cmd=0x800456d1 arg=0x7fbfcf00
[   36.762475] tx_isp_video_link_destroy: Destroying links for config 0
[   36.762482] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   36.762490] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   36.762497] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   36.762504] Set control: cmd=0x8000164 value=1
[   36.762512] ISP IOCTL: cmd=0x800456d0 arg=0x7fbfcf00
[   36.762518] TX_ISP_VIDEO_LINK_SETUP: config=0
[   36.762524] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   36.762529] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   36.762536] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   36.762543] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   36.762549] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   36.762555] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   36.762562] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   36.762568] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   36.762575] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   36.762581] csi_video_s_stream: sd=8048e000, enable=1
[   36.762587] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.762595] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.762602] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.762607] csi_video_s_stream: Stream ON - CSI state set to 4
[   36.762615] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8048e400, enable=1 ***
[   36.762621] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   36.762626] *** vic_core_s_stream: STREAM ON ***
[   36.762631] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   36.762637] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   36.762643] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   36.762651] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   36.762657] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   36.762663] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   36.762669] *** STREAMING: Configuring CPM registers for VIC access ***
[   36.791684] STREAMING: CPM clocks configured for VIC access
[   36.791698] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   36.791705] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   36.791711] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   36.791717] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   36.791723] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   36.791729] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   36.791735] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   36.791741] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   36.791749] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   36.791756] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   36.791763] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   36.791769] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   36.791775] *** VIC unlock: Commands written, checking VIC status register ***
[   36.791781] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   36.791787] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   36.791793] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   36.791798] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   36.791804] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   36.791809] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   36.791883] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   36.791891] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   36.791898] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   36.791905] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   36.791911] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   36.791919] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   36.791925] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   36.791931] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   36.791937] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   36.791943] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   36.791948] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   36.791954] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   36.791960] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   36.791966] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   36.791972] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   36.791978] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   36.791984] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   36.791989] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   36.791997] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   36.792003] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   36.792011] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   36.792019] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[   36.792025] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   36.792031] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   36.792039] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[   36.792045] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   36.792050] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   36.792056] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   36.792061] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   36.792067] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   36.792073] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   36.792079] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   36.810358] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=85f34000 ***
[   36.830563] *** VIC IRQ: Got vic_dev=8048e400 ***
[   36.835447] *** VIC IRQ: Checking vic_dev validity: vic_dev=8048e400 ***
[   36.851891] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   36.862660] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   36.873266] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   36.890644] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   36.910829] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   36.917420] *** VIC IRQ: About to read reg 0x1e8 ***
[   36.931674] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   36.937375] *** VIC IRQ: About to read reg 0x1e0 ***
[   36.947487] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   36.957593] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   36.967696] *** VIC IRQ: Read v1_10 = 0x0 ***
[   36.987940] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   37.008193] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   37.025729] *** VIC IRQ: Register writes completed ***
[   37.045232] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   37.062475] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   37.068678] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   37.095246] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   37.121734] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   37.121744] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   37.121752] *** VIC FRAME DONE: Frame completion signaled ***
[   37.121758] *** VIC TEST 2: Manual frame done function returned -1066709812 ***
[   37.121764] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   37.121771] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   37.121777] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   37.121786] ispvic_frame_channel_qbuf: arg1=8048e400, arg2=  (null)
[   37.121792] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   37.121798] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   37.121804] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   37.121810] ispvic_frame_channel_s_stream: arg1=8048e400, arg2=1
[   37.121816] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8048e400
[   37.121823] ispvic_frame_channel_s_stream[2479]: streamon
[   37.121829] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   37.121835] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   37.121841] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   37.121846] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   37.121854] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   37.121859] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   37.121866] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   37.121872] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   37.121878] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   37.121884] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   37.121890] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   37.121896] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   37.121904] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   37.121911] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   37.121918] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   37.121926] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   37.121934] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   37.121940] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   37.121946] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   37.121951] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   37.121958] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   37.121964] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   37.121969] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   37.121976] ispvic_frame_channel_qbuf: arg1=8048e400, arg2=  (null)
[   37.121981] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   37.121990] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x1e8]=0xfffffffe ***
[   37.121999] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x300]=0x00000000 [0x1e8]=0x00000000 ***
[   37.122005] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   37.122011] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   37.122016] tx_vic_enable_irq: VIC interrupts already enabled
[   37.122022] *** tx_vic_enable_irq: completed successfully ***
[   37.122027] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   37.122033] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   37.122041] *** vin_s_stream: SAFE implementation - sd=85c21000, enable=1 ***
[   37.122048] vin_s_stream: VIN state = 3, enable = 1
[   37.122054] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   37.122062] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   37.122068] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   37.122074] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   37.122080] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   37.122088] gc2053: s_stream called with enable=1
[   37.122095] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   37.122101] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   37.122108] gc2053: About to write streaming registers for interface 1
[   37.122114] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   37.122123] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   37.122442] sensor_write: reg=0xfe val=0x00 SUCCESS
[   37.122450] sensor_write_array: reg[1] 0xfe=0x00 OK
[   37.122458] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   37.122770] sensor_write: reg=0x3e val=0x91 SUCCESS
[   37.122777] sensor_write_array: reg[2] 0x3e=0x91 OK
[   37.122783] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   37.122790] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   37.122796] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   37.122802] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   37.122808] gc2053: s_stream called with enable=1
[   37.122815] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   37.122820] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   37.122827] gc2053: About to write streaming registers for interface 1
[   37.122833] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   37.122841] sensor_write: reg=0xfe val=0x00, client=855bce00, adapter=i2c0, addr=0x37
[   37.123152] sensor_write: reg=0xfe val=0x00 SUCCESS
[   37.123159] sensor_write_array: reg[1] 0xfe=0x00 OK
[   37.123168] sensor_write: reg=0x3e val=0x91, client=855bce00, adapter=i2c0, addr=0x37
[   37.123479] sensor_write: reg=0x3e val=0x91 SUCCESS
[   37.123486] sensor_write_array: reg[2] 0x3e=0x91 OK
[   37.123492] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   37.123498] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   37.123504] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   37.123510] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   37.126985] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   37.126997] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   37.127004] Set control: cmd=0x980918 value=2
[   37.127220] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127231] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127237] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.127367] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127376] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127382] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.127503] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127512] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127518] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.127625] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127634] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127639] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.127784] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127794] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127799] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.127917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.127926] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.127932] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.128051] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.128060] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.128066] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.129046] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.129059] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.129065] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.129382] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.129393] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.129398] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.129534] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.129543] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   37.129548] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   37.430070] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   37.430082] codec_codec_ctl: set sample rate...
[   37.430213] codec_codec_ctl: set device...
[   37.762318] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   37.762331] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   37.762337] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   37.762343] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   37.762348] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   37.881768] codec_set_device: set device: MIC...
root@ing-wyze-cam3-a000 ~# dmesg 
[   38.156326] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.156333] *** Channel 1: Frame completion wait ***
[   38.156339] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.156345] *** Channel 1: Frame wait returned 10 ***
[   38.156351] *** Channel 1: Frame was ready, consuming it ***
[   38.156417] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   38.156425] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   38.156431] *** Channel 1: DQBUF - dequeue buffer request ***
[   38.156437] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.156447] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   38.156454] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   38.156461] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   38.156475] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.156483] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.156489] *** Channel 1: Frame completion wait ***
[   38.156494] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.181803] *** Channel 0: Frame wait returned 0 ***
[   38.181815] *** Channel 0: Frame wait timeout/error, generating frame ***
[   38.181837] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.181845] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.181851] *** Channel 0: Frame completion wait ***
[   38.181857] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.181863] *** Channel 0: Frame wait returned 10 ***
[   38.181868] *** Channel 0: Frame was ready, consuming it ***
[   38.181876] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.181883] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.181888] *** Channel 0: Frame completion wait ***
[   38.181894] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.251803] *** Channel 1: Frame wait returned 0 ***
[   38.251815] *** Channel 1: Frame wait timeout/error, generating frame ***
[   38.251836] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.251844] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.251850] *** Channel 1: Frame completion wait ***
[   38.251855] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.251862] *** Channel 1: Frame wait returned 10 ***
[   38.251867] *** Channel 1: Frame was ready, consuming it ***
[   38.251875] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.251882] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.251887] *** Channel 1: Frame completion wait ***
[   38.251892] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.281848] *** Channel 0: DQBUF wait returned 0 ***
[   38.281859] *** Channel 0: DQBUF timeout, generating frame ***
[   38.281868] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   38.281907] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   38.281915] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   38.281921] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   38.281926] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   38.281932] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   38.282052] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   38.282063] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   38.282070] *** Channel 0: DQBUF - dequeue buffer request ***
[   38.282075] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.282085] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   38.282092] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   38.282098] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   38.282116] *** Channel 0: Frame wait returned 0 ***
[   38.282123] *** Channel 0: Frame wait timeout/error, generating frame ***
[   38.282136] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.282143] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.282149] *** Channel 0: Frame completion wait ***
[   38.282154] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.282161] *** Channel 0: Frame wait returned 10 ***
[   38.282166] *** Channel 0: Frame was ready, consuming it ***
[   38.282174] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.282181] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.282186] *** Channel 0: Frame completion wait ***
[   38.282192] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.292002] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   38.292015] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   38.292022] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   38.292028] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   38.292035] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   38.292042] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   38.292050] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   38.292056] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   38.292063] *** Channel 0: QBUF - Queue buffer index=0 ***
[   38.292069] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   38.292076] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   38.292083] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   38.292090] *** Channel 0: QBUF EVENT - No VIC callback ***
[   38.292096] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   38.292105] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   38.292112] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   38.292120] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805dc500, vbm_buffer_count=4 ***
[   38.292127] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   38.292134] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   38.292146] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   38.292214] *** Channel 0: Frame wait returned 9 ***
[   38.292222] *** Channel 0: Frame was ready, consuming it ***
[   38.292234] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.292241] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.292248] *** Channel 0: Frame completion wait ***
[   38.292253] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.351813] *** Channel 1: DQBUF wait returned 0 ***
[   38.351824] *** Channel 1: DQBUF timeout, generating frame ***
[   38.351833] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   38.351943] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   38.351952] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   38.351958] *** Channel 1: DQBUF - dequeue buffer request ***
[   38.351964] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.351974] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   38.351981] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   38.352004] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   38.352021] *** Channel 1: Frame wait returned 0 ***
[   38.352028] *** Channel 1: Frame wait timeout/error, generating frame ***
[   38.352040] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.352046] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.352053] *** Channel 1: Frame completion wait ***
[   38.352058] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.352064] *** Channel 1: Frame wait returned 10 ***
[   38.352070] *** Channel 1: Frame was ready, consuming it ***
[   38.352078] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.352084] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.352090] *** Channel 1: Frame completion wait ***
[   38.352096] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.353752] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   38.353765] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   38.353772] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   38.353778] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   38.353785] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   38.353792] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   38.353800] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   38.353806] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   38.353813] *** Channel 1: QBUF - Queue buffer index=0 ***
[   38.353819] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   38.353826] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   38.353834] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   38.353842] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   38.353850] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   38.353858] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805dc380, vbm_buffer_count=2 ***
[   38.353864] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   38.353871] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   38.353883] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   38.353949] *** Channel 1: Frame wait returned 10 ***
[   38.353956] *** Channel 1: Frame was ready, consuming it ***
[   38.353969] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.353976] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.353982] *** Channel 1: Frame completion wait ***
[   38.353988] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.391830] *** Channel 0: Frame wait returned 0 ***
[   38.391842] *** Channel 0: Frame wait timeout/error, generating frame ***
[   38.391878] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.391886] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.391892] *** Channel 0: Frame completion wait ***
[   38.391898] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.391904] *** Channel 0: Frame wait returned 10 ***
[   38.391910] *** Channel 0: Frame was ready, consuming it ***
[   38.391918] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.391924] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.391930] *** Channel 0: Frame completion wait ***
[   38.391936] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.451827] *** Channel 1: Frame wait returned 0 ***
[   38.451839] *** Channel 1: Frame wait timeout/error, generating frame ***
[   38.451859] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.451866] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.451872] *** Channel 1: Frame completion wait ***
[   38.451878] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.451884] *** Channel 1: Frame wait returned 10 ***
[   38.451890] *** Channel 1: Frame was ready, consuming it ***
[   38.451898] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.451904] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.451910] *** Channel 1: Frame completion wait ***
[   38.451916] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.481826] *** Channel 0: DQBUF wait returned 0 ***
[   38.481837] *** Channel 0: DQBUF timeout, generating frame ***
[   38.481846] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   38.481870] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   38.481878] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   38.481884] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   38.481890] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   38.481896] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   38.482034] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   38.482044] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   38.482050] *** Channel 0: DQBUF - dequeue buffer request ***
[   38.482056] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.482066] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   38.482073] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   38.482080] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   38.491941] *** Channel 0: Frame wait returned 0 ***
[   38.491956] *** Channel 0: Frame wait timeout/error, generating frame ***
[   38.491983] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.491991] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.491998] *** Channel 0: Frame completion wait ***
[   38.492003] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.492009] *** Channel 0: Frame wait returned 10 ***
[   38.492030] *** Channel 0: Frame was ready, consuming it ***
[   38.492038] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.492045] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.492051] *** Channel 0: Frame completion wait ***
[   38.492056] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.492262] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   38.492273] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   38.492279] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   38.492286] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   38.492293] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   38.492300] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   38.492307] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   38.492314] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   38.492321] *** Channel 0: QBUF - Queue buffer index=1 ***
[   38.492326] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   38.492334] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   38.492341] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   38.492348] *** Channel 0: QBUF EVENT - No VIC callback ***
[   38.492355] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   38.492363] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   38.492371] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   38.492379] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805dc500, vbm_buffer_count=4 ***
[   38.492386] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   38.492392] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   38.492405] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   38.492530] *** Channel 0: DQBUF wait returned 19 ***
[   38.492542] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   38.492560] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   38.492568] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   38.492574] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   38.492580] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   38.492585] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   38.492717] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   38.492728] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   38.492735] *** Channel 0: DQBUF - dequeue buffer request ***
[   38.492741] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.492771] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   38.492778] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   38.492785] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   38.502862] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   38.502876] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   38.502882] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   38.502888] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   38.502896] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   38.502904] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   38.502910] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   38.502918] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   38.502924] *** Channel 0: QBUF - Queue buffer index=2 ***
[   38.502930] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   38.502938] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   38.502944] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   38.502952] *** Channel 0: QBUF EVENT - No VIC callback ***
[   38.502958] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   38.502966] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   38.502974] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   38.502982] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805dc500, vbm_buffer_count=4 ***
[   38.502989] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   38.502996] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   38.503008] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   38.503077] *** Channel 0: Frame wait returned 9 ***
[   38.503084] *** Channel 0: Frame was ready, consuming it ***
[   38.503096] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.503104] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.503110] *** Channel 0: Frame completion wait ***
[   38.503116] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.551822] *** Channel 1: DQBUF wait returned 0 ***
[   38.551832] *** Channel 1: DQBUF timeout, generating frame ***
[   38.551842] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   38.551950] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   38.551958] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   38.551965] *** Channel 1: DQBUF - dequeue buffer request ***
[   38.551971] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.551981] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   38.551988] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   38.551994] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   38.552011] *** Channel 1: Frame wait returned 0 ***
[   38.552018] *** Channel 1: Frame wait timeout/error, generating frame ***
[   38.552029] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.552036] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.552042] *** Channel 1: Frame completion wait ***
[   38.552048] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.552054] *** Channel 1: Frame wait returned 10 ***
[   38.552060] *** Channel 1: Frame was ready, consuming it ***
[   38.552067] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.552074] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.552080] *** Channel 1: Frame completion wait ***
[   38.552085] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.553578] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   38.553592] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   38.553598] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   38.553604] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   38.553612] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   38.553619] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   38.553626] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   38.553633] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   38.553640] *** Channel 1: QBUF - Queue buffer index=1 ***
[   38.553645] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   38.553653] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   38.553660] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   38.553668] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   38.553676] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   38.553684] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805dc380, vbm_buffer_count=2 ***
[   38.553691] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   38.553698] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   38.553710] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   38.553773] *** Channel 1: Frame wait returned 10 ***
[   38.553780] *** Channel 1: Frame was ready, consuming it ***
[   38.553792] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.553800] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.553806] *** Channel 1: Frame completion wait ***
[   38.553812] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.601828] *** Channel 0: Frame wait returned 0 ***
[   38.601839] *** Channel 0: Frame wait timeout/error, generating frame ***
[   38.601861] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.601869] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.601875] *** Channel 0: Frame completion wait ***
[   38.601880] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.601887] *** Channel 0: Frame wait returned 10 ***
[   38.601892] *** Channel 0: Frame was ready, consuming it ***
[   38.601900] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.601907] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.601912] *** Channel 0: Frame completion wait ***
[   38.601918] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.651832] *** Channel 1: Frame wait returned 0 ***
[   38.651844] *** Channel 1: Frame wait timeout/error, generating frame ***
[   38.651864] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.651872] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.651878] *** Channel 1: Frame completion wait ***
[   38.651884] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.651890] *** Channel 1: Frame wait returned 10 ***
[   38.651896] *** Channel 1: Frame was ready, consuming it ***
[   38.651904] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.651911] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.651916] *** Channel 1: Frame completion wait ***
[   38.651922] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.691830] *** Channel 0: DQBUF wait returned 0 ***
[   38.691841] *** Channel 0: DQBUF timeout, generating frame ***
[   38.691850] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   38.691874] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   38.691882] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   38.691888] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   38.691894] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   38.691899] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   38.692014] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   38.692024] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   38.692031] *** Channel 0: DQBUF - dequeue buffer request ***
[   38.692036] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.692046] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   38.692052] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   38.692059] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   38.701988] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   38.702002] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   38.702008] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   38.702014] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   38.702022] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   38.702029] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   38.702036] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   38.702043] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   38.702050] *** Channel 0: QBUF - Queue buffer index=3 ***
[   38.702056] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   38.702064] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   38.702070] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   38.702077] *** Channel 0: QBUF EVENT - No VIC callback ***
[   38.702084] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   38.702092] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   38.702100] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   38.702108] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805dc500, vbm_buffer_count=4 ***
[   38.702114] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   38.702120] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   38.702132] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   38.702156] *** Channel 0: Frame wait returned 1 ***
[   38.702162] *** Channel 0: Frame was ready, consuming it ***
[   38.702174] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.702181] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.702187] *** Channel 0: Frame completion wait ***
[   38.702209] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.751838] *** Channel 1: DQBUF wait returned 0 ***
[   38.751849] *** Channel 1: DQBUF timeout, generating frame ***
[   38.751858] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   38.751964] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   38.751973] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   38.751980] *** Channel 1: DQBUF - dequeue buffer request ***
[   38.751985] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.751996] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   38.752002] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   38.752008] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   38.752026] *** Channel 1: Frame wait returned 0 ***
[   38.752032] *** Channel 1: Frame wait timeout/error, generating frame ***
[   38.752044] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.752051] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.752057] *** Channel 1: Frame completion wait ***
[   38.752063] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.752069] *** Channel 1: Frame wait returned 10 ***
[   38.752074] *** Channel 1: Frame was ready, consuming it ***
[   38.752082] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.752089] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.752094] *** Channel 1: Frame completion wait ***
[   38.752100] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.752184] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   38.752192] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   38.752198] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   38.752204] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   38.752212] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   38.752219] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   38.752226] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   38.752233] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   38.752240] *** Channel 1: QBUF - Queue buffer index=0 ***
[   38.752246] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   38.752253] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   38.752260] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   38.752268] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   38.752276] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   38.752284] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805dc380, vbm_buffer_count=2 ***
[   38.752290] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   38.752297] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   38.752309] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   38.752366] *** Channel 1: Frame wait returned 10 ***
[   38.752373] *** Channel 1: Frame was ready, consuming it ***
[   38.752384] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.752392] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.752398] *** Channel 1: Frame completion wait ***
[   38.752404] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.762760] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   38.762772] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   38.762778] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   38.762784] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   38.762790] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   38.801859] *** Channel 0: Frame wait returned 0 ***
[   38.801871] *** Channel 0: Frame wait timeout/error, generating frame ***
[   38.801890] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.801898] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.801904] *** Channel 0: Frame completion wait ***
[   38.801910] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.801916] *** Channel 0: Frame wait returned 10 ***
[   38.801922] *** Channel 0: Frame was ready, consuming it ***
[   38.801930] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.801936] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.801942] *** Channel 0: Frame completion wait ***
[   38.801948] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.851851] *** Channel 1: Frame wait returned 0 ***
[   38.851863] *** Channel 1: Frame wait timeout/error, generating frame ***
[   38.851884] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.851891] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.851897] *** Channel 1: Frame completion wait ***
[   38.851903] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.851909] *** Channel 1: Frame wait returned 10 ***
[   38.851914] *** Channel 1: Frame was ready, consuming it ***
[   38.851922] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.851929] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.851935] *** Channel 1: Frame completion wait ***
[   38.851940] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.891850] *** Channel 0: DQBUF wait returned 0 ***
[   38.891860] *** Channel 0: DQBUF timeout, generating frame ***
[   38.891869] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   38.891893] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   38.891901] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   38.891907] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   38.891912] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   38.891918] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   38.892034] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   38.892043] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   38.892050] *** Channel 0: DQBUF - dequeue buffer request ***
[   38.892056] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.892065] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   38.892072] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   38.892078] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   38.902040] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   38.902054] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   38.902060] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   38.902066] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   38.902074] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   38.902081] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   38.902088] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   38.902096] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   38.902102] *** Channel 0: QBUF - Queue buffer index=0 ***
[   38.902108] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   38.902116] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   38.902122] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   38.902130] *** Channel 0: QBUF EVENT - No VIC callback ***
[   38.902136] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   38.902144] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   38.902152] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   38.902160] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805dc500, vbm_buffer_count=4 ***
[   38.902167] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   38.902174] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   38.902185] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   38.902208] *** Channel 0: Frame wait returned 1 ***
[   38.902214] *** Channel 0: Frame was ready, consuming it ***
[   38.902226] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.902233] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.902239] *** Channel 0: Frame completion wait ***
[   38.902245] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   38.951855] *** Channel 1: DQBUF wait returned 0 ***
[   38.951867] *** Channel 1: DQBUF timeout, generating frame ***
[   38.951876] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[   38.951985] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   38.951993] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   38.952000] *** Channel 1: DQBUF - dequeue buffer request ***
[   38.952005] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   38.952015] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   38.952022] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   38.952029] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   38.952063] *** Channel 1: Frame wait returned 0 ***
[   38.952069] *** Channel 1: Frame wait timeout/error, generating frame ***
[   38.952081] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.952088] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.952095] *** Channel 1: Frame completion wait ***
[   38.952100] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.952106] *** Channel 1: Frame wait returned 10 ***
[   38.952112] *** Channel 1: Frame was ready, consuming it ***
[   38.952119] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.952126] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.952132] *** Channel 1: Frame completion wait ***
[   38.952137] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   38.952277] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   38.952287] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   38.952293] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   38.952299] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   38.952307] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   38.952314] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   38.952321] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   38.952328] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   38.952335] *** Channel 1: QBUF - Queue buffer index=1 ***
[   38.952341] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   38.952347] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   38.952355] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   38.952363] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   38.952371] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   38.952379] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805dc380, vbm_buffer_count=2 ***
[   38.952385] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   38.952392] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   38.952405] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   38.952427] *** Channel 1: Frame wait returned 10 ***
[   38.952433] *** Channel 1: Frame was ready, consuming it ***
[   38.952443] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   38.952449] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   38.952455] *** Channel 1: Frame completion wait ***
[   38.952461] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   39.001862] *** Channel 0: Frame wait returned 0 ***
[   39.001873] *** Channel 0: Frame wait timeout/error, generating frame ***
[   39.001895] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.001903] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.001909] *** Channel 0: Frame completion wait ***
[   39.001915] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   39.001935] *** Channel 0: Frame wait returned 10 ***
[   39.001941] *** Channel 0: Frame was ready, consuming it ***
[   39.001949] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.001956] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.001962] *** Channel 0: Frame completion wait ***
[   39.001967] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   39.051865] *** Channel 1: Frame wait returned 0 ***
[   39.051877] *** Channel 1: Frame wait timeout/error, generating frame ***
[   39.091869] *** Channel 0: DQBUF wait returned 0 ***
[   39.091880] *** Channel 0: DQBUF timeout, generating frame ***
[   39.091889] *** Channel 0: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   39.091913] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.091921] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   39.091927] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   39.091933] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   39.091938] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   39.092054] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   39.092063] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   39.092069] *** Channel 0: DQBUF - dequeue buffer request ***
[   39.092075] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.092085] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   39.092091] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   39.092098] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   39.102057] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   39.102071] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   39.102077] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   39.102083] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   39.102091] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   39.102098] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   39.102105] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   39.102112] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   39.102119] *** Channel 0: QBUF - Queue buffer index=1 ***
[   39.102125] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   39.102132] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   39.102139] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   39.102146] *** Channel 0: QBUF EVENT - No VIC callback ***
[   39.102153] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   39.102161] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   39.102169] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   39.102177] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805dc500, vbm_buffer_count=4 ***
[   39.102183] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   39.102190] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   39.102201] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   39.102224] *** Channel 0: Frame wait returned 1 ***
[   39.102230] *** Channel 0: Frame was ready, consuming it ***
[   39.102242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.102249] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.102255] *** Channel 0: Frame completion wait ***
[   39.102261] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   39.151873] *** Channel 1: DQBUF wait returned 1 ***
[   39.151887] *** Channel 1: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   39.151998] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   39.152007] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   39.152013] *** Channel 1: DQBUF - dequeue buffer request ***
[   39.152019] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.152029] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   39.152036] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   39.152042] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   39.152097] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.152105] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.152111] *** Channel 1: Frame completion wait ***
[   39.152117] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   39.152170] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   39.152178] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   39.152184] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   39.152191] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   39.152198] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   39.152205] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   39.152212] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   39.152219] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   39.152225] *** Channel 1: QBUF - Queue buffer index=0 ***
[   39.152231] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   39.152239] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   39.152246] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   39.152254] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   39.152262] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   39.152269] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805dc380, vbm_buffer_count=2 ***
[   39.152276] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   39.152283] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   39.152295] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   39.152315] *** Channel 1: Frame wait returned 10 ***
[   39.152321] *** Channel 1: Frame was ready, consuming it ***
[   39.201879] *** Channel 0: Frame wait returned 0 ***
[   39.201891] *** Channel 0: Frame wait timeout/error, generating frame ***
[   39.201913] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.201920] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.201927] *** Channel 0: Frame completion wait ***
[   39.201932] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   39.201938] *** Channel 0: Frame wait returned 10 ***
[   39.201944] *** Channel 0: Frame was ready, consuming it ***
[   39.201952] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.201959] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.201964] *** Channel 0: Frame completion wait ***
[   39.201969] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   39.291913] *** Channel 0: DQBUF wait returned 0 ***
[   39.291925] *** Channel 0: DQBUF timeout, generating frame ***
[   39.291934] *** Channel 0: DQBUF complete - buffer[2] seq=5 flags=0x3 ***
[   39.291957] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.291965] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   39.291971] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   39.291977] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   39.291982] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   39.292097] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   39.292107] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   39.292113] *** Channel 0: DQBUF - dequeue buffer request ***
[   39.292119] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.292129] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   39.292135] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   39.292142] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   39.301955] *** Channel 0: Frame wait returned 0 ***
[   39.301979] *** Channel 0: Frame wait timeout/error, generating frame ***
[   39.301999] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.302006] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.302012] *** Channel 0: Frame completion wait ***
[   39.302018] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   39.302024] *** Channel 0: Frame wait returned 10 ***
[   39.302029] *** Channel 0: Frame was ready, consuming it ***
[   39.302037] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.302044] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.302050] *** Channel 0: Frame completion wait ***
[   39.302055] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   39.302224] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   39.302234] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   39.302241] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   39.302247] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   39.302254] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   39.302261] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   39.302269] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   39.302276] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   39.302282] *** Channel 0: QBUF - Queue buffer index=2 ***
[   39.302288] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   39.302296] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   39.302303] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   39.302309] *** Channel 0: QBUF EVENT - No VIC callback ***
[   39.302316] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   39.302324] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   39.302332] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   39.302340] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805dc500, vbm_buffer_count=4 ***
[   39.302347] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   39.302353] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   39.302365] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   39.302434] *** Channel 0: DQBUF wait returned 19 ***
[   39.302444] *** Channel 0: DQBUF complete - buffer[3] seq=6 flags=0x3 ***
[   39.302461] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.302469] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   39.302475] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   39.302481] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   39.302486] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   39.302603] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   39.302615] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   39.302621] *** Channel 0: DQBUF - dequeue buffer request ***
[   39.302627] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.302637] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   39.302644] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   39.302651] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   39.312717] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   39.312731] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   39.312737] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   39.312743] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   39.312751] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   39.312758] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   39.312765] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   39.312772] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   39.312779] *** Channel 0: QBUF - Queue buffer index=3 ***
[   39.312785] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   39.312792] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   39.312799] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   39.312806] *** Channel 0: QBUF EVENT - No VIC callback ***
[   39.312813] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   39.312821] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   39.312829] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   39.312837] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805dc500, vbm_buffer_count=4 ***
[   39.312843] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   39.312850] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   39.312862] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   39.312946] *** Channel 0: Frame wait returned 9 ***
[   39.312953] *** Channel 0: Frame was ready, consuming it ***
[   39.312967] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.312973] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.312980] *** Channel 0: Frame completion wait ***
[   39.312985] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   39.354589] *** Channel 1: DQBUF wait returned 0 ***
[   39.354601] *** Channel 1: DQBUF timeout, generating frame ***
[   39.354609] *** Channel 1: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   39.354720] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   39.354729] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   39.354735] *** Channel 1: DQBUF - dequeue buffer request ***
[   39.354741] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.354751] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   39.354758] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   39.354765] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   39.354817] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.354825] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.354832] *** Channel 1: Frame completion wait ***
[   39.354838] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   39.354891] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   39.354899] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   39.354905] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   39.354911] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   39.354919] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   39.354926] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   39.354933] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   39.354940] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   39.354947] *** Channel 1: QBUF - Queue buffer index=1 ***
[   39.354953] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   39.354960] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   39.354967] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   39.354975] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   39.354983] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   39.354991] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805dc380, vbm_buffer_count=2 ***
[   39.354997] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   39.355005] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   39.355016] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   39.355037] *** Channel 1: Frame wait returned 10 ***
[   39.355044] *** Channel 1: Frame was ready, consuming it ***
[   39.411904] *** Channel 0: Frame wait returned 0 ***
[   39.411916] *** Channel 0: Frame wait timeout/error, generating frame ***
[   39.501906] *** Channel 0: DQBUF wait returned 1 ***
[   39.501921] *** Channel 0: DQBUF complete - buffer[0] seq=7 flags=0x3 ***
[   39.501946] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   39.501953] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   39.501960] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   39.501965] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   39.501971] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   39.502088] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   39.502098] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   39.502105] *** Channel 0: DQBUF - dequeue buffer request ***
[   39.502110] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.502120] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   39.502126] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   39.502133] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   39.502373] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.502387] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.502394] *** Channel 0: Frame completion wait ***
[   39.502400] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   39.512076] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   39.512089] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   39.512096] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   39.512102] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   39.512109] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   39.512117] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   39.512123] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   39.512131] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   39.512137] *** Channel 0: QBUF - Queue buffer index=0 ***
[   39.512143] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   39.512151] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   39.512157] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   39.512165] *** Channel 0: QBUF EVENT - No VIC callback ***
[   39.512171] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   39.512179] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   39.512187] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   39.512195] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805dc500, vbm_buffer_count=4 ***
[   39.512201] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   39.512209] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   39.512220] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   39.512304] *** Channel 0: Frame wait returned 9 ***
[   39.512311] *** Channel 0: Frame was ready, consuming it ***
[   39.551949] *** Channel 1: DQBUF wait returned 0 ***
[   39.551959] *** Channel 1: DQBUF timeout, generating frame ***
[   39.551968] *** Channel 1: DQBUF complete - buffer[0] seq=5 flags=0x3 ***
[   39.552079] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   39.552088] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   39.552095] *** Channel 1: DQBUF - dequeue buffer request ***
[   39.552101] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   39.552111] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8474b400 (name=gc2053) ***
[   39.552118] *** tx_isp_get_sensor: Found real sensor: 8474b400 ***
[   39.552124] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   39.552179] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   39.552188] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   39.552195] *** Channel 1: Frame completion wait ***
[   39.552200] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   39.552254] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   39.552262] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   39.552269] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   39.552275] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   39.552282] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   39.552289] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   39.552297] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   39.552303] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   39.552310] *** Channel 1: QBUF - Queue buffer index=0 ***
[   39.552316] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   39.552323] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   39.552331] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   39.552339] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   39.552347] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   39.552355] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805dc380, vbm_buffer_count=2 ***
[   39.552361] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   39.552368] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   39.552381] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   39.552424] *** Channel 1: Frame wait returned 10 ***
[   39.552431] *** Channel 1: Frame was ready, consuming it ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      10459   jz-intc  jz-timerost
 14:         72   jz-intc  ipu
 15:      16253   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       7040   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        384   jz-intc  uart1
 68:        161   jz-intc  jz-i2c.0
 70:         25   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
