<stg><name>dft_Pipeline_VITIS_LOOP_39_3</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %freq_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="freq_idx"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i9 0, i9 %freq_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc49:0 %freq_idx_1 = load i9 %freq_idx

]]></Node>
<StgValue><ssdm name="freq_idx_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc49:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc49:2 %icmp_ln39 = icmp_eq  i9 %freq_idx_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc49:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc49:4 %add_ln39 = add i9 %freq_idx_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc49:5 %br_ln39 = br i1 %icmp_ln39, void %for.inc49.split, void %for.end51.exitStub

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="9">
<![CDATA[
for.inc49.split:0 %freq_idx_1_cast = zext i9 %freq_idx_1

]]></Node>
<StgValue><ssdm name="freq_idx_1_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49.split:2 %freq_real_addr = getelementptr i64 %freq_real, i64 0, i64 %freq_idx_1_cast

]]></Node>
<StgValue><ssdm name="freq_real_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="8">
<![CDATA[
for.inc49.split:3 %freq_real_load = load i8 %freq_real_addr

]]></Node>
<StgValue><ssdm name="freq_real_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49.split:8 %freq_imag_addr = getelementptr i64 %freq_imag, i64 0, i64 %freq_idx_1_cast

]]></Node>
<StgValue><ssdm name="freq_imag_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
for.inc49.split:9 %freq_imag_load = load i8 %freq_imag_addr

]]></Node>
<StgValue><ssdm name="freq_imag_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc49.split:14 %store_ln39 = store i9 %add_ln39, i9 %freq_idx

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="8">
<![CDATA[
for.inc49.split:3 %freq_real_load = load i8 %freq_real_addr

]]></Node>
<StgValue><ssdm name="freq_real_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
for.inc49.split:9 %freq_imag_load = load i8 %freq_imag_addr

]]></Node>
<StgValue><ssdm name="freq_imag_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
for.inc49.split:4 %conv1 = fptrunc i64 %freq_real_load

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
for.inc49.split:10 %conv2 = fptrunc i64 %freq_imag_load

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="29" st_id="4" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
for.inc49.split:4 %conv1 = fptrunc i64 %freq_real_load

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
for.inc49.split:10 %conv2 = fptrunc i64 %freq_imag_load

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
for.end51.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc49.split:1 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
for.inc49.split:5 %bitcast_ln40 = bitcast i32 %conv1

]]></Node>
<StgValue><ssdm name="bitcast_ln40"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49.split:6 %real_output_addr = getelementptr i32 %real_output, i64 0, i64 %freq_idx_1_cast

]]></Node>
<StgValue><ssdm name="real_output_addr"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc49.split:7 %store_ln40 = store i32 %bitcast_ln40, i8 %real_output_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
for.inc49.split:11 %bitcast_ln41 = bitcast i32 %conv2

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc49.split:12 %imag_output_addr = getelementptr i32 %imag_output, i64 0, i64 %freq_idx_1_cast

]]></Node>
<StgValue><ssdm name="imag_output_addr"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc49.split:13 %store_ln41 = store i32 %bitcast_ln41, i8 %imag_output_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
for.inc49.split:15 %br_ln39 = br void %for.inc49

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="freq_real" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="freq_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="real_output" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="real_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="freq_imag" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="freq_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="imag_output" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="imag_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="StgValue_59" to="freq_idx" fromId="59" toId="8">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="imag_output" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="65" from="empty" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="86" from="real_output" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="87" from="empty" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="99" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="102" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_104" to="store_ln0" fromId="104" toId="11">
</dataflow>
<dataflow id="106" from="freq_idx" to="store_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="107" from="freq_idx" to="freq_idx_1" fromId="8" toId="13">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="108" toId="14">
</dataflow>
<dataflow id="110" from="StgValue_71" to="specpipeline_ln0" fromId="71" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="14">
</dataflow>
<dataflow id="112" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_66" to="specpipeline_ln0" fromId="66" toId="14">
</dataflow>
<dataflow id="115" from="p_str" to="specpipeline_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="116" from="freq_idx_1" to="icmp_ln39" fromId="13" toId="15">
</dataflow>
<dataflow id="118" from="StgValue_117" to="icmp_ln39" fromId="117" toId="15">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="119" toId="16">
</dataflow>
<dataflow id="122" from="StgValue_121" to="empty" fromId="121" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_121" to="empty" fromId="121" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_121" to="empty" fromId="121" toId="16">
</dataflow>
<dataflow id="125" from="freq_idx_1" to="add_ln39" fromId="13" toId="17">
</dataflow>
<dataflow id="127" from="StgValue_126" to="add_ln39" fromId="126" toId="17">
</dataflow>
<dataflow id="128" from="icmp_ln39" to="br_ln39" fromId="15" toId="18">
</dataflow>
<dataflow id="129" from="freq_idx_1" to="freq_idx_1_cast" fromId="13" toId="19">
</dataflow>
<dataflow id="130" from="freq_real" to="freq_real_addr" fromId="55" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="freq_real_addr" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="freq_idx_1_cast" to="freq_real_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="134" from="freq_real_addr" to="freq_real_load" fromId="20" toId="21">
</dataflow>
<dataflow id="135" from="freq_imag" to="freq_imag_addr" fromId="57" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_131" to="freq_imag_addr" fromId="131" toId="22">
</dataflow>
<dataflow id="137" from="freq_idx_1_cast" to="freq_imag_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="138" from="freq_imag_addr" to="freq_imag_load" fromId="22" toId="23">
</dataflow>
<dataflow id="139" from="add_ln39" to="store_ln39" fromId="17" toId="24">
</dataflow>
<dataflow id="140" from="freq_idx" to="store_ln39" fromId="8" toId="24">
</dataflow>
<dataflow id="141" from="freq_real_addr" to="freq_real_load" fromId="20" toId="25">
</dataflow>
<dataflow id="142" from="freq_imag_addr" to="freq_imag_load" fromId="22" toId="26">
</dataflow>
<dataflow id="143" from="freq_real_load" to="conv1" fromId="25" toId="27">
</dataflow>
<dataflow id="144" from="freq_imag_load" to="conv2" fromId="26" toId="28">
</dataflow>
<dataflow id="145" from="freq_real_load" to="conv1" fromId="25" toId="29">
</dataflow>
<dataflow id="146" from="freq_imag_load" to="conv2" fromId="26" toId="30">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecLoopName" to="specloopname_ln10" fromId="147" toId="31">
</dataflow>
<dataflow id="150" from="empty_2" to="specloopname_ln10" fromId="149" toId="31">
</dataflow>
<dataflow id="151" from="conv1" to="bitcast_ln40" fromId="29" toId="32">
</dataflow>
<dataflow id="152" from="real_output" to="real_output_addr" fromId="56" toId="33">
</dataflow>
<dataflow id="153" from="StgValue_131" to="real_output_addr" fromId="131" toId="33">
</dataflow>
<dataflow id="154" from="freq_idx_1_cast" to="real_output_addr" fromId="19" toId="33">
</dataflow>
<dataflow id="155" from="bitcast_ln40" to="store_ln40" fromId="32" toId="34">
</dataflow>
<dataflow id="156" from="real_output_addr" to="store_ln40" fromId="33" toId="34">
</dataflow>
<dataflow id="157" from="conv2" to="bitcast_ln41" fromId="30" toId="35">
</dataflow>
<dataflow id="158" from="imag_output" to="imag_output_addr" fromId="58" toId="36">
</dataflow>
<dataflow id="159" from="StgValue_131" to="imag_output_addr" fromId="131" toId="36">
</dataflow>
<dataflow id="160" from="freq_idx_1_cast" to="imag_output_addr" fromId="19" toId="36">
</dataflow>
<dataflow id="161" from="bitcast_ln41" to="store_ln41" fromId="35" toId="37">
</dataflow>
<dataflow id="162" from="imag_output_addr" to="store_ln41" fromId="36" toId="37">
</dataflow>
<dataflow id="163" from="icmp_ln39" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="164" from="icmp_ln39" to="StgValue_5" fromId="15" toId="5">
</dataflow>
</dataflows>


</stg>
