# --- 
# # Tiny Tapeout project information
# project:
#   wokwi_id:    0        # If using wokwi, set this to your project's ID

# # If using an HDL, set wokwi_id as 0 and uncomment and list your source files here. 
# # Source files must be in ./src and you must list each source file separately
#   source_files:        
#     - alu.v
#     - cmp.v
#     - cu.v
#     - jmp.v
#     - tt_um_jrb8_computer.v
#   top_module:  "tt_um_jrb8_computer"      # Put the name of your top module here, must start with "tt_um_". Make it unique by including your github username

# # How many tiles your design occupies? A single tile is about 167x108 uM.
#   tiles: "1x1"    # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2 or 8x2

# # Keep a track of the submission yaml
# yaml_version: 4

# # As everyone will have access to all designs, try to make it easy for someone new to your design to know what
# # it does and how to operate it. This info will be automatically collected and used to make a datasheet for the chip.
# #
# # Here is a great example: https://github.com/davidsiaw/tt02-davidsiaw-stackcalc/blob/38c5647f83aad2aec675d566aa3d67b98f0aac81/info.yaml
# documentation: 
#   author:       "James Ridey"      # Your name
#   title:        "The James Retro Byte 8 computer"      # Project title
#   language:     "Verilog" # other examples include Verilog, Amaranth, VHDL, etc
#   description:  "A 8bit microprocessor built from the ground up (nand2tetris)"      # Short description of what your project does

# # The following fields are optional
#   tag:          "microprocessor"      # comma separated list of tags: test, encryption, experiment, clock, animation, utility, industrial, pwm, fpga, alu, microprocessor, risc, riscv, sensor, signal generator, fft, filter, music, bcd, sound, serial, timer, random number generator, calculator, decoder, counter, puzzle, multiplier, game, oscillator,
#   external_hw:  ""      # Describe any external hardware needed
#   discord:      "AeroX2"      # Your discord handle, used for communication and automatically assigning tapeout role after a submission
#   doc_link:     "https://github.com/AeroX2/8-bit-computer"      # URL to longer form documentation, eg the README.md in your repository
#   clock_hz:     10000000       # Clock frequency in Hz (if required)
#   picture:      ""      # relative path to a picture in your repository (must be 512kb or less)


# Tiny Tapeout project information
project:
  title:        "The James Retro Byte 8 computer"      # Project title
  author:       "James Ridey"      # Your name
  discord:      "AeroX2"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A 8bit microprocessor built from the ground up (nand2tetris)"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "8x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_aerox2_jrb8_computer"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "alu.v"
    - "cmp.v"
    - "cu.v"
    - "jmp.v"
    - "tt_um_jrb8_computer.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "output_pin_bit_0"
  uo[1]: "output_pin_bit_1"
  uo[2]: "output_pin_bit_2"
  uo[3]: "output_pin_bit_3"
  uo[4]: "output_pin_bit_4"
  uo[5]: "output_pin_bit_5"
  uo[6]: "output_pin_bit_6"
  uo[7]: "output_pin_bit_7"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6