// Seed: 2694203436
module module_0 (
    output wor id_0
    , id_14,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    input tri0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply0 id_12
);
  wand id_15 = id_10 == 1;
  id_16(
      .id_0(id_14), .id_1(~id_4), .id_2(1'b0), .id_3(id_1), .id_4(1)
  );
  assign id_14 = id_10;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri  id_1,
    output tri0 id_2
);
  tri1 id_4;
  wire id_6;
  module_0(
      id_2, id_0, id_0, id_0, id_0, id_1, id_0, id_0, id_1, id_0, id_1, id_1, id_2
  );
  assign id_4 = 1 || 1;
endmodule
