MTK_GDMA_FWD_CFG,FUNC_0
MTK_PPE_BNDR_RATE_MASK,VAR_0
MTK_PPE_BND_AGE0_NTU_DLTA,VAR_1
MTK_PPE_BND_AGE0_NTU_DLTA_MASK,VAR_2
MTK_PPE_BND_AGE0_UDP_DLTA,VAR_3
MTK_PPE_BND_AGE0_UDP_DLTA_MASK,VAR_4
MTK_PPE_BND_AGE1_FIN_DLTA,VAR_5
MTK_PPE_BND_AGE1_FIN_DLTA_MASK,VAR_6
MTK_PPE_BND_AGE1_TCP_DLTA,VAR_7
MTK_PPE_BND_AGE1_TCP_DLTA_MASK,VAR_8
MTK_PPE_CAH_CTRL_EN,VAR_9
MTK_PPE_CAH_CTRL_X_MODE,VAR_10
MTK_PPE_FLOW_CFG_IPV4_GREK_EN,VAR_11
MTK_PPE_FLOW_CFG_IPV4_NAPT_EN,VAR_12
MTK_PPE_FLOW_CFG_IPV4_NAT_EN,VAR_13
MTK_PPE_FLOW_CFG_IPV4_NAT_FRAG_EN,VAR_14
MTK_PPE_GLO_CFG_EN,VAR_15
MTK_PPE_GLO_CFG_TTL0_DROP,VAR_16
MTK_PPE_HASH_SEED,VAR_17
MTK_PPE_KA_T,VAR_18
MTK_PPE_KA_TCP,VAR_19
MTK_PPE_KA_UDP,VAR_20
MTK_PPE_NTU_KA,VAR_21
MTK_PPE_TBL_SZ,VAR_22
MTK_PPE_TB_CFG_ENTRY_SZ_64B,VAR_23
MTK_PPE_TB_CFG_ENTRY_SZ_MASK,VAR_24
MTK_PPE_TB_CFG_FIN_AGE,VAR_25
MTK_PPE_TB_CFG_HASH_MODE1,VAR_26
MTK_PPE_TB_CFG_HASH_MODE_MASK,VAR_27
MTK_PPE_TB_CFG_KA,VAR_28
MTK_PPE_TB_CFG_KA_MASK,VAR_29
MTK_PPE_TB_CFG_NTU_AGE,VAR_30
MTK_PPE_TB_CFG_SMA_FWD_CPU,VAR_31
MTK_PPE_TB_CFG_SMA_MASK,VAR_32
MTK_PPE_TB_CFG_TBL_SZ_4K,VAR_33
MTK_PPE_TB_CFG_TBL_SZ_MASK,VAR_34
MTK_PPE_TB_CFG_TCP_AGE,VAR_35
MTK_PPE_TB_CFG_UDP_AGE,VAR_36
MTK_PPE_TB_CFG_UNBD_AGE,VAR_37
MTK_PPE_UNB_AGE_DLTA,VAR_38
MTK_PPE_UNB_AGE_DLTA_MASK,VAR_39
MTK_PPE_UNB_AGE_MNP,VAR_40
MTK_PPE_UNB_AGE_MNP_MASK,VAR_41
MTK_REG_PPE_BIND_LMT_0,VAR_42
MTK_REG_PPE_BIND_LMT_1,VAR_43
MTK_REG_PPE_BNDR,VAR_44
MTK_REG_PPE_BND_AGE0,VAR_45
MTK_REG_PPE_BND_AGE1,VAR_46
MTK_REG_PPE_CAH_CTRL,VAR_47
MTK_REG_PPE_DFT_CPORT,VAR_48
MTK_REG_PPE_FLOW_CFG,VAR_49
MTK_REG_PPE_GLO_CFG,VAR_50
MTK_REG_PPE_HASH_SEED,VAR_51
MTK_REG_PPE_IP_PROT_CHK,VAR_52
MTK_REG_PPE_KA,VAR_53
MTK_REG_PPE_TB_BASE,VAR_54
MTK_REG_PPE_TB_CFG,VAR_55
MTK_REG_PPE_UNB_AGE,VAR_56
dev_info,FUNC_1
memset,FUNC_2
mtk_init_foe_table,FUNC_3
mtk_m32,FUNC_4
mtk_ppe_queue,FUNC_5
mtk_ppe_scheduler,FUNC_6
mtk_w32,FUNC_7
mtk_ppe_start,FUNC_8
eth,VAR_57
ret,VAR_58
