;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 1, 20
	ADD #270, <1
	SUB 2, @-10
	DJN 1, 20
	SUB 2, @-10
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB #0, -19
	DAT #0, <300
	MOV -307, <-21
	MOV -7, <-20
	SUB -127, 900
	SLT @127, -106
	SUB -30, 9
	SLT -1, <-20
	SUB -127, 900
	SUB #0, -19
	SUB @127, 108
	SLT <300, 90
	SUB #0, 9
	ADD <-30, 9
	SPL 0, <232
	SUB 21, @100
	ADD <-30, 9
	SUB 2, @-10
	MOV -1, <-20
	SUB #112, 0
	SUB -207, <-140
	SUB @127, 108
	SUB #0, -33
	SUB #112, 0
	SUB #112, 0
	DJN -1, @-20
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL @300, 90
	SPL @300, 90
	MOV -7, <-20
	DJN -1, @-20
	DJN 1, 20
	ADD #270, <1
	SUB 2, @-10
	DJN 1, 20
	SUB 2, @-10
	MOV -1, <-20
	SUB @121, 103
	SUB @121, 103
	SUB #0, -19
