#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul 31 10:32:59 2023
# Process ID: 16072
# Current directory: C:/v23.1/FEB_test/FEB_test.runs/synth_1
# Command line: vivado.exe -log FEB.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FEB.tcl
# Log file: C:/v23.1/FEB_test/FEB_test.runs/synth_1/FEB.vds
# Journal file: C:/v23.1/FEB_test/FEB_test.runs/synth_1\vivado.jou
# Running On: CD-135239, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34287 MB
#-----------------------------------------------------------
source FEB.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1497.418 ; gain = 188.574
Command: read_checkpoint -auto_incremental -incremental C:/v23.1/FEB_test/FEB_test.srcs/utils_1/imports/synth_1/FEB.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/v23.1/FEB_test/FEB_test.srcs/utils_1/imports/synth_1/FEB.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top FEB -part xc7s50fgga484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50fgga484-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20904
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2368.824 ; gain = 411.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FEB' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:93]
INFO: [Synth 8-3491] module 'PLL_0' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-16072-CD-135239/realtime/PLL_0_stub.vhdl:6' bound to instance 'PLL' of component 'PLL_0' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:225]
INFO: [Synth 8-638] synthesizing module 'PLL_0' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-16072-CD-135239/realtime/PLL_0_stub.vhdl:19]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DDR3L_ADDR bound to: 15 - type: integer 
	Parameter APP_ADDR bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'DDR_test' declared at 'C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DDR_test.vhd:31' bound to instance 'DDR' of component 'DDR_test' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:277]
INFO: [Synth 8-638] synthesizing module 'DDR_test' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DDR_test.vhd:76]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DDR3L_ADDR bound to: 15 - type: integer 
	Parameter APP_ADDR bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'DDR3LController' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-16072-CD-135239/realtime/DDR3LController_stub.vhdl:6' bound to instance 'DDR_Controller' of component 'DDR3LController' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DDR_test.vhd:143]
INFO: [Synth 8-638] synthesizing module 'DDR3LController' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-16072-CD-135239/realtime/DDR3LController_stub.vhdl:52]
WARNING: [Synth 8-614] signal 'B_in' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DDR_test.vhd:209]
WARNING: [Synth 8-614] signal 'DDR3_rdy' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DDR_test.vhd:209]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DDR_test.vhd:209]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-16072-CD-135239/realtime/vio_0_stub.vhdl:6' bound to instance 'buttons' of component 'vio_0' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DDR_test.vhd:314]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-16072-CD-135239/realtime/vio_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'DDR_ila_0' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-16072-CD-135239/realtime/DDR_ila_0_stub.vhdl:6' bound to instance 'ila' of component 'DDR_ila_0' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DDR_test.vhd:329]
INFO: [Synth 8-638] synthesizing module 'DDR_ila_0' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-16072-CD-135239/realtime/DDR_ila_0_stub.vhdl:26]
INFO: [Synth 8-256] done synthesizing module 'DDR_test' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DDR_test.vhd:76]
INFO: [Synth 8-3491] module 'uC_ILA' declared at 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-16072-CD-135239/realtime/uC_ILA_stub.vhdl:6' bound to instance 'ILA_uC' of component 'uC_ILA' [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:327]
INFO: [Synth 8-638] synthesizing module 'uC_ILA' [C:/v23.1/FEB_test/FEB_test.runs/synth_1/.Xil/Vivado-16072-CD-135239/realtime/uC_ILA_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'FEB' (0#1) [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:93]
WARNING: [Synth 8-3848] Net DBG in module/entity DDR_test does not have driver. [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/DDR_test.vhd:72]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'DDR'. This will prevent further optimization [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:277]
WARNING: [Synth 8-6014] Unused sequential element uAddrReg_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:200]
WARNING: [Synth 8-6014] Unused sequential element TestCount_reg was removed.  [C:/v23.1/FEB_test/FEB_test.srcs/sources_1/new/FEB.vhd:261]
WARNING: [Synth 8-7129] Port DBG[9] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[8] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[7] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[6] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[5] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[4] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[3] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[2] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[1] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[0] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port ResetHi in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port CpldCS in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCRd in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCWr in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[11] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[10] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[9] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[8] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[7] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[6] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[5] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[4] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[3] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[2] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[1] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[0] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[15] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[14] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[13] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[12] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[11] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[10] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[9] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[8] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[7] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[6] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[5] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[4] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[3] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[2] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[1] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[0] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port GA[1] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port GA[0] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[11] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[10] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[9] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[8] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[7] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[6] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[5] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[4] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[3] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[2] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[1] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port AddrReg[0] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDL[1] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port WRDL[0] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDL[1] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDDL[0] in module DDR_test is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2467.207 ; gain = 510.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2485.105 ; gain = 527.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2485.105 ; gain = 527.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2485.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc] for cell 'PLL'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc] for cell 'PLL'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/uC_ILA/uC_ILA_in_context.xdc] for cell 'ILA_uC'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/uC_ILA/uC_ILA_in_context.xdc] for cell 'ILA_uC'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/DDR_ila_0/DDR_ila_0_in_context.xdc] for cell 'DDR/ila'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/DDR_ila_0/DDR_ila_0_in_context.xdc] for cell 'DDR/ila'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc] for cell 'DDR/DDR_Controller'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc] for cell 'DDR/DDR_Controller'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'DDR/buttons'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'DDR/buttons'
Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]
Finished Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FEB_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FEB_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2585.703 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'DDR/buttons' at clock pin 'clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'DDR/ila' at clock pin 'clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50fgga484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for VXO_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for VXO_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for VXO_P. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for VXO_P. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0/PLL_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[10]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[10]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[11]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[11]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[12]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[12]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[13]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[13]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[14]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[14]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[1]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[1]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[2]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[2]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[3]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[3]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[4]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[4]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[5]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[5]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[6]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[6]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[7]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[7]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[8]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[8]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ADDR[9]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ADDR[9]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for BA[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for BA[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for BA[1]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for BA[1]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for BA[2]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for BA[2]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for CAS. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CAS. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_CLKN[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_CLKN[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_CLKP[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_CLKP[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_CKE[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_CKE[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for CS[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CS[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DM[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DM[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DM[1]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DM[1]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[10]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[10]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[11]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[11]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[12]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[12]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[13]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[13]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[14]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[14]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[15]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[15]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[1]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[1]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[2]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[2]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[3]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[3]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[4]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[4]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[5]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[5]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[6]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[6]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[7]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[7]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[8]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[8]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_DATA[9]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_DATA[9]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for UDQS_P. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for UDQS_P. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for UDQS_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for UDQS_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for LDQS_P. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for LDQS_P. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for LDQS_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for LDQS_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ODT[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ODT[0]. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for RAS. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for RAS. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_RESET_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_RESET_N. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_WE. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_WE. (constraint file  c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/DDR3LController_in_context.xdc, line 99).
Applied set_property KEEP_HIERARCHY = SOFT for PLL. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ILA_uC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DDR/ila. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DDR/DDR_Controller. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DDR/buttons. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'prev_state_reg' in module 'DDR_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                           000001 |                              000
                    idle |                           000010 |                              001
               waitready |                           000100 |                              010
             preparedata |                           001000 |                              011
                 wrtdata |                           010000 |                              100
                  rddata |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prev_state_reg' using encoding 'one-hot' in module 'DDR_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  128 Bit       Adders := 1     
	   2 Input   29 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   6 Input   29 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port DBG[9] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[8] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[7] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[6] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[5] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[4] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[3] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[2] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[1] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBG[0] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port ResetHi in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port CpldCS in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCRd in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCWr in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[11] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[10] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[9] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[8] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[7] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[6] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[5] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[4] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[3] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[2] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[1] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCA[0] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[15] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[14] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[13] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[12] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[11] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[10] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[9] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[8] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[7] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[6] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[5] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[4] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[3] in module DDR_test is either unconnected or has no load
WARNING: [Synth 8-7129] Port uCD[2] in module DDR_test is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin B_in_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin B_in_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin B_in_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin B_in_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin B_in_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |DDR3LController |         1|
|2     |vio_0           |         1|
|3     |DDR_ila_0       |         1|
|4     |PLL_0           |         1|
|5     |uC_ILA          |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |DDR3LController_bbox |     1|
|2     |DDR_ila_0_bbox       |     1|
|3     |PLL_0_bbox           |     1|
|4     |uC_ILA_bbox          |     1|
|5     |vio_0_bbox           |     1|
|6     |CARRY4               |    39|
|7     |LUT1                 |     9|
|8     |LUT2                 |     7|
|9     |LUT3                 |     5|
|10    |LUT4                 |     8|
|11    |LUT5                 |     5|
|12    |LUT6                 |    35|
|13    |FDCE                 |    14|
|14    |FDPE                 |     1|
|15    |FDRE                 |   183|
|16    |IBUF                 |    34|
|17    |OBUFT                |    10|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2585.703 ; gain = 628.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2585.703 ; gain = 527.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2585.703 ; gain = 628.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2585.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: aad41f7
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 2585.703 ; gain = 1007.699
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/synth_1/FEB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FEB_utilization_synth.rpt -pb FEB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 31 10:33:52 2023...
