Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon Jun 03 15:47:32 2019
| Host         : CORSAIRONE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file async_245_fifo_timing_summary_routed.rpt -rpx async_245_fifo_timing_summary_routed.rpx
| Design       : async_245_fifo
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.521        0.000                      0                 1108        0.106        0.000                      0                 1108        4.500        0.000                       0                   414  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               4.521        0.000                      0                  701        0.106        0.000                      0                  701        4.500        0.000                       0                   414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_clk              i_clk                    6.079        0.000                      0                  407        0.382        0.000                      0                  407  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 IIC_NUM_04/U1/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.123ns (21.584%)  route 4.080ns (78.416%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.545     5.129    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  IIC_NUM_04/U1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDCE (Prop_fdce_C_Q)         0.518     5.647 f  IIC_NUM_04/U1/i_reg[4]/Q
                         net (fo=48, routed)          1.528     7.175    IIC_NUM_04/U1/i_reg_n_0_[4]
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.154     7.329 r  IIC_NUM_04/U1/C1[2]_i_4__3/O
                         net (fo=4, routed)           1.626     8.954    IIC_NUM_04/U1/C1[2]_i_4__3_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I4_O)        0.327     9.281 f  IIC_NUM_04/U1/i[4]_i_7/O
                         net (fo=1, routed)           0.407     9.688    IIC_NUM_04/U1/i[4]_i_7_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.812 r  IIC_NUM_04/U1/i[4]_i_1__3/O
                         net (fo=5, routed)           0.519    10.332    IIC_NUM_04/U1/i[4]_i_1__3_n_0
    SLICE_X53Y79         FDCE                                         r  IIC_NUM_04/U1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.431    14.835    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X53Y79         FDCE                                         r  IIC_NUM_04/U1/i_reg[2]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X53Y79         FDCE (Setup_fdce_C_CE)      -0.205    14.853    IIC_NUM_04/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 IIC_NUM_04/U1/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.123ns (21.581%)  route 4.081ns (78.419%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.545     5.129    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  IIC_NUM_04/U1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDCE (Prop_fdce_C_Q)         0.518     5.647 f  IIC_NUM_04/U1/i_reg[4]/Q
                         net (fo=48, routed)          1.528     7.175    IIC_NUM_04/U1/i_reg_n_0_[4]
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.154     7.329 r  IIC_NUM_04/U1/C1[2]_i_4__3/O
                         net (fo=4, routed)           1.626     8.954    IIC_NUM_04/U1/C1[2]_i_4__3_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I4_O)        0.327     9.281 f  IIC_NUM_04/U1/i[4]_i_7/O
                         net (fo=1, routed)           0.407     9.688    IIC_NUM_04/U1/i[4]_i_7_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.812 r  IIC_NUM_04/U1/i[4]_i_1__3/O
                         net (fo=5, routed)           0.520    10.333    IIC_NUM_04/U1/i[4]_i_1__3_n_0
    SLICE_X54Y79         FDCE                                         r  IIC_NUM_04/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.431    14.835    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X54Y79         FDCE                                         r  IIC_NUM_04/U1/i_reg[0]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X54Y79         FDCE (Setup_fdce_C_CE)      -0.169    14.903    IIC_NUM_04/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 IIC_NUM_04/U1/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.123ns (21.581%)  route 4.081ns (78.419%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.545     5.129    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  IIC_NUM_04/U1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDCE (Prop_fdce_C_Q)         0.518     5.647 f  IIC_NUM_04/U1/i_reg[4]/Q
                         net (fo=48, routed)          1.528     7.175    IIC_NUM_04/U1/i_reg_n_0_[4]
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.154     7.329 r  IIC_NUM_04/U1/C1[2]_i_4__3/O
                         net (fo=4, routed)           1.626     8.954    IIC_NUM_04/U1/C1[2]_i_4__3_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I4_O)        0.327     9.281 f  IIC_NUM_04/U1/i[4]_i_7/O
                         net (fo=1, routed)           0.407     9.688    IIC_NUM_04/U1/i[4]_i_7_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.812 r  IIC_NUM_04/U1/i[4]_i_1__3/O
                         net (fo=5, routed)           0.520    10.333    IIC_NUM_04/U1/i[4]_i_1__3_n_0
    SLICE_X54Y79         FDCE                                         r  IIC_NUM_04/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.431    14.835    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X54Y79         FDCE                                         r  IIC_NUM_04/U1/i_reg[1]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X54Y79         FDCE (Setup_fdce_C_CE)      -0.169    14.903    IIC_NUM_04/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 IIC_NUM_03/U1/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 1.120ns (21.505%)  route 4.088ns (78.495%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.615     5.199    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  IIC_NUM_03/U1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.717 r  IIC_NUM_03/U1/i_reg[4]/Q
                         net (fo=52, routed)          1.582     7.299    IIC_NUM_03/U1/i_reg_n_0_[4]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.449 r  IIC_NUM_03/U1/i[4]_i_9__2/O
                         net (fo=2, routed)           1.234     8.683    IIC_NUM_03/U1/i[4]_i_9__2_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  IIC_NUM_03/U1/i[4]_i_3__2/O
                         net (fo=1, routed)           0.636     9.647    IIC_NUM_03/U1/i[4]_i_3__2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.771 r  IIC_NUM_03/U1/i[4]_i_1__2/O
                         net (fo=5, routed)           0.637    10.407    IIC_NUM_03/U1/i[4]_i_1__2_n_0
    SLICE_X64Y81         FDCE                                         r  IIC_NUM_03/U1/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.499    14.903    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  IIC_NUM_03/U1/i_reg[3]/C
                         clock pessimism              0.296    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X64Y81         FDCE (Setup_fdce_C_CE)      -0.169    14.995    IIC_NUM_03/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 IIC_NUM_03/U1/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 1.120ns (21.505%)  route 4.088ns (78.495%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.615     5.199    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  IIC_NUM_03/U1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.717 r  IIC_NUM_03/U1/i_reg[4]/Q
                         net (fo=52, routed)          1.582     7.299    IIC_NUM_03/U1/i_reg_n_0_[4]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.449 r  IIC_NUM_03/U1/i[4]_i_9__2/O
                         net (fo=2, routed)           1.234     8.683    IIC_NUM_03/U1/i[4]_i_9__2_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  IIC_NUM_03/U1/i[4]_i_3__2/O
                         net (fo=1, routed)           0.636     9.647    IIC_NUM_03/U1/i[4]_i_3__2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.771 r  IIC_NUM_03/U1/i[4]_i_1__2/O
                         net (fo=5, routed)           0.637    10.407    IIC_NUM_03/U1/i[4]_i_1__2_n_0
    SLICE_X64Y81         FDCE                                         r  IIC_NUM_03/U1/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.499    14.903    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  IIC_NUM_03/U1/i_reg[4]/C
                         clock pessimism              0.296    15.199    
                         clock uncertainty           -0.035    15.164    
    SLICE_X64Y81         FDCE (Setup_fdce_C_CE)      -0.169    14.995    IIC_NUM_03/U1/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 IIC_NUM_03/U1/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.120ns (22.112%)  route 3.945ns (77.888%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.615     5.199    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  IIC_NUM_03/U1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.717 r  IIC_NUM_03/U1/i_reg[4]/Q
                         net (fo=52, routed)          1.582     7.299    IIC_NUM_03/U1/i_reg_n_0_[4]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.449 r  IIC_NUM_03/U1/i[4]_i_9__2/O
                         net (fo=2, routed)           1.234     8.683    IIC_NUM_03/U1/i[4]_i_9__2_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  IIC_NUM_03/U1/i[4]_i_3__2/O
                         net (fo=1, routed)           0.636     9.647    IIC_NUM_03/U1/i[4]_i_3__2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.771 r  IIC_NUM_03/U1/i[4]_i_1__2/O
                         net (fo=5, routed)           0.494    10.264    IIC_NUM_03/U1/i[4]_i_1__2_n_0
    SLICE_X61Y81         FDCE                                         r  IIC_NUM_03/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.498    14.902    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X61Y81         FDCE                                         r  IIC_NUM_03/U1/i_reg[0]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X61Y81         FDCE (Setup_fdce_C_CE)      -0.205    14.920    IIC_NUM_03/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.656    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 IIC_NUM_03/U1/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.120ns (22.091%)  route 3.950ns (77.909%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.615     5.199    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  IIC_NUM_03/U1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.717 r  IIC_NUM_03/U1/i_reg[4]/Q
                         net (fo=52, routed)          1.582     7.299    IIC_NUM_03/U1/i_reg_n_0_[4]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.449 r  IIC_NUM_03/U1/i[4]_i_9__2/O
                         net (fo=2, routed)           1.234     8.683    IIC_NUM_03/U1/i[4]_i_9__2_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  IIC_NUM_03/U1/i[4]_i_3__2/O
                         net (fo=1, routed)           0.636     9.647    IIC_NUM_03/U1/i[4]_i_3__2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.771 r  IIC_NUM_03/U1/i[4]_i_1__2/O
                         net (fo=5, routed)           0.499    10.269    IIC_NUM_03/U1/i[4]_i_1__2_n_0
    SLICE_X63Y80         FDCE                                         r  IIC_NUM_03/U1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.498    14.902    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  IIC_NUM_03/U1/i_reg[2]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X63Y80         FDCE (Setup_fdce_C_CE)      -0.205    14.934    IIC_NUM_03/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 IIC_NUM_03/U1/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 1.120ns (22.098%)  route 3.948ns (77.902%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.615     5.199    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  IIC_NUM_03/U1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.717 r  IIC_NUM_03/U1/i_reg[4]/Q
                         net (fo=52, routed)          1.582     7.299    IIC_NUM_03/U1/i_reg_n_0_[4]
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.150     7.449 r  IIC_NUM_03/U1/i[4]_i_9__2/O
                         net (fo=2, routed)           1.234     8.683    IIC_NUM_03/U1/i[4]_i_9__2_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I2_O)        0.328     9.011 r  IIC_NUM_03/U1/i[4]_i_3__2/O
                         net (fo=1, routed)           0.636     9.647    IIC_NUM_03/U1/i[4]_i_3__2_n_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.771 r  IIC_NUM_03/U1/i[4]_i_1__2/O
                         net (fo=5, routed)           0.497    10.267    IIC_NUM_03/U1/i[4]_i_1__2_n_0
    SLICE_X64Y80         FDCE                                         r  IIC_NUM_03/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.498    14.902    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  IIC_NUM_03/U1/i_reg[1]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y80         FDCE (Setup_fdce_C_CE)      -0.169    14.970    IIC_NUM_03/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 IIC_NUM_04/U1/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.123ns (22.079%)  route 3.963ns (77.921%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.545     5.129    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  IIC_NUM_04/U1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDCE (Prop_fdce_C_Q)         0.518     5.647 f  IIC_NUM_04/U1/i_reg[4]/Q
                         net (fo=48, routed)          1.528     7.175    IIC_NUM_04/U1/i_reg_n_0_[4]
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.154     7.329 r  IIC_NUM_04/U1/C1[2]_i_4__3/O
                         net (fo=4, routed)           1.626     8.954    IIC_NUM_04/U1/C1[2]_i_4__3_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I4_O)        0.327     9.281 f  IIC_NUM_04/U1/i[4]_i_7/O
                         net (fo=1, routed)           0.407     9.688    IIC_NUM_04/U1/i[4]_i_7_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.812 r  IIC_NUM_04/U1/i[4]_i_1__3/O
                         net (fo=5, routed)           0.403    10.215    IIC_NUM_04/U1/i[4]_i_1__3_n_0
    SLICE_X54Y78         FDCE                                         r  IIC_NUM_04/U1/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.430    14.834    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  IIC_NUM_04/U1/i_reg[3]/C
                         clock pessimism              0.295    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X54Y78         FDCE (Setup_fdce_C_CE)      -0.169    14.925    IIC_NUM_04/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 IIC_NUM_04/U1/i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.086ns  (logic 1.123ns (22.079%)  route 3.963ns (77.921%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.545     5.129    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  IIC_NUM_04/U1/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDCE (Prop_fdce_C_Q)         0.518     5.647 f  IIC_NUM_04/U1/i_reg[4]/Q
                         net (fo=48, routed)          1.528     7.175    IIC_NUM_04/U1/i_reg_n_0_[4]
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.154     7.329 r  IIC_NUM_04/U1/C1[2]_i_4__3/O
                         net (fo=4, routed)           1.626     8.954    IIC_NUM_04/U1/C1[2]_i_4__3_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I4_O)        0.327     9.281 f  IIC_NUM_04/U1/i[4]_i_7/O
                         net (fo=1, routed)           0.407     9.688    IIC_NUM_04/U1/i[4]_i_7_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124     9.812 r  IIC_NUM_04/U1/i[4]_i_1__3/O
                         net (fo=5, routed)           0.403    10.215    IIC_NUM_04/U1/i[4]_i_1__3_n_0
    SLICE_X54Y78         FDCE                                         r  IIC_NUM_04/U1/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.430    14.834    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X54Y78         FDCE                                         r  IIC_NUM_04/U1/i_reg[4]/C
                         clock pessimism              0.295    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X54Y78         FDCE (Setup_fdce_C_CE)      -0.169    14.925    IIC_NUM_04/U1/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  4.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line114/j_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line114/i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    nolabel_line114/i_clk_IBUF_BUFG
    SLICE_X55Y84         FDCE                                         r  nolabel_line114/j_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  nolabel_line114/j_reg[1]/Q
                         net (fo=1, routed)           0.054     1.699    nolabel_line114/j[1]
    SLICE_X54Y84         LUT5 (Prop_lut5_I0_O)        0.045     1.744 r  nolabel_line114/i[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.744    nolabel_line114/i[1]_i_1__0_n_0
    SLICE_X54Y84         FDCE                                         r  nolabel_line114/i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.828     2.018    nolabel_line114/i_clk_IBUF_BUFG
    SLICE_X54Y84         FDCE                                         r  nolabel_line114/i_reg[1]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X54Y84         FDCE (Hold_fdce_C_D)         0.121     1.638    nolabel_line114/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line114/j_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line114/i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    nolabel_line114/i_clk_IBUF_BUFG
    SLICE_X55Y84         FDCE                                         r  nolabel_line114/j_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  nolabel_line114/j_reg[0]/Q
                         net (fo=1, routed)           0.087     1.732    nolabel_line114/j[0]
    SLICE_X54Y84         LUT5 (Prop_lut5_I2_O)        0.045     1.777 r  nolabel_line114/i[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.777    nolabel_line114/i[0]_i_1__4_n_0
    SLICE_X54Y84         FDCE                                         r  nolabel_line114/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.828     2.018    nolabel_line114/i_clk_IBUF_BUFG
    SLICE_X54Y84         FDCE                                         r  nolabel_line114/i_reg[0]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X54Y84         FDCE (Hold_fdce_C_D)         0.120     1.637    nolabel_line114/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 IIC_NUM_02/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.562     1.506    IIC_NUM_02/i_clk_IBUF_BUFG
    SLICE_X53Y89         FDCE                                         r  IIC_NUM_02/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  IIC_NUM_02/j_reg[2]/Q
                         net (fo=1, routed)           0.091     1.738    IIC_NUM_02/j_reg_n_0_[2]
    SLICE_X52Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.783 r  IIC_NUM_02/i[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.783    IIC_NUM_02/i[2]_i_1__4_n_0
    SLICE_X52Y89         FDCE                                         r  IIC_NUM_02/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.832     2.022    IIC_NUM_02/i_clk_IBUF_BUFG
    SLICE_X52Y89         FDCE                                         r  IIC_NUM_02/i_reg[2]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y89         FDCE (Hold_fdce_C_D)         0.121     1.640    IIC_NUM_02/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 IIC_NUM_03/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.588     1.532    IIC_NUM_03/i_clk_IBUF_BUFG
    SLICE_X60Y84         FDCE                                         r  IIC_NUM_03/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.164     1.696 r  IIC_NUM_03/j_reg[2]/Q
                         net (fo=1, routed)           0.051     1.747    IIC_NUM_03/j_reg_n_0_[2]
    SLICE_X61Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  IIC_NUM_03/i[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.792    IIC_NUM_03/i[2]_i_1__3_n_0
    SLICE_X61Y84         FDCE                                         r  IIC_NUM_03/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.855     2.045    IIC_NUM_03/i_clk_IBUF_BUFG
    SLICE_X61Y84         FDCE                                         r  IIC_NUM_03/i_reg[2]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X61Y84         FDCE (Hold_fdce_C_D)         0.091     1.636    IIC_NUM_03/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 IIC_NUM_00/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_00/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.341%)  route 0.144ns (43.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    IIC_NUM_00/i_clk_IBUF_BUFG
    SLICE_X55Y86         FDCE                                         r  IIC_NUM_00/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  IIC_NUM_00/j_reg[2]/Q
                         net (fo=1, routed)           0.144     1.789    IIC_NUM_00/j_reg_n_0_[2]
    SLICE_X56Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  IIC_NUM_00/i[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.834    IIC_NUM_00/i[2]_i_1__2_n_0
    SLICE_X56Y86         FDCE                                         r  IIC_NUM_00/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.829     2.019    IIC_NUM_00/i_clk_IBUF_BUFG
    SLICE_X56Y86         FDCE                                         r  IIC_NUM_00/i_reg[2]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X56Y86         FDCE (Hold_fdce_C_D)         0.120     1.660    IIC_NUM_00/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 USB_Handle/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/o_rd_reg/D
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.554     1.498    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X43Y81         FDCE                                         r  USB_Handle/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  USB_Handle/i_reg[0]/Q
                         net (fo=47, routed)          0.122     1.761    USB_Handle/i[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I0_O)        0.045     1.806 r  USB_Handle/o_rd_i_2/O
                         net (fo=1, routed)           0.000     1.806    USB_Handle/o_rd_i_2_n_0
    SLICE_X42Y81         FDPE                                         r  USB_Handle/o_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.822     2.011    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X42Y81         FDPE                                         r  USB_Handle/o_rd_reg/C
                         clock pessimism             -0.501     1.511    
    SLICE_X42Y81         FDPE (Hold_fdpe_C_D)         0.120     1.631    USB_Handle/o_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 IIC_NUM_02/U1/C1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/C1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.564     1.508    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  IIC_NUM_02/U1/C1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  IIC_NUM_02/U1/C1_reg[4]/Q
                         net (fo=26, routed)          0.123     1.771    IIC_NUM_02/U1/C1_reg_n_0_[4]
    SLICE_X50Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.816 r  IIC_NUM_02/U1/C1[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.816    IIC_NUM_02/U1/p_1_in[8]
    SLICE_X50Y94         FDCE                                         r  IIC_NUM_02/U1/C1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X50Y94         FDCE                                         r  IIC_NUM_02/U1/C1_reg[8]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X50Y94         FDCE (Hold_fdce_C_D)         0.120     1.641    IIC_NUM_02/U1/C1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 IIC_NUM_04/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/reg_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.558     1.502    IIC_NUM_04/i_clk_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  IIC_NUM_04/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  IIC_NUM_04/i_reg[1]/Q
                         net (fo=28, routed)          0.134     1.776    IIC_NUM_04/i_reg_n_0_[1]
    SLICE_X54Y82         LUT4 (Prop_lut4_I3_O)        0.048     1.824 r  IIC_NUM_04/reg_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.824    IIC_NUM_04/reg_addr[3]_i_1_n_0
    SLICE_X54Y82         FDCE                                         r  IIC_NUM_04/reg_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.826     2.016    IIC_NUM_04/i_clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  IIC_NUM_04/reg_addr_reg[3]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.133     1.648    IIC_NUM_04/reg_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 IIC_NUM_04/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/reg_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.872%)  route 0.138ns (42.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.558     1.502    IIC_NUM_04/i_clk_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  IIC_NUM_04/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  IIC_NUM_04/i_reg[1]/Q
                         net (fo=28, routed)          0.138     1.780    IIC_NUM_04/i_reg_n_0_[1]
    SLICE_X54Y82         LUT5 (Prop_lut5_I4_O)        0.048     1.828 r  IIC_NUM_04/reg_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    IIC_NUM_04/reg_addr[2]_i_1_n_0
    SLICE_X54Y82         FDCE                                         r  IIC_NUM_04/reg_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.826     2.016    IIC_NUM_04/i_clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  IIC_NUM_04/reg_addr_reg[2]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.131     1.646    IIC_NUM_04/reg_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 IIC_NUM_03/U1/C1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_03/U1/C1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.580     1.524    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X61Y76         FDCE                                         r  IIC_NUM_03/U1/C1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  IIC_NUM_03/U1/C1_reg[8]/Q
                         net (fo=11, routed)          0.134     1.798    IIC_NUM_03/U1/p_0_in[1]
    SLICE_X60Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  IIC_NUM_03/U1/C1[9]_i_2__2/O
                         net (fo=1, routed)           0.000     1.843    IIC_NUM_03/U1/p_1_in[9]
    SLICE_X60Y76         FDCE                                         r  IIC_NUM_03/U1/C1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.846     2.036    IIC_NUM_03/U1/i_clk_IBUF_BUFG
    SLICE_X60Y76         FDCE                                         r  IIC_NUM_03/U1/C1_reg[9]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         FDCE (Hold_fdce_C_D)         0.120     1.657    IIC_NUM_03/U1/C1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y88   IIC_NUM_00/U1/Go_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y88   IIC_NUM_00/U1/Go_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y89   IIC_NUM_00/U1/Go_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y89   IIC_NUM_00/U1/rSDA_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y90   IIC_NUM_01/i_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y91   IIC_NUM_01/i_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y92   IIC_NUM_01/isCall_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y92   IIC_NUM_01/isCall_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y91   IIC_NUM_01/isDone_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y87   IIC_NUM_00/i_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y86   IIC_NUM_00/i_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   IIC_NUM_00/i_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   IIC_NUM_00/i_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y86   IIC_NUM_00/i_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   IIC_NUM_01/U1/i_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y94   IIC_NUM_01/U1/i_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   IIC_NUM_01/U1/i_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   IIC_NUM_01/U1/i_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   IIC_NUM_01/U1/i_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   IIC_NUM_01/i_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92   IIC_NUM_01/isCall_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92   IIC_NUM_01/isCall_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y91   IIC_NUM_01/isDone_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   IIC_NUM_01/j_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91   IIC_NUM_01/j_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y90   IIC_NUM_02/r_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y90   IIC_NUM_02/r_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y90   IIC_NUM_02/r_data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y90   IIC_NUM_02/r_data_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.478ns (14.259%)  route 2.874ns (85.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.552     5.136    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.478     5.614 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         2.874     8.488    IIC_NUM_04/U1/o_rst_reg_rep__2
    SLICE_X56Y78         FDCE                                         f  IIC_NUM_04/U1/C1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.431    14.835    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X56Y78         FDCE                                         r  IIC_NUM_04/U1/C1_reg[2]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X56Y78         FDCE (Recov_fdce_C_CLR)     -0.490    14.568    IIC_NUM_04/U1/C1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[7]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.478ns (15.501%)  route 2.606ns (84.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.552     5.136    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.478     5.614 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         2.606     8.220    IIC_NUM_04/U1/o_rst_reg_rep__2
    SLICE_X57Y76         FDCE                                         f  IIC_NUM_04/U1/C1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.428    14.832    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X57Y76         FDCE                                         r  IIC_NUM_04/U1/C1_reg[7]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X57Y76         FDCE (Recov_fdce_C_CLR)     -0.576    14.479    IIC_NUM_04/U1/C1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[8]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.478ns (15.501%)  route 2.606ns (84.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.552     5.136    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.478     5.614 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         2.606     8.220    IIC_NUM_04/U1/o_rst_reg_rep__2
    SLICE_X57Y76         FDCE                                         f  IIC_NUM_04/U1/C1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.428    14.832    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X57Y76         FDCE                                         r  IIC_NUM_04/U1/C1_reg[8]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X57Y76         FDCE (Recov_fdce_C_CLR)     -0.576    14.479    IIC_NUM_04/U1/C1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[9]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.478ns (15.501%)  route 2.606ns (84.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.552     5.136    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.478     5.614 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         2.606     8.220    IIC_NUM_04/U1/o_rst_reg_rep__2
    SLICE_X57Y76         FDCE                                         f  IIC_NUM_04/U1/C1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.428    14.832    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X57Y76         FDCE                                         r  IIC_NUM_04/U1/C1_reg[9]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X57Y76         FDCE (Recov_fdce_C_CLR)     -0.576    14.479    IIC_NUM_04/U1/C1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.478ns (15.501%)  route 2.606ns (84.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.552     5.136    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.478     5.614 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         2.606     8.220    IIC_NUM_04/U1/o_rst_reg_rep__2
    SLICE_X56Y76         FDCE                                         f  IIC_NUM_04/U1/C1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.428    14.832    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X56Y76         FDCE                                         r  IIC_NUM_04/U1/C1_reg[0]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X56Y76         FDCE (Recov_fdce_C_CLR)     -0.490    14.565    IIC_NUM_04/U1/C1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/isQ_reg/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.478ns (15.958%)  route 2.517ns (84.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.552     5.136    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.478     5.614 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         2.517     8.131    USB_Handle/o_rst_reg_rep__2
    SLICE_X41Y82         FDCE                                         f  USB_Handle/isQ_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.429    14.833    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X41Y82         FDCE                                         r  USB_Handle/isQ_reg/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X41Y82         FDCE (Recov_fdce_C_CLR)     -0.576    14.480    USB_Handle/isQ_reg
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/isQ_reg/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.518ns (16.410%)  route 2.639ns (83.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.552     5.136    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.654 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=101, routed)         2.639     8.293    IIC_NUM_04/U1/o_rst_reg_rep
    SLICE_X57Y80         FDCE                                         f  IIC_NUM_04/U1/isQ_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.432    14.836    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X57Y80         FDCE                                         r  IIC_NUM_04/U1/isQ_reg/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X57Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.654    IIC_NUM_04/U1/isQ_reg
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/C1_reg[9]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.518ns (16.314%)  route 2.657ns (83.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.552     5.136    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.518     5.654 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         2.657     8.311    IIC_NUM_02/U1/o_rst_reg_rep__1[0]
    SLICE_X51Y96         FDCE                                         f  IIC_NUM_02/U1/C1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.442    14.846    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  IIC_NUM_02/U1/C1_reg[9]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X51Y96         FDCE (Recov_fdce_C_CLR)     -0.405    14.678    IIC_NUM_02/U1/C1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/i_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.478ns (16.173%)  route 2.478ns (83.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.552     5.136    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.478     5.614 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         2.478     8.092    USB_Handle/o_rst_reg_rep__2
    SLICE_X43Y81         FDCE                                         f  USB_Handle/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.427    14.831    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X43Y81         FDCE                                         r  USB_Handle/i_reg[0]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X43Y81         FDCE (Recov_fdce_C_CLR)     -0.576    14.478    USB_Handle/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/i_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.478ns (16.173%)  route 2.478ns (83.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.552     5.136    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.478     5.614 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         2.478     8.092    USB_Handle/o_rst_reg_rep__2
    SLICE_X43Y81         FDCE                                         f  USB_Handle/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.427    14.831    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X43Y81         FDCE                                         r  USB_Handle/i_reg[1]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X43Y81         FDCE (Recov_fdce_C_CLR)     -0.576    14.478    USB_Handle/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/reg_addr_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.097%)  route 0.170ns (50.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=101, routed)         0.170     1.838    IIC_NUM_02/AR[0]
    SLICE_X52Y90         FDCE                                         f  IIC_NUM_02/reg_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     2.023    IIC_NUM_02/i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  IIC_NUM_02/reg_addr_reg[0]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    IIC_NUM_02/reg_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/reg_addr_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.097%)  route 0.170ns (50.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=101, routed)         0.170     1.838    IIC_NUM_02/AR[0]
    SLICE_X52Y90         FDCE                                         f  IIC_NUM_02/reg_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     2.023    IIC_NUM_02/i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  IIC_NUM_02/reg_addr_reg[1]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    IIC_NUM_02/reg_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/reg_addr_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.097%)  route 0.170ns (50.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=101, routed)         0.170     1.838    IIC_NUM_02/AR[0]
    SLICE_X52Y90         FDCE                                         f  IIC_NUM_02/reg_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     2.023    IIC_NUM_02/i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  IIC_NUM_02/reg_addr_reg[2]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    IIC_NUM_02/reg_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/reg_addr_reg[3]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.097%)  route 0.170ns (50.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=101, routed)         0.170     1.838    IIC_NUM_02/AR[0]
    SLICE_X52Y90         FDCE                                         f  IIC_NUM_02/reg_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     2.023    IIC_NUM_02/i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  IIC_NUM_02/reg_addr_reg[3]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    IIC_NUM_02/reg_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/reg_addr_reg[5]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.097%)  route 0.170ns (50.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=101, routed)         0.170     1.838    IIC_NUM_02/AR[0]
    SLICE_X52Y90         FDCE                                         f  IIC_NUM_02/reg_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.833     2.023    IIC_NUM_02/i_clk_IBUF_BUFG
    SLICE_X52Y90         FDCE                                         r  IIC_NUM_02/reg_addr_reg[5]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X52Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.456    IIC_NUM_02/reg_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_00/r_data_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.095%)  route 0.200ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=101, routed)         0.200     1.867    IIC_NUM_00/AR[0]
    SLICE_X55Y88         FDCE                                         f  IIC_NUM_00/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.832     2.022    IIC_NUM_00/i_clk_IBUF_BUFG
    SLICE_X55Y88         FDCE                                         r  IIC_NUM_00/r_data_reg[2]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X55Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.451    IIC_NUM_00/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_00/r_data_reg[4]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.095%)  route 0.200ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  SYS_RST/o_rst_reg_rep__0/Q
                         net (fo=101, routed)         0.200     1.867    IIC_NUM_00/AR[0]
    SLICE_X55Y88         FDCE                                         f  IIC_NUM_00/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.832     2.022    IIC_NUM_00/i_clk_IBUF_BUFG
    SLICE_X55Y88         FDCE                                         r  IIC_NUM_00/r_data_reg[4]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X55Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.451    IIC_NUM_00/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/j_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.143%)  route 0.199ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=101, routed)         0.199     1.867    IIC_NUM_04/o_rst_reg_rep
    SLICE_X51Y83         FDCE                                         f  IIC_NUM_04/j_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.827     2.017    IIC_NUM_04/i_clk_IBUF_BUFG
    SLICE_X51Y83         FDCE                                         r  IIC_NUM_04/j_reg[2]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X51Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    IIC_NUM_04/j_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/j_reg[4]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.143%)  route 0.199ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=101, routed)         0.199     1.867    IIC_NUM_04/o_rst_reg_rep
    SLICE_X51Y83         FDCE                                         f  IIC_NUM_04/j_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.827     2.017    IIC_NUM_04/i_clk_IBUF_BUFG
    SLICE_X51Y83         FDCE                                         r  IIC_NUM_04/j_reg[4]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X51Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.425    IIC_NUM_04/j_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/i_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.509%)  route 0.231ns (58.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.560     1.504    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X52Y84         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=101, routed)         0.231     1.899    IIC_NUM_04/o_rst_reg_rep
    SLICE_X52Y83         FDCE                                         f  IIC_NUM_04/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.827     2.017    IIC_NUM_04/i_clk_IBUF_BUFG
    SLICE_X52Y83         FDCE                                         r  IIC_NUM_04/i_reg[0]/C
                         clock pessimism             -0.501     1.517    
    SLICE_X52Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    IIC_NUM_04/i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.449    





