{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707427900156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707427900156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 16:31:40 2024 " "Processing started: Thu Feb 08 16:31:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707427900156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707427900156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiftertest -c shiftertest " "Command: quartus_map --read_settings_files=on --write_settings_files=off shiftertest -c shiftertest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707427900157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707427900705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707427900705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/barrelshifter/tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/barrelshifter/tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate16-Arch_tristate16 " "Found design unit 1: tristate16-Arch_tristate16" {  } { { "../tristate.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/tristate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916541 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate16 " "Found entity 1: tristate16" {  } { { "../tristate.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707427916541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/barrelshifter/toplevelbarrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/barrelshifter/toplevelbarrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevelBarrelShifter-Arch_topLevel " "Found design unit 1: topLevelBarrelShifter-Arch_topLevel" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916544 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevelBarrelShifter " "Found entity 1: topLevelBarrelShifter" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707427916544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/barrelshifter/shiftarray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/barrelshifter/shiftarray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftArray-Arch_shiftArray " "Found design unit 1: shiftArray-Arch_shiftArray" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916547 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftArray " "Found entity 1: shiftArray" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707427916547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/barrelshifter/sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/barrelshifter/sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-behav_display " "Found design unit 1: Display-behav_display" {  } { { "../sevenseg.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/sevenseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "../sevenseg.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/sevenseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707427916549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/barrelshifter/registerone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/barrelshifter/registerone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-Arch_Register16 " "Found design unit 1: Register16-Arch_Register16" {  } { { "../registerone.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/registerone.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916552 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "../registerone.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/registerone.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707427916552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/barrelshifter/orpass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/barrelshifter/orpass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orPass-Arch_orPass " "Found design unit 1: orPass-Arch_orPass" {  } { { "../orPass.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/orPass.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916555 ""} { "Info" "ISGN_ENTITY_NAME" "1 orPass " "Found entity 1: orPass" {  } { { "../orPass.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/orPass.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707427916555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/barrelshifter/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adrian/onedrive - university of miami/ece 455/barrelshifter/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-Arch_mux2to1 " "Found design unit 1: mux2to1-Arch_mux2to1" {  } { { "../mux2to1.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916557 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../mux2to1.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707427916557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707427916557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adrian/onedrive - university of miami/ece 455/barrelshifter/barreltop.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/adrian/onedrive - university of miami/ece 455/barrelshifter/barreltop.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707427916561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevelBarrelShifter " "Elaborating entity \"topLevelBarrelShifter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707427916619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register16:Regx " "Elaborating entity \"Register16\" for hierarchy \"Register16:Regx\"" {  } { { "../topLevelBarrelShifter.vhd" "Regx" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707427916656 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load registerone.vhd(20) " "VHDL Process Statement warning at registerone.vhd(20): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../registerone.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/registerone.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916658 "|topLevelBarrelShifter|Register16:Regx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:Muxa " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:Muxa\"" {  } { { "../topLevelBarrelShifter.vhd" "Muxa" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707427916661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftArray shiftArray:shiftera " "Elaborating entity \"shiftArray\" for hierarchy \"shiftArray:shiftera\"" {  } { { "../topLevelBarrelShifter.vhd" "shiftera" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707427916663 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage shiftArray.vhd(41) " "VHDL Process Statement warning at shiftArray.vhd(41): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916665 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift shiftArray.vhd(41) " "VHDL Process Statement warning at shiftArray.vhd(41): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916665 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage shiftArray.vhd(44) " "VHDL Process Statement warning at shiftArray.vhd(44): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916666 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift shiftArray.vhd(44) " "VHDL Process Statement warning at shiftArray.vhd(44): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916666 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage shiftArray.vhd(52) " "VHDL Process Statement warning at shiftArray.vhd(52): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916666 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift shiftArray.vhd(52) " "VHDL Process Statement warning at shiftArray.vhd(52): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916666 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage shiftArray.vhd(55) " "VHDL Process Statement warning at shiftArray.vhd(55): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916666 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift shiftArray.vhd(55) " "VHDL Process Statement warning at shiftArray.vhd(55): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916666 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage shiftArray.vhd(63) " "VHDL Process Statement warning at shiftArray.vhd(63): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916666 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift shiftArray.vhd(63) " "VHDL Process Statement warning at shiftArray.vhd(63): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916667 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage shiftArray.vhd(68) " "VHDL Process Statement warning at shiftArray.vhd(68): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916667 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift shiftArray.vhd(68) " "VHDL Process Statement warning at shiftArray.vhd(68): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916667 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage shiftArray.vhd(77) " "VHDL Process Statement warning at shiftArray.vhd(77): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916667 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift shiftArray.vhd(77) " "VHDL Process Statement warning at shiftArray.vhd(77): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916667 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage shiftArray.vhd(82) " "VHDL Process Statement warning at shiftArray.vhd(82): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916667 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift shiftArray.vhd(82) " "VHDL Process Statement warning at shiftArray.vhd(82): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../shiftArray.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/shiftArray.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707427916667 "|topLevelBarrelShifter|shiftArray:shiftera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orPass orPass:passa " "Elaborating entity \"orPass\" for hierarchy \"orPass:passa\"" {  } { { "../topLevelBarrelShifter.vhd" "passa" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707427916669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:ledpass1 " "Elaborating entity \"Display\" for hierarchy \"Display:ledpass1\"" {  } { { "../topLevelBarrelShifter.vhd" "ledpass1" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707427916671 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[0\] " "bidirectional pin \"RT\[0\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[1\] " "bidirectional pin \"RT\[1\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[2\] " "bidirectional pin \"RT\[2\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[3\] " "bidirectional pin \"RT\[3\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[4\] " "bidirectional pin \"RT\[4\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[5\] " "bidirectional pin \"RT\[5\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[6\] " "bidirectional pin \"RT\[6\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[7\] " "bidirectional pin \"RT\[7\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[8\] " "bidirectional pin \"RT\[8\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[9\] " "bidirectional pin \"RT\[9\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[10\] " "bidirectional pin \"RT\[10\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[11\] " "bidirectional pin \"RT\[11\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[12\] " "bidirectional pin \"RT\[12\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[13\] " "bidirectional pin \"RT\[13\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[14\] " "bidirectional pin \"RT\[14\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RT\[15\] " "bidirectional pin \"RT\[15\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[0\] " "bidirectional pin \"DMDin\[0\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[1\] " "bidirectional pin \"DMDin\[1\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[2\] " "bidirectional pin \"DMDin\[2\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[3\] " "bidirectional pin \"DMDin\[3\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[4\] " "bidirectional pin \"DMDin\[4\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[5\] " "bidirectional pin \"DMDin\[5\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[6\] " "bidirectional pin \"DMDin\[6\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[7\] " "bidirectional pin \"DMDin\[7\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[8\] " "bidirectional pin \"DMDin\[8\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[9\] " "bidirectional pin \"DMDin\[9\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[10\] " "bidirectional pin \"DMDin\[10\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[11\] " "bidirectional pin \"DMDin\[11\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[12\] " "bidirectional pin \"DMDin\[12\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[13\] " "bidirectional pin \"DMDin\[13\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[14\] " "bidirectional pin \"DMDin\[14\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DMDin\[15\] " "bidirectional pin \"DMDin\[15\]\" has no driver" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1707427917404 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1707427917404 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LSBseg2\[2\] GND " "Pin \"LSBseg2\[2\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|LSBseg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LSBseg2\[3\] GND " "Pin \"LSBseg2\[3\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|LSBseg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSBseg3\[4\] GND " "Pin \"MSBseg3\[4\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|MSBseg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSBseg3\[5\] GND " "Pin \"MSBseg3\[5\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|MSBseg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSBseg4\[0\] GND " "Pin \"MSBseg4\[0\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|MSBseg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSBseg4\[5\] GND " "Pin \"MSBseg4\[5\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|MSBseg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LSBseg3\[2\] GND " "Pin \"LSBseg3\[2\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|LSBseg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LSBseg3\[3\] GND " "Pin \"LSBseg3\[3\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|LSBseg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LSBseg3\[4\] GND " "Pin \"LSBseg3\[4\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|LSBseg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LSBseg3\[5\] GND " "Pin \"LSBseg3\[5\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|LSBseg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LSBseg4\[0\] GND " "Pin \"LSBseg4\[0\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|LSBseg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LSBseg4\[2\] GND " "Pin \"LSBseg4\[2\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|LSBseg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LSBseg4\[3\] GND " "Pin \"LSBseg4\[3\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|LSBseg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LSBseg4\[5\] GND " "Pin \"LSBseg4\[5\]\" is stuck at GND" {  } { { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707427917416 "|topLevelBarrelShifter|LSBseg4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707427917416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707427917532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707427918217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707427918217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707427918313 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707427918313 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1707427918313 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707427918313 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707427918313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707427918337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 16:31:58 2024 " "Processing ended: Thu Feb 08 16:31:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707427918337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707427918337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707427918337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707427918337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707427919923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707427919924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 16:31:59 2024 " "Processing started: Thu Feb 08 16:31:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707427919924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707427919924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off shiftertest -c shiftertest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off shiftertest -c shiftertest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707427919925 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707427920084 ""}
{ "Info" "0" "" "Project  = shiftertest" {  } {  } 0 0 "Project  = shiftertest" 0 0 "Fitter" 0 0 1707427920084 ""}
{ "Info" "0" "" "Revision = shiftertest" {  } {  } 0 0 "Revision = shiftertest" 0 0 "Fitter" 0 0 1707427920084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707427920242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707427920242 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "shiftertest 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"shiftertest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707427920252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707427920307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707427920307 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707427920937 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707427921020 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707427921273 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 86 " "No exact pin location assignment(s) for 33 pins of 86 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1707427921569 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1707427939830 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707427940897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707427940964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707427940966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707427940968 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707427940970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707427940971 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707427940971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shiftertest.sdc " "Synopsys Design Constraints File file not found: 'shiftertest.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707427946155 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707427946159 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707427946172 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1707427946172 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707427946173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707427946236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707427946240 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707427946240 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707427946604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707427967289 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1707427968181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707427971156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707427973484 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707427974866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707427974866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707427977088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707427988628 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707427988628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707427989105 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1707427989105 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707427989105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707427989109 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707427991967 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707427992030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707427992712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707427992712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707427993413 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707427997611 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[0\] a permanently disabled " "Pin DMDin\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[0] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[1\] a permanently disabled " "Pin DMDin\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[1] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[2\] a permanently disabled " "Pin DMDin\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[2] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[3\] a permanently disabled " "Pin DMDin\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[3] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[4\] a permanently disabled " "Pin DMDin\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[4] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[5\] a permanently disabled " "Pin DMDin\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[5] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[6\] a permanently disabled " "Pin DMDin\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[6] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[7\] a permanently disabled " "Pin DMDin\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[7] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[8\] a permanently disabled " "Pin DMDin\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[8] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[9\] a permanently disabled " "Pin DMDin\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[9] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[10\] a permanently disabled " "Pin DMDin\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[10] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[11\] a permanently disabled " "Pin DMDin\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[11] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[12\] a permanently disabled " "Pin DMDin\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[12] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[13\] a permanently disabled " "Pin DMDin\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[13] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[14\] a permanently disabled " "Pin DMDin\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[14] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DMDin\[15\] a permanently disabled " "Pin DMDin\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DMDin[15] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[0\] a permanently disabled " "Pin RT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[0] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[1\] a permanently disabled " "Pin RT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[1] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[2\] a permanently disabled " "Pin RT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[2] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[3\] a permanently disabled " "Pin RT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[3] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[4\] a permanently disabled " "Pin RT\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[4] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[5\] a permanently disabled " "Pin RT\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[5] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[6\] a permanently disabled " "Pin RT\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[6] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[7\] a permanently disabled " "Pin RT\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[7] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[8\] a permanently disabled " "Pin RT\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[8] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[9\] a permanently disabled " "Pin RT\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[9] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[10\] a permanently disabled " "Pin RT\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[10] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[11\] a permanently disabled " "Pin RT\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[11] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[12\] a permanently disabled " "Pin RT\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[12] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[13\] a permanently disabled " "Pin RT\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[13] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[14\] a permanently disabled " "Pin RT\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[14] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RT\[15\] a permanently disabled " "Pin RT\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RT[15] } } } { "../topLevelBarrelShifter.vhd" "" { Text "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/topLevelBarrelShifter.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1707427997907 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1707427997907 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/output_files/shiftertest.fit.smsg " "Generated suppressed messages file C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/output_files/shiftertest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707427998021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6161 " "Peak virtual memory: 6161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707427998703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 16:33:18 2024 " "Processing ended: Thu Feb 08 16:33:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707427998703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707427998703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707427998703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707427998703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707428000190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707428000191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 16:33:20 2024 " "Processing started: Thu Feb 08 16:33:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707428000191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707428000191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shiftertest -c shiftertest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off shiftertest -c shiftertest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707428000192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707428001053 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707428010974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707428012070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 16:33:32 2024 " "Processing ended: Thu Feb 08 16:33:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707428012070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707428012070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707428012070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707428012070 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707428012975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707428014634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707428014637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 16:33:33 2024 " "Processing started: Thu Feb 08 16:33:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707428014637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707428014637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta shiftertest -c shiftertest " "Command: quartus_sta shiftertest -c shiftertest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707428014638 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707428014916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707428016686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707428016686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707428016840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707428016840 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shiftertest.sdc " "Synopsys Design Constraints File file not found: 'shiftertest.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707428018234 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707428018235 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707428018237 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707428018237 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707428018238 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1707428018238 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707428018242 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707428018273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428018276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428018293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428018296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428018301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428018304 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707428018305 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707428018305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428018308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428018308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.771 clk  " "   -0.394              -0.771 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428018308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707428018308 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707428018316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707428018388 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707428019833 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1707428019939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428019942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428019955 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428019959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428019965 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428019969 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707428019969 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707428019969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428019972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428019972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.772 clk  " "   -0.394              -0.772 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428019972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707428019972 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707428019978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707428020241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707428021371 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1707428021444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428021450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428021454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428021458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428021462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707428021462 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707428021462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.351 " "Worst-case minimum pulse width slack is -0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428021466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428021466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -0.353 clk  " "   -0.351              -0.353 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428021466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707428021466 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707428021470 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1707428021665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428021669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428021682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428021685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707428021699 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707428021699 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707428021699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.353 " "Worst-case minimum pulse width slack is -0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428021703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428021703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353              -0.364 clk  " "   -0.353              -0.364 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707428021703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707428021703 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707428024220 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707428024222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5086 " "Peak virtual memory: 5086 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707428024336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 16:33:44 2024 " "Processing ended: Thu Feb 08 16:33:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707428024336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707428024336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707428024336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707428024336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1707428025737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707428025738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 16:33:45 2024 " "Processing started: Thu Feb 08 16:33:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707428025738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707428025738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off shiftertest -c shiftertest " "Command: quartus_eda --read_settings_files=off --write_settings_files=off shiftertest -c shiftertest" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707428025738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1707428027430 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "shiftertest.vo C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/simulation/modelsim/ simulation " "Generated file shiftertest.vo in folder \"C:/Users/Adrian/OneDrive - University of Miami/ECE 455/Barrelshifter/quartusproj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1707428027522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707428027591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 16:33:47 2024 " "Processing ended: Thu Feb 08 16:33:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707428027591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707428027591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707428027591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707428027591 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707428028296 ""}
