Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/lookahead_carry_unit.v" into library work
Parsing module <lookahead_carry_unit>.
Analyzing Verilog file "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/cla_4_bit.v" into library work
Parsing module <cla_4_bit>.
Analyzing Verilog file "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/cla_16_bit_LCU.v" into library work
Parsing module <cla_16bit_LCU>.
Analyzing Verilog file "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/shift_module.v" into library work
Parsing module <shift_module>.
Analyzing Verilog file "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/diff_lookup.v" into library work
Parsing module <diff_lookup>.
Analyzing Verilog file "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/adder_32_bit.v" into library work
Parsing module <adder_32_bit>.
Analyzing Verilog file "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/ALU.v" into library work
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.

Elaborating module <adder_32_bit>.

Elaborating module <cla_16bit_LCU>.

Elaborating module <cla_4_bit>.

Elaborating module <lookahead_carry_unit>.

Elaborating module <shift_module>.

Elaborating module <diff_lookup>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/ALU.v".
INFO:Xst:3210 - "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/ALU.v" line 60: Output port <cout> of the instance <adder_2> is unconnected or connected to loadless signal.
WARNING:Xst:737 - Found 1-bit latch for signal <carry>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator equal for signal <input1[31]_input2[31]_equal_30_o> created at line 90
    Summary:
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <adder_32_bit>.
    Related source file is "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/adder_32_bit.v".
INFO:Xst:3210 - "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/adder_32_bit.v" line 30: Output port <P_16bit> of the instance <cla_16bit_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/adder_32_bit.v" line 30: Output port <G_16bit> of the instance <cla_16bit_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/adder_32_bit.v" line 32: Output port <P_16bit> of the instance <cla_16bit_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/adder_32_bit.v" line 32: Output port <G_16bit> of the instance <cla_16bit_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adder_32_bit> synthesized.

Synthesizing Unit <cla_16bit_LCU>.
    Related source file is "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/cla_16_bit_LCU.v".
    Summary:
	no macro.
Unit <cla_16bit_LCU> synthesized.

Synthesizing Unit <cla_4_bit>.
    Related source file is "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/cla_4_bit.v".
    Summary:
Unit <cla_4_bit> synthesized.

Synthesizing Unit <lookahead_carry_unit>.
    Related source file is "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/lookahead_carry_unit.v".
    Summary:
	no macro.
Unit <lookahead_carry_unit> synthesized.

Synthesizing Unit <shift_module>.
    Related source file is "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/shift_module.v".
    Found 32-bit shifter logical left for signal <in[31]_shift_amt[10]_shift_left_1_OUT> created at line 35
    Found 32-bit shifter logical right for signal <in[31]_shift_amt[10]_shift_right_3_OUT> created at line 39
    Found 32-bit shifter logical left for signal <in[31]_shift_amt[31]_shift_left_5_OUT> created at line 42
    Found 32-bit shifter logical right for signal <in[31]_shift_amt[31]_shift_right_7_OUT> created at line 45
    Found 32-bit shifter arithmetic right for signal <in[31]_shift_amt[10]_shift_right_9_OUT> created at line 49
    Found 32-bit shifter arithmetic right for signal <in[31]_shift_amt[31]_shift_right_11_OUT> created at line 52
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_742_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_748_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_754_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_760_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_766_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_772_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_778_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_784_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_790_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_796_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_802_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_808_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_814_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_820_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_826_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_832_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_838_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_844_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_850_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_856_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_862_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_868_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_874_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_880_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_886_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_892_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_898_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_904_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_910_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_916_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_922_o> created at line 37.
    Found 1-bit 6-to-1 multiplexer for signal <shifted_val[31]_in[31]_MUX_928_o> created at line 37.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shifted_val<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  35 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
Unit <shift_module> synthesized.

Synthesizing Unit <diff_lookup>.
    Related source file is "/home/nyati_pranav26/Pranav/SEM 5/COA_LAB/A5/KGP_miniRISC/diff_lookup.v".
WARNING:Xst:737 - Found 1-bit latch for signal <res_diff<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <res_diff<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <res_diff<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <res_diff<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <res_diff<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   5 Latch(s).
	inferred 124 Multiplexer(s).
Unit <diff_lookup> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 38
 1-bit latch                                           : 38
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 168
 1-bit 2-to-1 multiplexer                              : 124
 1-bit 6-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 12
# Logic shifters                                       : 6
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
# Xors                                                 : 33
 32-bit xor2                                           : 1
 4-bit xor2                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 168
 1-bit 2-to-1 multiplexer                              : 124
 1-bit 6-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 12
# Logic shifters                                       : 6
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
# Xors                                                 : 33
 32-bit xor2                                           : 1
 4-bit xor2                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    res_diff_0 in unit <diff_lookup>
    res_diff_1 in unit <diff_lookup>
    res_diff_2 in unit <diff_lookup>
    res_diff_3 in unit <diff_lookup>
    res_diff_4 in unit <diff_lookup>


Optimizing unit <ALU> ...

Optimizing unit <shift_module> ...

Optimizing unit <diff_lookup> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 948
#      GND                         : 1
#      LUT2                        : 42
#      LUT3                        : 111
#      LUT4                        : 70
#      LUT5                        : 173
#      LUT6                        : 538
#      MUXCY                       : 11
#      MUXF7                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 38
#      LD                          : 38
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 104
#      IBUF                        : 69
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  126800     0%  
 Number of Slice LUTs:                  934  out of  63400     1%  
    Number used as Logic:               934  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    934
   Number with an unused Flip Flop:     897  out of    934    96%  
   Number with an unused LUT:             0  out of    934     0%  
   Number of fully used LUT-FF pairs:    37  out of    934     3%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 104  out of    210    49%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)            | Load  |
-------------------------------------------------------------------------------------------+----------------------------------+-------+
control_ALUop[4]_control_ALUop[4]_OR_1267_o(control_ALUop[4]_control_ALUop[4]_OR_1267_o1:O)| NONE(*)(carry)                   | 1     |
control_ALUop[4]_control_ALUop[4]_OR_1272_o(control_ALUop[4]_control_ALUop[4]_OR_1272_o1:O)| BUFG(*)(shift_1/shifted_val_0)   | 32    |
diff_lookup_1/res_diff_0_G(diff_lookup_1/res_diff_0_G:O)                                   | NONE(*)(diff_lookup_1/res_diff_0)| 1     |
diff_lookup_1/res_diff_1_G(diff_lookup_1/res_diff_1_G:O)                                   | NONE(*)(diff_lookup_1/res_diff_1)| 1     |
diff_lookup_1/res_diff_2_G(diff_lookup_1/res_diff_2_G:O)                                   | NONE(*)(diff_lookup_1/res_diff_2)| 1     |
diff_lookup_1/res_diff_3_G(diff_lookup_1/res_diff_3_G:O)                                   | NONE(*)(diff_lookup_1/res_diff_3)| 1     |
diff_lookup_1/res_diff_4_G(diff_lookup_1/res_diff_4_G:O)                                   | NONE(*)(diff_lookup_1/res_diff_4)| 1     |
-------------------------------------------------------------------------------------------+----------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: 16.353ns
   Maximum output required time after clock: 9.593ns
   Maximum combinational path delay: 16.745ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_ALUop[4]_control_ALUop[4]_OR_1267_o'
  Total number of paths / destination ports: 518 / 1
-------------------------------------------------------------------------
Offset:              15.915ns (Levels of Logic = 21)
  Source:            input2<1> (PAD)
  Destination:       carry (LATCH)
  Destination Clock: control_ALUop[4]_control_ALUop[4]_OR_1267_o falling

  Data Path: input2<1> to carry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   0.001   1.102  input2_1_IBUF (input2_1_IBUF)
     LUT6:I0->O            4   0.124   0.939  Mmux_in2_temp121 (in2_temp<1>)
     LUT5:I0->O            1   0.124   0.716  adder_1/cla_16bit_1/cla_1/G_4bit_block<3>4_SW0 (N50)
     LUT6:I3->O            4   0.124   0.441  adder_1/cla_16bit_1/cla_1/G_4bit_block<3>4 (adder_1/cla_16bit_1/G_array<0>)
     LUT5:I4->O            1   0.124   0.716  adder_1/cla_16bit_1/lcu_1/c_array<2><1>3_SW0 (N52)
     LUT6:I3->O            4   0.124   0.441  adder_1/cla_16bit_1/lcu_1/c_array<2><1>3 (adder_1/cla_16bit_1/carry<2>)
     LUT5:I4->O            1   0.124   0.716  adder_1/cla_16bit_1/lcu_1/c_array<3><2>3_SW0 (N54)
     LUT6:I3->O            3   0.124   0.933  adder_1/cla_16bit_1/lcu_1/c_array<3><2>3 (adder_1/cla_16bit_1/carry<3>)
     LUT5:I0->O            3   0.124   0.435  adder_1/cla_16bit_1/lcu_1/G_16bit_block<3>1111 (adder_1/cla_16bit_1/lcu_1/G_16bit_block<3>111)
     LUT4:I3->O            1   0.124   0.536  adder_1/cla_16bit_1/lcu_1/G_16bit_block<3>3_SW0 (N58)
     LUT5:I3->O            4   0.124   0.736  adder_1/cla_16bit_1/lcu_1/G_16bit_block<3>3 (adder_1/carry_16bit)
     LUT5:I2->O            3   0.124   0.933  adder_1/cla_16bit_2/lcu_1/c_array<1>4 (adder_1/cla_16bit_2/carry<1>)
     LUT5:I0->O            3   0.124   0.435  adder_1/cla_16bit_2/lcu_1/c_array<2><1>1111 (adder_1/cla_16bit_2/lcu_1/c_array<2><1>111)
     LUT4:I3->O            1   0.124   0.536  adder_1/cla_16bit_2/lcu_1/c_array<2><1>3_SW0 (N60)
     LUT5:I3->O            3   0.124   0.933  adder_1/cla_16bit_2/lcu_1/c_array<2><1>3 (adder_1/cla_16bit_2/carry<2>)
     LUT5:I0->O            3   0.124   0.435  adder_1/cla_16bit_2/lcu_1/c_array<3><2>1111 (adder_1/cla_16bit_2/lcu_1/c_array<3><2>111)
     LUT4:I3->O            1   0.124   0.536  adder_1/cla_16bit_2/lcu_1/c_array<3><2>3_SW0 (N62)
     LUT5:I3->O            3   0.124   0.933  adder_1/cla_16bit_2/lcu_1/c_array<3><2>3 (adder_1/cla_16bit_2/carry<3>)
     LUT5:I0->O            3   0.124   0.435  adder_1/cla_16bit_2/lcu_1/cout_16bit1111 (adder_1/cla_16bit_2/lcu_1/cout_16bit111)
     LUT4:I3->O            1   0.124   0.536  adder_1/cla_16bit_2/lcu_1/cout_16bit3_SW0 (N64)
     LUT5:I3->O            1   0.124   0.000  adder_1/cla_16bit_2/lcu_1/cout_16bit3 (cout_temp)
     LD:D                      0.011          carry
    ----------------------------------------
    Total                     15.915ns (2.492ns logic, 13.423ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control_ALUop[4]_control_ALUop[4]_OR_1272_o'
  Total number of paths / destination ports: 8983 / 32
-------------------------------------------------------------------------
Offset:              6.305ns (Levels of Logic = 9)
  Source:            input2<24> (PAD)
  Destination:       shift_1/shifted_val_29 (LATCH)
  Destination Clock: control_ALUop[4]_control_ALUop[4]_OR_1272_o falling

  Data Path: input2<24> to shift_1/shifted_val_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.978  input2_24_IBUF (input2_24_IBUF)
     LUT5:I0->O            1   0.124   0.716  shift_1/out1 (shift_1/out)
     LUT5:I2->O            5   0.124   0.448  shift_1/out4 (shift_1/out3)
     LUT4:I3->O           31   0.124   0.688  shift_1/out6 (shift_1/_n0284)
     LUT4:I2->O           35   0.124   1.092  shift_1/Mmux_shifted_val[31]_in[31]_MUX_742_o16221 (shift_1/Mmux_shifted_val[31]_in[31]_MUX_742_o1622)
     LUT6:I0->O            1   0.124   0.421  shift_1/Mmux_shifted_val[31]_in[31]_MUX_742_o141 (shift_1/Mmux_shifted_val[31]_in[31]_MUX_742_o14)
     LUT6:I5->O            1   0.124   0.421  shift_1/Mmux_shifted_val[31]_in[31]_MUX_742_o142 (shift_1/Mmux_shifted_val[31]_in[31]_MUX_742_o141)
     LUT6:I5->O            1   0.124   0.536  shift_1/Mmux_shifted_val[31]_in[31]_MUX_742_o143 (shift_1/Mmux_shifted_val[31]_in[31]_MUX_742_o143)
     LUT6:I4->O            1   0.124   0.000  shift_1/Mmux_shifted_val[31]_in[31]_MUX_742_o1410 (shift_1/shifted_val[31]_in[31]_MUX_754_o)
     LD:D                      0.011          shift_1/shifted_val_29
    ----------------------------------------
    Total                      6.305ns (1.004ns logic, 5.301ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'diff_lookup_1/res_diff_0_G'
  Total number of paths / destination ports: 204600 / 1
-------------------------------------------------------------------------
Offset:              15.613ns (Levels of Logic = 17)
  Source:            input2<4> (PAD)
  Destination:       diff_lookup_1/res_diff_0 (LATCH)
  Destination Clock: diff_lookup_1/res_diff_0_G falling

  Data Path: input2<4> to diff_lookup_1/res_diff_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   0.001   1.082  input2_4_IBUF (input2_4_IBUF)
     LUT6:I1->O            4   0.124   0.796  res_diff_0<7>11 (res_diff_0<7>1)
     LUT6:I2->O            5   0.124   0.966  adder_2/cla_16bit_1/lcu_1/G_4bit_array[0]_P_4bit_array[1]_AND_61_o1 (adder_2/cla_16bit_1/lcu_1/G_4bit_array[0]_P_4bit_array[1]_AND_61_o)
     LUT6:I0->O            7   0.124   0.979  adder_2/cla_16bit_1/lcu_1/cout_16bit (adder_2/carry_16bit)
     LUT6:I0->O            6   0.124   0.972  adder_2/cla_16bit_2/lcu_1/c_array[0]_P_4bit_array[0]_AND_63_o1 (adder_2/cla_16bit_2/lcu_1/c_array[0]_P_4bit_array[0]_AND_63_o)
     LUT6:I0->O            8   0.124   0.985  adder_2/cla_16bit_2/lcu_1/c_array<3><2> (adder_2/cla_16bit_2/carry<3>)
     LUT6:I0->O            3   0.124   0.953  res_diff_0<31> (res_diff_0<31>)
     LUT6:I0->O            4   0.124   0.939  diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>111 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>11)
     LUT5:I0->O            5   0.124   0.803  diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>11 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>1)
     LUT5:I1->O            7   0.124   0.979  diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>1111 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>111)
     LUT6:I0->O            5   0.124   0.448  diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>11 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>1)
     LUT6:I5->O            4   0.124   0.959  diff_lookup_1/diff_temp[31]_GND_41_o_equal_17_o<31>1 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_17_o)
     LUT6:I0->O            1   0.124   0.716  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1920_o16 (diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1920_o15)
     LUT6:I3->O            1   0.124   0.776  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1920_o17 (diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1920_o16)
     LUT6:I2->O            2   0.124   0.542  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1920_o18 (diff_lookup_1/PWR_7_o_GND_41_o_MUX_1920_o)
     LUT2:I0->O            2   0.124   0.722  diff_lookup_1/diff_temp[31]_PWR_7_o_AND_148_o1 (diff_lookup_1/diff_temp[31]_PWR_7_o_AND_148_o)
     LUT3:I0->O            1   0.124   0.000  diff_lookup_1/res_diff_0_D (diff_lookup_1/res_diff_0_D)
     LD:D                      0.011          diff_lookup_1/res_diff_0
    ----------------------------------------
    Total                     15.613ns (1.996ns logic, 13.617ns route)
                                       (12.8% logic, 87.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'diff_lookup_1/res_diff_1_G'
  Total number of paths / destination ports: 191160 / 1
-------------------------------------------------------------------------
Offset:              15.963ns (Levels of Logic = 18)
  Source:            input2<4> (PAD)
  Destination:       diff_lookup_1/res_diff_1 (LATCH)
  Destination Clock: diff_lookup_1/res_diff_1_G falling

  Data Path: input2<4> to diff_lookup_1/res_diff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   0.001   1.082  input2_4_IBUF (input2_4_IBUF)
     LUT6:I1->O            4   0.124   0.796  res_diff_0<7>11 (res_diff_0<7>1)
     LUT6:I2->O            5   0.124   0.966  adder_2/cla_16bit_1/lcu_1/G_4bit_array[0]_P_4bit_array[1]_AND_61_o1 (adder_2/cla_16bit_1/lcu_1/G_4bit_array[0]_P_4bit_array[1]_AND_61_o)
     LUT6:I0->O            7   0.124   0.979  adder_2/cla_16bit_1/lcu_1/cout_16bit (adder_2/carry_16bit)
     LUT6:I0->O            6   0.124   0.972  adder_2/cla_16bit_2/lcu_1/c_array[0]_P_4bit_array[0]_AND_63_o1 (adder_2/cla_16bit_2/lcu_1/c_array[0]_P_4bit_array[0]_AND_63_o)
     LUT6:I0->O            8   0.124   0.985  adder_2/cla_16bit_2/lcu_1/c_array<3><2> (adder_2/cla_16bit_2/carry<3>)
     LUT6:I0->O            3   0.124   0.953  res_diff_0<31> (res_diff_0<31>)
     LUT6:I0->O            4   0.124   0.939  diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>111 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>11)
     LUT5:I0->O            5   0.124   0.803  diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>11 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>1)
     LUT5:I1->O            7   0.124   0.979  diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>1111 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>111)
     LUT6:I0->O            5   0.124   0.448  diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>11 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>1)
     LUT6:I5->O            4   0.124   0.939  diff_lookup_1/diff_temp[31]_GND_41_o_equal_17_o<31>1 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_17_o)
     LUT5:I0->O            1   0.124   0.421  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1889_o15 (diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1889_o14)
     LUT6:I5->O            1   0.124   0.421  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1889_o16 (diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1889_o15)
     LUT6:I5->O            1   0.124   0.716  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1889_o17 (diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1889_o16)
     LUT6:I3->O            2   0.124   0.722  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1889_o18 (diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1889_o17)
     LUT6:I3->O            2   0.124   0.722  diff_lookup_1/diff_temp[31]_PWR_7_o_AND_146_o1 (diff_lookup_1/diff_temp[31]_PWR_7_o_AND_146_o)
     LUT3:I0->O            1   0.124   0.000  diff_lookup_1/res_diff_1_D (diff_lookup_1/res_diff_1_D)
     LD:D                      0.011          diff_lookup_1/res_diff_1
    ----------------------------------------
    Total                     15.963ns (2.120ns logic, 13.843ns route)
                                       (13.3% logic, 86.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'diff_lookup_1/res_diff_2_G'
  Total number of paths / destination ports: 167820 / 1
-------------------------------------------------------------------------
Offset:              16.032ns (Levels of Logic = 18)
  Source:            input2<4> (PAD)
  Destination:       diff_lookup_1/res_diff_2 (LATCH)
  Destination Clock: diff_lookup_1/res_diff_2_G falling

  Data Path: input2<4> to diff_lookup_1/res_diff_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   0.001   1.082  input2_4_IBUF (input2_4_IBUF)
     LUT6:I1->O            4   0.124   0.796  res_diff_0<7>11 (res_diff_0<7>1)
     LUT6:I2->O            5   0.124   0.966  adder_2/cla_16bit_1/lcu_1/G_4bit_array[0]_P_4bit_array[1]_AND_61_o1 (adder_2/cla_16bit_1/lcu_1/G_4bit_array[0]_P_4bit_array[1]_AND_61_o)
     LUT6:I0->O            7   0.124   0.979  adder_2/cla_16bit_1/lcu_1/cout_16bit (adder_2/carry_16bit)
     LUT6:I0->O            6   0.124   0.972  adder_2/cla_16bit_2/lcu_1/c_array[0]_P_4bit_array[0]_AND_63_o1 (adder_2/cla_16bit_2/lcu_1/c_array[0]_P_4bit_array[0]_AND_63_o)
     LUT6:I0->O            8   0.124   0.985  adder_2/cla_16bit_2/lcu_1/c_array<3><2> (adder_2/cla_16bit_2/carry<3>)
     LUT6:I0->O            3   0.124   0.953  res_diff_0<31> (res_diff_0<31>)
     LUT6:I0->O            4   0.124   0.939  diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>111 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>11)
     LUT5:I0->O            5   0.124   0.803  diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>11 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>1)
     LUT5:I1->O            7   0.124   0.979  diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>1111 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>111)
     LUT6:I0->O            5   0.124   0.448  diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>11 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>1)
     LUT6:I5->O            4   0.124   0.959  diff_lookup_1/diff_temp[31]_GND_41_o_equal_17_o<31>1 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_17_o)
     LUT6:I0->O            2   0.124   0.945  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1827_o111 (diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1827_o111)
     LUT6:I0->O            1   0.124   0.421  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1858_o11 (diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1858_o1)
     LUT6:I5->O            1   0.124   0.421  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1858_o12 (diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1858_o11)
     LUT6:I5->O            2   0.124   0.542  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1858_o13 (diff_lookup_1/PWR_7_o_GND_41_o_MUX_1858_o)
     LUT2:I0->O            2   0.124   0.722  diff_lookup_1/diff_temp[31]_PWR_7_o_AND_144_o1 (diff_lookup_1/diff_temp[31]_PWR_7_o_AND_144_o)
     LUT3:I0->O            1   0.124   0.000  diff_lookup_1/res_diff_2_D (diff_lookup_1/res_diff_2_D)
     LD:D                      0.011          diff_lookup_1/res_diff_2
    ----------------------------------------
    Total                     16.032ns (2.120ns logic, 13.912ns route)
                                       (13.2% logic, 86.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'diff_lookup_1/res_diff_3_G'
  Total number of paths / destination ports: 164460 / 1
-------------------------------------------------------------------------
Offset:              15.700ns (Levels of Logic = 16)
  Source:            input2<4> (PAD)
  Destination:       diff_lookup_1/res_diff_3 (LATCH)
  Destination Clock: diff_lookup_1/res_diff_3_G falling

  Data Path: input2<4> to diff_lookup_1/res_diff_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   0.001   1.082  input2_4_IBUF (input2_4_IBUF)
     LUT6:I1->O            4   0.124   0.796  res_diff_0<7>11 (res_diff_0<7>1)
     LUT6:I2->O            5   0.124   0.966  adder_2/cla_16bit_1/lcu_1/G_4bit_array[0]_P_4bit_array[1]_AND_61_o1 (adder_2/cla_16bit_1/lcu_1/G_4bit_array[0]_P_4bit_array[1]_AND_61_o)
     LUT6:I0->O            7   0.124   0.979  adder_2/cla_16bit_1/lcu_1/cout_16bit (adder_2/carry_16bit)
     LUT6:I0->O            6   0.124   0.972  adder_2/cla_16bit_2/lcu_1/c_array[0]_P_4bit_array[0]_AND_63_o1 (adder_2/cla_16bit_2/lcu_1/c_array[0]_P_4bit_array[0]_AND_63_o)
     LUT6:I0->O            8   0.124   0.985  adder_2/cla_16bit_2/lcu_1/c_array<3><2> (adder_2/cla_16bit_2/carry<3>)
     LUT6:I0->O            3   0.124   0.953  res_diff_0<31> (res_diff_0<31>)
     LUT6:I0->O            4   0.124   0.939  diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>111 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>11)
     LUT5:I0->O            5   0.124   0.803  diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>11 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>1)
     LUT5:I1->O            7   0.124   0.979  diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>1111 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>111)
     LUT6:I0->O            5   0.124   0.966  diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>11 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>1)
     LUT6:I0->O            5   0.124   0.966  diff_lookup_1/diff_temp[31]_GND_41_o_equal_15_o<31>1 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_15_o)
     LUT6:I0->O            2   0.124   0.945  diff_lookup_1/diff_temp[31]_diff_temp[31]_OR_301_o2 (diff_lookup_1/diff_temp[31]_diff_temp[31]_OR_301_o2)
     LUT6:I0->O           10   0.124   0.775  diff_lookup_1/diff_temp[31]_diff_temp[31]_OR_301_o7 (diff_lookup_1/diff_temp[31]_diff_temp[31]_OR_301_o)
     LUT3:I0->O            2   0.124   0.722  diff_lookup_1/diff_temp[31]_PWR_7_o_AND_142_o1 (diff_lookup_1/diff_temp[31]_PWR_7_o_AND_142_o)
     LUT3:I0->O            1   0.124   0.000  diff_lookup_1/res_diff_3_D (diff_lookup_1/res_diff_3_D)
     LD:D                      0.011          diff_lookup_1/res_diff_3
    ----------------------------------------
    Total                     15.700ns (1.872ns logic, 13.828ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'diff_lookup_1/res_diff_4_G'
  Total number of paths / destination ports: 137580 / 1
-------------------------------------------------------------------------
Offset:              16.353ns (Levels of Logic = 17)
  Source:            input2<4> (PAD)
  Destination:       diff_lookup_1/res_diff_4 (LATCH)
  Destination Clock: diff_lookup_1/res_diff_4_G falling

  Data Path: input2<4> to diff_lookup_1/res_diff_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   0.001   1.082  input2_4_IBUF (input2_4_IBUF)
     LUT6:I1->O            4   0.124   0.796  res_diff_0<7>11 (res_diff_0<7>1)
     LUT6:I2->O            5   0.124   0.966  adder_2/cla_16bit_1/lcu_1/G_4bit_array[0]_P_4bit_array[1]_AND_61_o1 (adder_2/cla_16bit_1/lcu_1/G_4bit_array[0]_P_4bit_array[1]_AND_61_o)
     LUT6:I0->O            7   0.124   0.979  adder_2/cla_16bit_1/lcu_1/cout_16bit (adder_2/carry_16bit)
     LUT6:I0->O            6   0.124   0.972  adder_2/cla_16bit_2/lcu_1/c_array[0]_P_4bit_array[0]_AND_63_o1 (adder_2/cla_16bit_2/lcu_1/c_array[0]_P_4bit_array[0]_AND_63_o)
     LUT6:I0->O            8   0.124   0.985  adder_2/cla_16bit_2/lcu_1/c_array<3><2> (adder_2/cla_16bit_2/carry<3>)
     LUT6:I0->O            3   0.124   0.953  res_diff_0<31> (res_diff_0<31>)
     LUT6:I0->O            4   0.124   0.939  diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>111 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>11)
     LUT5:I0->O            5   0.124   0.803  diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>11 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_10_o<31>1)
     LUT5:I1->O            7   0.124   0.816  diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>1111 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_13_o<31>111)
     LUT6:I2->O            6   0.124   0.952  diff_lookup_1/diff_temp[31]_GND_41_o_equal_11_o<31>11 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_11_o<31>1)
     LUT5:I0->O            6   0.124   0.952  diff_lookup_1/diff_temp[31]_GND_41_o_equal_1_o<31>1 (diff_lookup_1/diff_temp[31]_GND_41_o_equal_1_o)
     LUT5:I0->O            2   0.124   0.945  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1796_o111 (diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1796_o11)
     LUT6:I0->O            3   0.124   0.953  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1796_o12 (diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1796_o12)
     LUT6:I0->O            2   0.124   0.542  diff_lookup_1/Mmux_PWR_7_o_GND_41_o_MUX_1796_o11 (diff_lookup_1/PWR_7_o_GND_41_o_MUX_1796_o)
     LUT2:I0->O            2   0.124   0.722  diff_lookup_1/diff_temp[31]_PWR_7_o_AND_140_o1 (diff_lookup_1/diff_temp[31]_PWR_7_o_AND_140_o)
     LUT3:I0->O            1   0.124   0.000  diff_lookup_1/res_diff_4_D (diff_lookup_1/res_diff_4_D)
     LD:D                      0.011          diff_lookup_1/res_diff_4
    ----------------------------------------
    Total                     16.353ns (1.996ns logic, 14.357ns route)
                                       (12.2% logic, 87.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control_ALUop[4]_control_ALUop[4]_OR_1272_o'
  Total number of paths / destination ports: 65 / 34
-------------------------------------------------------------------------
Offset:              9.593ns (Levels of Logic = 10)
  Source:            shift_1/shifted_val_1 (LATCH)
  Destination:       zero_flag (PAD)
  Source Clock:      control_ALUop[4]_control_ALUop[4]_OR_1272_o falling

  Data Path: shift_1/shifted_val_1 to zero_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.421  shift_1/shifted_val_1 (shift_1/shifted_val_1)
     LUT4:I3->O            1   0.124   0.716  Mmux_result241 (Mmux_result24)
     LUT6:I3->O            2   0.124   0.782  Mmux_result244 (result_1_OBUF)
     LUT6:I2->O            1   0.124   0.919  zero_flag1 (zero_flag1)
     LUT6:I1->O            1   0.124   0.919  zero_flag2 (zero_flag2)
     LUT6:I1->O            1   0.124   0.919  zero_flag3 (zero_flag3)
     LUT6:I1->O            1   0.124   0.919  zero_flag4 (zero_flag4)
     LUT6:I1->O            1   0.124   0.919  zero_flag5 (zero_flag5)
     LUT6:I1->O            1   0.124   0.939  zero_flag6 (zero_flag6)
     LUT6:I0->O            1   0.124   0.399  zero_flag7 (zero_flag_OBUF)
     OBUF:I->O                 0.000          zero_flag_OBUF (zero_flag)
    ----------------------------------------
    Total                      9.593ns (1.741ns logic, 7.852ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'diff_lookup_1/res_diff_4_G'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              8.513ns (Levels of Logic = 9)
  Source:            diff_lookup_1/res_diff_4 (LATCH)
  Destination:       zero_flag (PAD)
  Source Clock:      diff_lookup_1/res_diff_4_G falling

  Data Path: diff_lookup_1/res_diff_4 to zero_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.536  diff_lookup_1/res_diff_4 (diff_lookup_1/res_diff_4)
     LUT5:I3->O            2   0.124   0.427  Mmux_result524 (result_4_OBUF)
     LUT6:I5->O            1   0.124   0.919  zero_flag1 (zero_flag1)
     LUT6:I1->O            1   0.124   0.919  zero_flag2 (zero_flag2)
     LUT6:I1->O            1   0.124   0.919  zero_flag3 (zero_flag3)
     LUT6:I1->O            1   0.124   0.919  zero_flag4 (zero_flag4)
     LUT6:I1->O            1   0.124   0.919  zero_flag5 (zero_flag5)
     LUT6:I1->O            1   0.124   0.939  zero_flag6 (zero_flag6)
     LUT6:I0->O            1   0.124   0.399  zero_flag7 (zero_flag_OBUF)
     OBUF:I->O                 0.000          zero_flag_OBUF (zero_flag)
    ----------------------------------------
    Total                      8.513ns (1.617ns logic, 6.896ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'diff_lookup_1/res_diff_3_G'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              9.058ns (Levels of Logic = 10)
  Source:            diff_lookup_1/res_diff_3 (LATCH)
  Destination:       zero_flag (PAD)
  Source Clock:      diff_lookup_1/res_diff_3_G falling

  Data Path: diff_lookup_1/res_diff_3 to zero_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.421  diff_lookup_1/res_diff_3 (diff_lookup_1/res_diff_3)
     LUT6:I5->O            1   0.124   0.421  Mmux_result501 (Mmux_result50)
     LUT5:I4->O            2   0.124   0.542  Mmux_result504 (result_3_OBUF)
     LUT6:I4->O            1   0.124   0.919  zero_flag1 (zero_flag1)
     LUT6:I1->O            1   0.124   0.919  zero_flag2 (zero_flag2)
     LUT6:I1->O            1   0.124   0.919  zero_flag3 (zero_flag3)
     LUT6:I1->O            1   0.124   0.919  zero_flag4 (zero_flag4)
     LUT6:I1->O            1   0.124   0.919  zero_flag5 (zero_flag5)
     LUT6:I1->O            1   0.124   0.939  zero_flag6 (zero_flag6)
     LUT6:I0->O            1   0.124   0.399  zero_flag7 (zero_flag_OBUF)
     OBUF:I->O                 0.000          zero_flag_OBUF (zero_flag)
    ----------------------------------------
    Total                      9.058ns (1.741ns logic, 7.317ns route)
                                       (19.2% logic, 80.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'diff_lookup_1/res_diff_2_G'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              9.048ns (Levels of Logic = 9)
  Source:            diff_lookup_1/res_diff_2 (LATCH)
  Destination:       zero_flag (PAD)
  Source Clock:      diff_lookup_1/res_diff_2_G falling

  Data Path: diff_lookup_1/res_diff_2 to zero_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.776  diff_lookup_1/res_diff_2 (diff_lookup_1/res_diff_2)
     LUT6:I2->O            2   0.124   0.722  Mmux_result464 (result_2_OBUF)
     LUT6:I3->O            1   0.124   0.919  zero_flag1 (zero_flag1)
     LUT6:I1->O            1   0.124   0.919  zero_flag2 (zero_flag2)
     LUT6:I1->O            1   0.124   0.919  zero_flag3 (zero_flag3)
     LUT6:I1->O            1   0.124   0.919  zero_flag4 (zero_flag4)
     LUT6:I1->O            1   0.124   0.919  zero_flag5 (zero_flag5)
     LUT6:I1->O            1   0.124   0.939  zero_flag6 (zero_flag6)
     LUT6:I0->O            1   0.124   0.399  zero_flag7 (zero_flag_OBUF)
     OBUF:I->O                 0.000          zero_flag_OBUF (zero_flag)
    ----------------------------------------
    Total                      9.048ns (1.617ns logic, 7.431ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'diff_lookup_1/res_diff_1_G'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              9.108ns (Levels of Logic = 9)
  Source:            diff_lookup_1/res_diff_1 (LATCH)
  Destination:       zero_flag (PAD)
  Source Clock:      diff_lookup_1/res_diff_1_G falling

  Data Path: diff_lookup_1/res_diff_1 to zero_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.776  diff_lookup_1/res_diff_1 (diff_lookup_1/res_diff_1)
     LUT6:I2->O            2   0.124   0.782  Mmux_result244 (result_1_OBUF)
     LUT6:I2->O            1   0.124   0.919  zero_flag1 (zero_flag1)
     LUT6:I1->O            1   0.124   0.919  zero_flag2 (zero_flag2)
     LUT6:I1->O            1   0.124   0.919  zero_flag3 (zero_flag3)
     LUT6:I1->O            1   0.124   0.919  zero_flag4 (zero_flag4)
     LUT6:I1->O            1   0.124   0.919  zero_flag5 (zero_flag5)
     LUT6:I1->O            1   0.124   0.939  zero_flag6 (zero_flag6)
     LUT6:I0->O            1   0.124   0.399  zero_flag7 (zero_flag_OBUF)
     OBUF:I->O                 0.000          zero_flag_OBUF (zero_flag)
    ----------------------------------------
    Total                      9.108ns (1.617ns logic, 7.491ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'diff_lookup_1/res_diff_0_G'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              9.031ns (Levels of Logic = 9)
  Source:            diff_lookup_1/res_diff_0 (LATCH)
  Destination:       zero_flag (PAD)
  Source Clock:      diff_lookup_1/res_diff_0_G falling

  Data Path: diff_lookup_1/res_diff_0 to zero_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.536  diff_lookup_1/res_diff_0 (diff_lookup_1/res_diff_0)
     LUT6:I4->O            2   0.124   0.945  Mmux_result25 (result_0_OBUF)
     LUT6:I0->O            1   0.124   0.919  zero_flag1 (zero_flag1)
     LUT6:I1->O            1   0.124   0.919  zero_flag2 (zero_flag2)
     LUT6:I1->O            1   0.124   0.919  zero_flag3 (zero_flag3)
     LUT6:I1->O            1   0.124   0.919  zero_flag4 (zero_flag4)
     LUT6:I1->O            1   0.124   0.919  zero_flag5 (zero_flag5)
     LUT6:I1->O            1   0.124   0.939  zero_flag6 (zero_flag6)
     LUT6:I0->O            1   0.124   0.399  zero_flag7 (zero_flag_OBUF)
     OBUF:I->O                 0.000          zero_flag_OBUF (zero_flag)
    ----------------------------------------
    Total                      9.031ns (1.617ns logic, 7.414ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'control_ALUop[4]_control_ALUop[4]_OR_1267_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            carry (LATCH)
  Destination:       carry (PAD)
  Source Clock:      control_ALUop[4]_control_ALUop[4]_OR_1267_o falling

  Data Path: carry to carry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.625   0.399  carry (carry_OBUF)
     OBUF:I->O                 0.000          carry_OBUF (carry)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 17683 / 34
-------------------------------------------------------------------------
Delay:               16.745ns (Levels of Logic = 23)
  Source:            input2<1> (PAD)
  Destination:       zero_flag (PAD)

  Data Path: input2<1> to zero_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   0.001   1.102  input2_1_IBUF (input2_1_IBUF)
     LUT6:I0->O            4   0.124   0.939  Mmux_in2_temp121 (in2_temp<1>)
     LUT5:I0->O            1   0.124   0.716  adder_1/cla_16bit_1/cla_1/G_4bit_block<3>4_SW0 (N50)
     LUT6:I3->O            4   0.124   0.441  adder_1/cla_16bit_1/cla_1/G_4bit_block<3>4 (adder_1/cla_16bit_1/G_array<0>)
     LUT5:I4->O            1   0.124   0.716  adder_1/cla_16bit_1/lcu_1/c_array<2><1>3_SW0 (N52)
     LUT6:I3->O            4   0.124   0.441  adder_1/cla_16bit_1/lcu_1/c_array<2><1>3 (adder_1/cla_16bit_1/carry<2>)
     LUT5:I4->O            1   0.124   0.716  adder_1/cla_16bit_1/lcu_1/c_array<3><2>3_SW0 (N54)
     LUT6:I3->O            3   0.124   0.933  adder_1/cla_16bit_1/lcu_1/c_array<3><2>3 (adder_1/cla_16bit_1/carry<3>)
     LUT5:I0->O            3   0.124   0.435  adder_1/cla_16bit_1/lcu_1/G_16bit_block<3>1111 (adder_1/cla_16bit_1/lcu_1/G_16bit_block<3>111)
     LUT4:I3->O            1   0.124   0.536  adder_1/cla_16bit_1/lcu_1/G_16bit_block<3>3_SW0 (N58)
     LUT5:I3->O            4   0.124   0.736  adder_1/cla_16bit_1/lcu_1/G_16bit_block<3>3 (adder_1/carry_16bit)
     LUT5:I2->O            3   0.124   0.933  adder_1/cla_16bit_2/lcu_1/c_array<1>4 (adder_1/cla_16bit_2/carry<1>)
     LUT5:I0->O            3   0.124   0.435  adder_1/cla_16bit_2/lcu_1/c_array<2><1>1111 (adder_1/cla_16bit_2/lcu_1/c_array<2><1>111)
     LUT4:I3->O            1   0.124   0.536  adder_1/cla_16bit_2/lcu_1/c_array<2><1>3_SW0 (N60)
     LUT5:I3->O            3   0.124   0.933  adder_1/cla_16bit_2/lcu_1/c_array<2><1>3 (adder_1/cla_16bit_2/carry<2>)
     LUT5:I0->O            3   0.124   0.435  adder_1/cla_16bit_2/lcu_1/c_array<3><2>1111 (adder_1/cla_16bit_2/lcu_1/c_array<3><2>111)
     LUT4:I3->O            1   0.124   0.536  adder_1/cla_16bit_2/lcu_1/c_array<3><2>3_SW0 (N62)
     LUT5:I3->O            3   0.124   0.435  adder_1/cla_16bit_2/lcu_1/c_array<3><2>3 (adder_1/cla_16bit_2/carry<3>)
     LUT6:I5->O            1   0.124   0.421  Mmux_result444 (Mmux_result443)
     LUT2:I1->O            2   0.124   0.427  Mmux_result445 (result_29_OBUF)
     LUT6:I5->O            1   0.124   0.939  zero_flag6 (zero_flag6)
     LUT6:I0->O            1   0.124   0.399  zero_flag7 (zero_flag_OBUF)
     OBUF:I->O                 0.000          zero_flag_OBUF (zero_flag)
    ----------------------------------------
    Total                     16.745ns (2.605ns logic, 14.140ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.26 secs
 
--> 


Total memory usage is 482888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :    6 (   0 filtered)

