<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonSubtarget.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonSubtarget.cpp.html'>HexagonSubtarget.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonSubtarget.cpp - Hexagon Subtarget Information ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the Hexagon specific subclass of TargetSubtarget.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="Hexagon.h.html">"Hexagon.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCTargetDesc/HexagonMCTargetDesc.h.html">"MCTargetDesc/HexagonMCTargetDesc.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html">"llvm/CodeGen/ScheduleDAGInstrs.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hexagon-subtarget"</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_CTOR" data-ref="_M/GET_SUBTARGETINFO_CTOR">GET_SUBTARGETINFO_CTOR</dfn></u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_TARGET_DESC" data-ref="_M/GET_SUBTARGETINFO_TARGET_DESC">GET_SUBTARGETINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="39">39</th><td><u>#include <span class='error' title="&apos;HexagonGenSubtargetInfo.inc&apos; file not found">"HexagonGenSubtargetInfo.inc"</span></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableBSBSched" title='EnableBSBSched' data-type='cl::opt&lt;bool&gt;' data-ref="EnableBSBSched">EnableBSBSched</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-bsb-sched"</q>,</td></tr>
<tr><th id="43">43</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableTCLatencySched" title='EnableTCLatencySched' data-type='cl::opt&lt;bool&gt;' data-ref="EnableTCLatencySched">EnableTCLatencySched</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-tc-latency-sched"</q>,</td></tr>
<tr><th id="46">46</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableDotCurSched" title='EnableDotCurSched' data-type='cl::opt&lt;bool&gt;' data-ref="EnableDotCurSched">EnableDotCurSched</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-cur-sched"</q>,</td></tr>
<tr><th id="49">49</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="50">50</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable the scheduler to generate .cur"</q>));</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableHexagonMISched" title='DisableHexagonMISched' data-type='cl::opt&lt;bool&gt;' data-ref="DisableHexagonMISched">DisableHexagonMISched</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-hexagon-misched"</q>,</td></tr>
<tr><th id="53">53</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="54">54</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable Hexagon MI Scheduling"</q>));</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSubregLiveness" title='EnableSubregLiveness' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSubregLiveness">EnableSubregLiveness</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-subreg-liveness"</q>,</td></tr>
<tr><th id="57">57</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="58">58</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable subregister liveness tracking for Hexagon"</q>));</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="OverrideLongCalls" title='OverrideLongCalls' data-type='cl::opt&lt;bool&gt;' data-ref="OverrideLongCalls">OverrideLongCalls</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-long-calls"</q>,</td></tr>
<tr><th id="61">61</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="62">62</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"If present, forces/disables the use of long calls"</q>));</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnablePredicatedCalls" title='EnablePredicatedCalls' data-type='cl::opt&lt;bool&gt;' data-ref="EnablePredicatedCalls">EnablePredicatedCalls</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-pred-calls"</q>,</td></tr>
<tr><th id="65">65</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="66">66</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Consider calls to be predicable"</q>));</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="SchedPredsCloser" title='SchedPredsCloser' data-type='cl::opt&lt;bool&gt;' data-ref="SchedPredsCloser">SchedPredsCloser</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"sched-preds-closer"</q>,</td></tr>
<tr><th id="69">69</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="SchedRetvalOptimization" title='SchedRetvalOptimization' data-type='cl::opt&lt;bool&gt;' data-ref="SchedRetvalOptimization">SchedRetvalOptimization</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"sched-retval-optimization"</q>,</td></tr>
<tr><th id="72">72</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableCheckBankConflict" title='EnableCheckBankConflict' data-type='cl::opt&lt;bool&gt;' data-ref="EnableCheckBankConflict">EnableCheckBankConflict</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-check-bank-conflict"</q>,</td></tr>
<tr><th id="75">75</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="76">76</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable checking for cache bank conflicts"</q>));</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZN4llvm16HexagonSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_13TargetMachineE" title='llvm::HexagonSubtarget::HexagonSubtarget' data-ref="_ZN4llvm16HexagonSubtargetC1ERKNS_6TripleENS_9StringRefES4_RKNS_13TargetMachineE">HexagonSubtarget</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col1 decl" id="1TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1TT">TT</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="2CPU" title='CPU' data-type='llvm::StringRef' data-ref="2CPU">CPU</dfn>,</td></tr>
<tr><th id="80">80</th><td>                                   <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col3 decl" id="3FS" title='FS' data-type='llvm::StringRef' data-ref="3FS">FS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col4 decl" id="4TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="4TM">TM</dfn>)</td></tr>
<tr><th id="81">81</th><td>    : <span class='error' title="member initializer &apos;HexagonGenSubtargetInfo&apos; does not name a non-static data member or base class">HexagonGenSubtargetInfo</span>(TT, CPU, FS), <a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::OptLevel" title='llvm::HexagonSubtarget::OptLevel' data-ref="llvm::HexagonSubtarget::OptLevel">OptLevel</a>(<a class="local col4 ref" href="#4TM" title='TM' data-ref="4TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>()),</td></tr>
<tr><th id="82">82</th><td>      <a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::CPUString" title='llvm::HexagonSubtarget::CPUString' data-ref="llvm::HexagonSubtarget::CPUString">CPUString</a><a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><span class="namespace">Hexagon_MC::</span><a class="ref" href="MCTargetDesc/HexagonMCTargetDesc.h.html#_ZN4llvm10Hexagon_MC16selectHexagonCPUENS_9StringRefE" title='llvm::Hexagon_MC::selectHexagonCPU' data-ref="_ZN4llvm10Hexagon_MC16selectHexagonCPUENS_9StringRefE">selectHexagonCPU</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#2CPU" title='CPU' data-ref="2CPU">CPU</a>)),</td></tr>
<tr><th id="83">83</th><td>      InstrInfo(initializeSubtargetDependencies(CPU, FS)),</td></tr>
<tr><th id="84">84</th><td>      RegInfo(<span class='error' title="use of undeclared identifier &apos;getHwMode&apos;">getHwMode</span>()), <a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::TLInfo" title='llvm::HexagonSubtarget::TLInfo' data-ref="llvm::HexagonSubtarget::TLInfo">TLInfo</a><a class="ref" href="HexagonISelLowering.h.html#_ZN4llvm21HexagonTargetLoweringC1ERKNS_13TargetMachineERKNS_16HexagonSubtargetE" title='llvm::HexagonTargetLowering::HexagonTargetLowering' data-ref="_ZN4llvm21HexagonTargetLoweringC1ERKNS_13TargetMachineERKNS_16HexagonSubtargetE">(</a><a class="local col4 ref" href="#4TM" title='TM' data-ref="4TM">TM</a>, *<b>this</b>),</td></tr>
<tr><th id="85">85</th><td>      InstrItins(<span class='error' title="use of undeclared identifier &apos;getInstrItineraryForCPU&apos;">getInstrItineraryForCPU</span>(CPUString)) {</td></tr>
<tr><th id="86">86</th><td>  <i>// Beware of the default constructor of InstrItineraryData: it will</i></td></tr>
<tr><th id="87">87</th><td><i>  // reset all members to 0.</i></td></tr>
<tr><th id="88">88</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (InstrItins.Itineraries != nullptr &amp;&amp; &quot;InstrItins not initialized&quot;) ? void (0) : __assert_fail (&quot;InstrItins.Itineraries != nullptr &amp;&amp; \&quot;InstrItins not initialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp&quot;, 88, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::InstrItins" title='llvm::HexagonSubtarget::InstrItins' data-ref="llvm::HexagonSubtarget::InstrItins">InstrItins</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData::Itineraries" title='llvm::InstrItineraryData::Itineraries' data-ref="llvm::InstrItineraryData::Itineraries">Itineraries</a> != <b>nullptr</b> &amp;&amp; <q>"InstrItins not initialized"</q>);</td></tr>
<tr><th id="89">89</th><td>}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a> &amp;</td></tr>
<tr><th id="92">92</th><td><a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZN4llvm16HexagonSubtarget31initializeSubtargetDependenciesENS_9StringRefES1_" title='llvm::HexagonSubtarget::initializeSubtargetDependencies' data-ref="_ZN4llvm16HexagonSubtarget31initializeSubtargetDependenciesENS_9StringRefES1_">initializeSubtargetDependencies</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="5CPU" title='CPU' data-type='llvm::StringRef' data-ref="5CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="6FS" title='FS' data-type='llvm::StringRef' data-ref="6FS">FS</dfn>) {</td></tr>
<tr><th id="93">93</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <span class="namespace">Hexagon::</span><a class="type" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum" title='llvm::Hexagon::ArchEnum' data-ref="llvm::Hexagon::ArchEnum">ArchEnum</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1ESt16initializer_listISt4pairIKT_T0_EERKT1_RKT2_" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1ESt16initializer_listISt4pairIKT_T0_EERKT1_RKT2_"></a><dfn class="local col7 decl" id="7CpuTable" title='CpuTable' data-type='std::map&lt;StringRef, Hexagon::ArchEnum&gt;' data-ref="7CpuTable">CpuTable</dfn>{</td></tr>
<tr><th id="94">94</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><q>"generic"</q>, <span class="namespace">Hexagon::</span><a class="type" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum" title='llvm::Hexagon::ArchEnum' data-ref="llvm::Hexagon::ArchEnum">ArchEnum</a>::<a class="enum" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum::V60" title='llvm::Hexagon::ArchEnum::V60' data-ref="llvm::Hexagon::ArchEnum::V60">V60</a>},</td></tr>
<tr><th id="95">95</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><q>"hexagonv5"</q>, <span class="namespace">Hexagon::</span><a class="type" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum" title='llvm::Hexagon::ArchEnum' data-ref="llvm::Hexagon::ArchEnum">ArchEnum</a>::<a class="enum" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum::V5" title='llvm::Hexagon::ArchEnum::V5' data-ref="llvm::Hexagon::ArchEnum::V5">V5</a>},</td></tr>
<tr><th id="96">96</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><q>"hexagonv55"</q>, <span class="namespace">Hexagon::</span><a class="type" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum" title='llvm::Hexagon::ArchEnum' data-ref="llvm::Hexagon::ArchEnum">ArchEnum</a>::<a class="enum" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum::V55" title='llvm::Hexagon::ArchEnum::V55' data-ref="llvm::Hexagon::ArchEnum::V55">V55</a>},</td></tr>
<tr><th id="97">97</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><q>"hexagonv60"</q>, <span class="namespace">Hexagon::</span><a class="type" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum" title='llvm::Hexagon::ArchEnum' data-ref="llvm::Hexagon::ArchEnum">ArchEnum</a>::<a class="enum" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum::V60" title='llvm::Hexagon::ArchEnum::V60' data-ref="llvm::Hexagon::ArchEnum::V60">V60</a>},</td></tr>
<tr><th id="98">98</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><q>"hexagonv62"</q>, <span class="namespace">Hexagon::</span><a class="type" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum" title='llvm::Hexagon::ArchEnum' data-ref="llvm::Hexagon::ArchEnum">ArchEnum</a>::<a class="enum" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum::V62" title='llvm::Hexagon::ArchEnum::V62' data-ref="llvm::Hexagon::ArchEnum::V62">V62</a>},</td></tr>
<tr><th id="99">99</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><q>"hexagonv65"</q>, <span class="namespace">Hexagon::</span><a class="type" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum" title='llvm::Hexagon::ArchEnum' data-ref="llvm::Hexagon::ArchEnum">ArchEnum</a>::<a class="enum" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum::V65" title='llvm::Hexagon::ArchEnum::V65' data-ref="llvm::Hexagon::ArchEnum::V65">V65</a>},</td></tr>
<tr><th id="100">100</th><td>      <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">{</a><q>"hexagonv66"</q>, <span class="namespace">Hexagon::</span><a class="type" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum" title='llvm::Hexagon::ArchEnum' data-ref="llvm::Hexagon::ArchEnum">ArchEnum</a>::<a class="enum" href="HexagonDepArch.h.html#llvm::Hexagon::ArchEnum::V66" title='llvm::Hexagon::ArchEnum::V66' data-ref="llvm::Hexagon::ArchEnum::V66">V66</a>},</td></tr>
<tr><th id="101">101</th><td>  };</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <em>auto</em> <dfn class="local col8 decl" id="8FoundIt" title='FoundIt' data-type='std::_Rb_tree_iterator&lt;std::pair&lt;const llvm::StringRef, llvm::Hexagon::ArchEnum&gt; &gt;' data-ref="8FoundIt">FoundIt</dfn> = <a class="local col7 ref" href="#7CpuTable" title='CpuTable' data-ref="7CpuTable">CpuTable</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::CPUString" title='llvm::HexagonSubtarget::CPUString' data-ref="llvm::HexagonSubtarget::CPUString">CPUString</a>);</td></tr>
<tr><th id="104">104</th><td>  <b>if</b> (<a class="local col8 ref" href="#8FoundIt" title='FoundIt' data-ref="8FoundIt">FoundIt</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col7 ref" href="#7CpuTable" title='CpuTable' data-ref="7CpuTable">CpuTable</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="105">105</th><td>    <a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::HexagonArchVersion" title='llvm::HexagonSubtarget::HexagonArchVersion' data-ref="llvm::HexagonSubtarget::HexagonArchVersion">HexagonArchVersion</a> = <a class="local col8 ref" href="#8FoundIt" title='FoundIt' data-ref="8FoundIt">FoundIt</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::StringRef, llvm::Hexagon::ArchEnum&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="106">106</th><td>  <b>else</b></td></tr>
<tr><th id="107">107</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unrecognized Hexagon processor version&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp&quot;, 107)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognized Hexagon processor version"</q>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::UseHVX128BOps" title='llvm::HexagonSubtarget::UseHVX128BOps' data-ref="llvm::HexagonSubtarget::UseHVX128BOps">UseHVX128BOps</a> = <b>false</b>;</td></tr>
<tr><th id="110">110</th><td>  <a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::UseHVX64BOps" title='llvm::HexagonSubtarget::UseHVX64BOps' data-ref="llvm::HexagonSubtarget::UseHVX64BOps">UseHVX64BOps</a> = <b>false</b>;</td></tr>
<tr><th id="111">111</th><td>  <a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::UseLongCalls" title='llvm::HexagonSubtarget::UseLongCalls' data-ref="llvm::HexagonSubtarget::UseLongCalls">UseLongCalls</a> = <b>false</b>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::UseBSBScheduling" title='llvm::HexagonSubtarget::UseBSBScheduling' data-ref="llvm::HexagonSubtarget::UseBSBScheduling">UseBSBScheduling</a> = <a class="member" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9hasV60OpsEv" title='llvm::HexagonSubtarget::hasV60Ops' data-ref="_ZNK4llvm16HexagonSubtarget9hasV60OpsEv">hasV60Ops</a>() &amp;&amp; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableBSBSched" title='EnableBSBSched' data-use='m' data-ref="EnableBSBSched">EnableBSBSched</a>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <a class="member" href="HexagonSubtarget.h.html#_ZN4llvm16HexagonSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_" title='llvm::HexagonSubtarget::ParseSubtargetFeatures' data-ref="_ZN4llvm16HexagonSubtarget22ParseSubtargetFeaturesENS_9StringRefES1_">ParseSubtargetFeatures</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::CPUString" title='llvm::HexagonSubtarget::CPUString' data-ref="llvm::HexagonSubtarget::CPUString">CPUString</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#6FS" title='FS' data-ref="6FS">FS</a>);</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <b>if</b> (<a class="tu ref" href="#OverrideLongCalls" title='OverrideLongCalls' data-use='m' data-ref="OverrideLongCalls">OverrideLongCalls</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option11getPositionEv" title='llvm::cl::Option::getPosition' data-ref="_ZNK4llvm2cl6Option11getPositionEv">getPosition</a>())</td></tr>
<tr><th id="118">118</th><td>    <a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::UseLongCalls" title='llvm::HexagonSubtarget::UseLongCalls' data-ref="llvm::HexagonSubtarget::UseLongCalls">UseLongCalls</a> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OverrideLongCalls" title='OverrideLongCalls' data-use='m' data-ref="OverrideLongCalls">OverrideLongCalls</a>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../../../include/llvm/MC/SubtargetFeature.h.html#llvm::FeatureBitset" title='llvm::FeatureBitset' data-ref="llvm::FeatureBitset">FeatureBitset</a> <dfn class="local col9 decl" id="9Features" title='Features' data-type='llvm::FeatureBitset' data-ref="9Features">Features</dfn> = <span class='error' title="use of undeclared identifier &apos;getFeatureBits&apos;">getFeatureBits</span>();</td></tr>
<tr><th id="121">121</th><td>  <b>if</b> (HexagonDisableDuplex)</td></tr>
<tr><th id="122">122</th><td>    setFeatureBits(Features.set(Hexagon::<span class='error' title="no member named &apos;FeatureDuplex&apos; in namespace &apos;llvm::Hexagon&apos;">FeatureDuplex</span>, <b>false</b>));</td></tr>
<tr><th id="123">123</th><td>  <span class='error' title="use of undeclared identifier &apos;setFeatureBits&apos;">setFeatureBits</span>(Hexagon_MC::completeHVXFeatures(Features));</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>void</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::UsrOverflowMutation" title='llvm::HexagonSubtarget::UsrOverflowMutation' data-ref="llvm::HexagonSubtarget::UsrOverflowMutation">UsrOverflowMutation</a>::<dfn class="virtual decl def" id="_ZN4llvm16HexagonSubtarget19UsrOverflowMutation5applyEPNS_17ScheduleDAGInstrsE" title='llvm::HexagonSubtarget::UsrOverflowMutation::apply' data-ref="_ZN4llvm16HexagonSubtarget19UsrOverflowMutation5applyEPNS_17ScheduleDAGInstrsE">apply</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col0 decl" id="10DAG" title='DAG' data-type='llvm::ScheduleDAGInstrs *' data-ref="10DAG">DAG</dfn>) {</td></tr>
<tr><th id="129">129</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col1 decl" id="11SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="11SU">SU</dfn> : <a class="local col0 ref" href="#10DAG" title='DAG' data-ref="10DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="130">130</th><td>    <b>if</b> (!<a class="local col1 ref" href="#11SU" title='SU' data-ref="11SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7isInstrEv" title='llvm::SUnit::isInstr' data-ref="_ZNK4llvm5SUnit7isInstrEv">isInstr</a>())</td></tr>
<tr><th id="131">131</th><td>      <b>continue</b>;</td></tr>
<tr><th id="132">132</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="12Erase" title='Erase' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="12Erase">Erase</dfn>;</td></tr>
<tr><th id="133">133</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="13D" title='D' data-type='llvm::SDep &amp;' data-ref="13D">D</dfn> : <a class="local col1 ref" href="#11SU" title='SU' data-ref="11SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="134">134</th><td>      <b>if</b> (D.getKind() == SDep::Output &amp;&amp; D.getReg() == Hexagon::<span class='error' title="no member named &apos;USR_OVF&apos; in namespace &apos;llvm::Hexagon&apos;">USR_OVF</span>)</td></tr>
<tr><th id="135">135</th><td>        <a class="local col2 ref" href="#12Erase" title='Erase' data-ref="12Erase">Erase</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#13D" title='D' data-ref="13D">D</a>);</td></tr>
<tr><th id="136">136</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="14E" title='E' data-type='llvm::SDep &amp;' data-ref="14E">E</dfn> : <a class="local col2 ref" href="#12Erase" title='Erase' data-ref="12Erase">Erase</a>)</td></tr>
<tr><th id="137">137</th><td>      <a class="local col1 ref" href="#11SU" title='SU' data-ref="11SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit10removePredERKNS_4SDepE" title='llvm::SUnit::removePred' data-ref="_ZN4llvm5SUnit10removePredERKNS_4SDepE">removePred</a>(<a class="local col4 ref" href="#14E" title='E' data-ref="14E">E</a>);</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><em>void</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::HVXMemLatencyMutation" title='llvm::HexagonSubtarget::HVXMemLatencyMutation' data-ref="llvm::HexagonSubtarget::HVXMemLatencyMutation">HVXMemLatencyMutation</a>::<dfn class="virtual decl def" id="_ZN4llvm16HexagonSubtarget21HVXMemLatencyMutation5applyEPNS_17ScheduleDAGInstrsE" title='llvm::HexagonSubtarget::HVXMemLatencyMutation::apply' data-ref="_ZN4llvm16HexagonSubtarget21HVXMemLatencyMutation5applyEPNS_17ScheduleDAGInstrsE">apply</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col5 decl" id="15DAG" title='DAG' data-type='llvm::ScheduleDAGInstrs *' data-ref="15DAG">DAG</dfn>) {</td></tr>
<tr><th id="142">142</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col6 decl" id="16SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="16SU">SU</dfn> : <a class="local col5 ref" href="#15DAG" title='DAG' data-ref="15DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>) {</td></tr>
<tr><th id="143">143</th><td>    <i>// Update the latency of chain edges between v60 vector load or store</i></td></tr>
<tr><th id="144">144</th><td><i>    // instructions to be 1. These instruction cannot be scheduled in the</i></td></tr>
<tr><th id="145">145</th><td><i>    // same packet.</i></td></tr>
<tr><th id="146">146</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI1" title='MI1' data-type='llvm::MachineInstr &amp;' data-ref="17MI1">MI1</dfn> = *<a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="147">147</th><td>    <em>auto</em> *<dfn class="local col8 decl" id="18QII" title='QII' data-type='auto *' data-ref="18QII">QII</dfn> = <span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::HexagonInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> HexagonInstrInfo*&gt;(DAG-&gt;TII);</td></tr>
<tr><th id="148">148</th><td>    <em>bool</em> <dfn class="local col9 decl" id="19IsStoreMI1" title='IsStoreMI1' data-type='bool' data-ref="19IsStoreMI1">IsStoreMI1</dfn> = <a class="local col7 ref" href="#17MI1" title='MI1' data-ref="17MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="149">149</th><td>    <em>bool</em> <dfn class="local col0 decl" id="20IsLoadMI1" title='IsLoadMI1' data-type='bool' data-ref="20IsLoadMI1">IsLoadMI1</dfn> = <a class="local col7 ref" href="#17MI1" title='MI1' data-ref="17MI1">MI1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>();</td></tr>
<tr><th id="150">150</th><td>    <b>if</b> (!QII-&gt;isHVXVec(MI1) || !(IsStoreMI1 || IsLoadMI1))</td></tr>
<tr><th id="151">151</th><td>      <b>continue</b>;</td></tr>
<tr><th id="152">152</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="21SI" title='SI' data-type='llvm::SDep &amp;' data-ref="21SI">SI</dfn> : <a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="153">153</th><td>      <b>if</b> (<a class="local col1 ref" href="#21SI" title='SI' data-ref="21SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a> || <a class="local col1 ref" href="#21SI" title='SI' data-ref="21SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() != <var>0</var>)</td></tr>
<tr><th id="154">154</th><td>        <b>continue</b>;</td></tr>
<tr><th id="155">155</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI2" title='MI2' data-type='llvm::MachineInstr &amp;' data-ref="22MI2">MI2</dfn> = *<a class="local col1 ref" href="#21SI" title='SI' data-ref="21SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="156">156</th><td>      <b>if</b> (!QII-&gt;isHVXVec(MI2))</td></tr>
<tr><th id="157">157</th><td>        <b>continue</b>;</td></tr>
<tr><th id="158">158</th><td>      <b>if</b> ((<a class="local col9 ref" href="#19IsStoreMI1" title='IsStoreMI1' data-ref="19IsStoreMI1">IsStoreMI1</a> &amp;&amp; <a class="local col2 ref" href="#22MI2" title='MI2' data-ref="22MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) || (<a class="local col0 ref" href="#20IsLoadMI1" title='IsLoadMI1' data-ref="20IsLoadMI1">IsLoadMI1</a> &amp;&amp; <a class="local col2 ref" href="#22MI2" title='MI2' data-ref="22MI2">MI2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())) {</td></tr>
<tr><th id="159">159</th><td>        <a class="local col1 ref" href="#21SI" title='SI' data-ref="21SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>1</var>);</td></tr>
<tr><th id="160">160</th><td>        <a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit14setHeightDirtyEv" title='llvm::SUnit::setHeightDirty' data-ref="_ZN4llvm5SUnit14setHeightDirtyEv">setHeightDirty</a>();</td></tr>
<tr><th id="161">161</th><td>        <i>// Change the dependence in the opposite direction too.</i></td></tr>
<tr><th id="162">162</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="23PI" title='PI' data-type='llvm::SDep &amp;' data-ref="23PI">PI</dfn> : <a class="local col1 ref" href="#21SI" title='SI' data-ref="21SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="163">163</th><td>          <b>if</b> (<a class="local col3 ref" href="#23PI" title='PI' data-ref="23PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != &amp;<a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a> || <a class="local col3 ref" href="#23PI" title='PI' data-ref="23PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep7getKindEv" title='llvm::SDep::getKind' data-ref="_ZNK4llvm4SDep7getKindEv">getKind</a>() != <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Order" title='llvm::SDep::Kind::Order' data-ref="llvm::SDep::Kind::Order">Order</a>)</td></tr>
<tr><th id="164">164</th><td>            <b>continue</b>;</td></tr>
<tr><th id="165">165</th><td>          <a class="local col3 ref" href="#23PI" title='PI' data-ref="23PI">PI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>1</var>);</td></tr>
<tr><th id="166">166</th><td>          <a class="local col1 ref" href="#21SI" title='SI' data-ref="21SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit13setDepthDirtyEv" title='llvm::SUnit::setDepthDirty' data-ref="_ZN4llvm5SUnit13setDepthDirtyEv">setDepthDirty</a>();</td></tr>
<tr><th id="167">167</th><td>        }</td></tr>
<tr><th id="168">168</th><td>      }</td></tr>
<tr><th id="169">169</th><td>    }</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td>}</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>// Check if a call and subsequent A2_tfrpi instructions should maintain</i></td></tr>
<tr><th id="174">174</th><td><i>// scheduling affinity. We are looking for the TFRI to be consumed in</i></td></tr>
<tr><th id="175">175</th><td><i>// the next instruction. This should help reduce the instances of</i></td></tr>
<tr><th id="176">176</th><td><i>// double register pairs being allocated and scheduled before a call</i></td></tr>
<tr><th id="177">177</th><td><i>// when not used until after the call. This situation is exacerbated</i></td></tr>
<tr><th id="178">178</th><td><i>// by the fact that we allocate the pair from the callee saves list,</i></td></tr>
<tr><th id="179">179</th><td><i>// leading to excess spills and restores.</i></td></tr>
<tr><th id="180">180</th><td><em>bool</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::CallMutation" title='llvm::HexagonSubtarget::CallMutation' data-ref="llvm::HexagonSubtarget::CallMutation">CallMutation</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget12CallMutation18shouldTFRICallBindERKNS_16HexagonInstrInfoERKNS_5SUnitES7_" title='llvm::HexagonSubtarget::CallMutation::shouldTFRICallBind' data-ref="_ZNK4llvm16HexagonSubtarget12CallMutation18shouldTFRICallBindERKNS_16HexagonInstrInfoERKNS_5SUnitES7_">shouldTFRICallBind</dfn>(</td></tr>
<tr><th id="181">181</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col4 decl" id="24HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="24HII">HII</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col5 decl" id="25Inst1" title='Inst1' data-type='const llvm::SUnit &amp;' data-ref="25Inst1">Inst1</dfn>,</td></tr>
<tr><th id="182">182</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col6 decl" id="26Inst2" title='Inst2' data-type='const llvm::SUnit &amp;' data-ref="26Inst2">Inst2</dfn>) <em>const</em> {</td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (Inst1.getInstr()-&gt;getOpcode() != Hexagon::<span class='error' title="no member named &apos;A2_tfrpi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrpi</span>)</td></tr>
<tr><th id="184">184</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i>// TypeXTYPE are 64 bit operations.</i></td></tr>
<tr><th id="187">187</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="27Type" title='Type' data-type='unsigned int' data-ref="27Type">Type</dfn> = <a class="local col4 ref" href="#24HII" title='HII' data-ref="24HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getType' data-ref="_ZNK4llvm16HexagonInstrInfo7getTypeERKNS_12MachineInstrE">getType</a>(*<a class="local col6 ref" href="#26Inst2" title='Inst2' data-ref="26Inst2">Inst2</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="188">188</th><td>  <b>return</b> <a class="local col7 ref" href="#27Type" title='Type' data-ref="27Type">Type</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonDepITypes.h.html#llvm::HexagonII::Type::TypeS_2op" title='llvm::HexagonII::Type::TypeS_2op' data-ref="llvm::HexagonII::Type::TypeS_2op">TypeS_2op</a> || <a class="local col7 ref" href="#27Type" title='Type' data-ref="27Type">Type</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonDepITypes.h.html#llvm::HexagonII::Type::TypeS_3op" title='llvm::HexagonII::Type::TypeS_3op' data-ref="llvm::HexagonII::Type::TypeS_3op">TypeS_3op</a> ||</td></tr>
<tr><th id="189">189</th><td>         <a class="local col7 ref" href="#27Type" title='Type' data-ref="27Type">Type</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonDepITypes.h.html#llvm::HexagonII::Type::TypeALU64" title='llvm::HexagonII::Type::TypeALU64' data-ref="llvm::HexagonII::Type::TypeALU64">TypeALU64</a> || <a class="local col7 ref" href="#27Type" title='Type' data-ref="27Type">Type</a> == <span class="namespace">HexagonII::</span><a class="enum" href="HexagonDepITypes.h.html#llvm::HexagonII::Type::TypeM" title='llvm::HexagonII::Type::TypeM' data-ref="llvm::HexagonII::Type::TypeM">TypeM</a>;</td></tr>
<tr><th id="190">190</th><td>}</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><em>void</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::CallMutation" title='llvm::HexagonSubtarget::CallMutation' data-ref="llvm::HexagonSubtarget::CallMutation">CallMutation</a>::<dfn class="virtual decl def" id="_ZN4llvm16HexagonSubtarget12CallMutation5applyEPNS_17ScheduleDAGInstrsE" title='llvm::HexagonSubtarget::CallMutation::apply' data-ref="_ZN4llvm16HexagonSubtarget12CallMutation5applyEPNS_17ScheduleDAGInstrsE">apply</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col8 decl" id="28DAGInstrs" title='DAGInstrs' data-type='llvm::ScheduleDAGInstrs *' data-ref="28DAGInstrs">DAGInstrs</dfn>) {</td></tr>
<tr><th id="193">193</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col9 decl" id="29DAG" title='DAG' data-type='llvm::ScheduleDAGMI *' data-ref="29DAG">DAG</dfn> = <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a>*&gt;(<a class="local col8 ref" href="#28DAGInstrs" title='DAGInstrs' data-ref="28DAGInstrs">DAGInstrs</a>);</td></tr>
<tr><th id="194">194</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col0 decl" id="30LastSequentialCall" title='LastSequentialCall' data-type='llvm::SUnit *' data-ref="30LastSequentialCall">LastSequentialCall</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="195">195</th><td>  <i>// Map from virtual register to physical register from the copy.</i></td></tr>
<tr><th id="196">196</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col1 decl" id="31VRegHoldingReg" title='VRegHoldingReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="31VRegHoldingReg">VRegHoldingReg</dfn>;</td></tr>
<tr><th id="197">197</th><td>  <i>// Map from the physical register to the instruction that uses virtual</i></td></tr>
<tr><th id="198">198</th><td><i>  // register. This is used to create the barrier edge.</i></td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col2 decl" id="32LastVRegUse" title='LastVRegUse' data-type='DenseMap&lt;unsigned int, llvm::SUnit *&gt;' data-ref="32LastVRegUse">LastVRegUse</dfn>;</td></tr>
<tr><th id="200">200</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="33TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="33TRI">TRI</dfn> = *<a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="201">201</th><td>  <em>auto</em> &amp;<dfn class="local col4 decl" id="34HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="34HII">HII</dfn> = *<a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i>// Currently we only catch the situation when compare gets scheduled</i></td></tr>
<tr><th id="204">204</th><td><i>  // before preceding call.</i></td></tr>
<tr><th id="205">205</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="35su" title='su' data-type='unsigned int' data-ref="35su">su</dfn> = <var>0</var>, <dfn class="local col6 decl" id="36e" title='e' data-type='unsigned int' data-ref="36e">e</dfn> = <a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a> != <a class="local col6 ref" href="#36e" title='e' data-ref="36e">e</a>; ++<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>) {</td></tr>
<tr><th id="206">206</th><td>    <i>// Remember the call.</i></td></tr>
<tr><th id="207">207</th><td>    <b>if</b> (<a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="208">208</th><td>      <a class="local col0 ref" href="#30LastSequentialCall" title='LastSequentialCall' data-ref="30LastSequentialCall">LastSequentialCall</a> = &amp;<a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>]</a>;</td></tr>
<tr><th id="209">209</th><td>    <i>// Look for a compare that defines a predicate.</i></td></tr>
<tr><th id="210">210</th><td>    <b>else</b> <b>if</b> (<a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE" title='llvm::MachineInstr::isCompare' data-ref="_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE">isCompare</a>() &amp;&amp; <a class="local col0 ref" href="#30LastSequentialCall" title='LastSequentialCall' data-ref="30LastSequentialCall">LastSequentialCall</a>)</td></tr>
<tr><th id="211">211</th><td>      <a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE" title='llvm::ScheduleDAGInstrs::addEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE">addEdge</a>(&amp;<a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>]</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col0 ref" href="#30LastSequentialCall" title='LastSequentialCall' data-ref="30LastSequentialCall">LastSequentialCall</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>));</td></tr>
<tr><th id="212">212</th><td>    <i>// Look for call and tfri* instructions.</i></td></tr>
<tr><th id="213">213</th><td>    <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SchedPredsCloser" title='SchedPredsCloser' data-use='m' data-ref="SchedPredsCloser">SchedPredsCloser</a> &amp;&amp; <a class="local col0 ref" href="#30LastSequentialCall" title='LastSequentialCall' data-ref="30LastSequentialCall">LastSequentialCall</a> &amp;&amp; <a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a> &gt; <var>1</var> &amp;&amp; <a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a> &lt; <a class="local col6 ref" href="#36e" title='e' data-ref="36e">e</a>-<var>1</var> &amp;&amp;</td></tr>
<tr><th id="214">214</th><td>             <a class="member" href="#_ZNK4llvm16HexagonSubtarget12CallMutation18shouldTFRICallBindERKNS_16HexagonInstrInfoERKNS_5SUnitES7_" title='llvm::HexagonSubtarget::CallMutation::shouldTFRICallBind' data-ref="_ZNK4llvm16HexagonSubtarget12CallMutation18shouldTFRICallBindERKNS_16HexagonInstrInfoERKNS_5SUnitES7_">shouldTFRICallBind</a>(<a class="local col4 ref" href="#34HII" title='HII' data-ref="34HII">HII</a>, <a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>]</a>, <a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>+<var>1</var>]</a>))</td></tr>
<tr><th id="215">215</th><td>      <a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE" title='llvm::ScheduleDAGInstrs::addEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE">addEdge</a>(&amp;<a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>]</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a>&amp;<a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>-<var>1</var>]</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>));</td></tr>
<tr><th id="216">216</th><td>    <i>// Prevent redundant register copies due to reads and writes of physical</i></td></tr>
<tr><th id="217">217</th><td><i>    // registers. The original motivation for this was the code generated</i></td></tr>
<tr><th id="218">218</th><td><i>    // between two calls, which are caused both the return value and the</i></td></tr>
<tr><th id="219">219</th><td><i>    // argument for the next call being in %r0.</i></td></tr>
<tr><th id="220">220</th><td><i>    // Example:</i></td></tr>
<tr><th id="221">221</th><td><i>    //   1: &lt;call1&gt;</i></td></tr>
<tr><th id="222">222</th><td><i>    //   2: %vreg = COPY %r0</i></td></tr>
<tr><th id="223">223</th><td><i>    //   3: &lt;use of %vreg&gt;</i></td></tr>
<tr><th id="224">224</th><td><i>    //   4: %r0 = ...</i></td></tr>
<tr><th id="225">225</th><td><i>    //   5: &lt;call2&gt;</i></td></tr>
<tr><th id="226">226</th><td><i>    // The scheduler would often swap 3 and 4, so an additional register is</i></td></tr>
<tr><th id="227">227</th><td><i>    // needed. This code inserts a Barrier dependence between 3 &amp; 4 to prevent</i></td></tr>
<tr><th id="228">228</th><td><i>    // this.</i></td></tr>
<tr><th id="229">229</th><td><i>    // The code below checks for all the physical registers, not just R0/D0/V0.</i></td></tr>
<tr><th id="230">230</th><td>    <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SchedRetvalOptimization" title='SchedRetvalOptimization' data-use='m' data-ref="SchedRetvalOptimization">SchedRetvalOptimization</a>) {</td></tr>
<tr><th id="231">231</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="37MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="37MI">MI</dfn> = <a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="232">232</th><td>      <b>if</b> (<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp;</td></tr>
<tr><th id="233">233</th><td>          <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="234">234</th><td>        <i>// %vregX = COPY %r0</i></td></tr>
<tr><th id="235">235</th><td>        <a class="local col1 ref" href="#31VRegHoldingReg" title='VRegHoldingReg' data-ref="31VRegHoldingReg">VRegHoldingReg</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a> = <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="236">236</th><td>        <a class="local col2 ref" href="#32LastVRegUse" title='LastVRegUse' data-ref="32LastVRegUse">LastVRegUse</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="237">237</th><td>      } <b>else</b> {</td></tr>
<tr><th id="238">238</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="38i" title='i' data-type='unsigned int' data-ref="38i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="39e" title='e' data-type='unsigned int' data-ref="39e">e</dfn> = <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a> != <a class="local col9 ref" href="#39e" title='e' data-ref="39e">e</a>; ++<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>) {</td></tr>
<tr><th id="239">239</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="40MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="40MO">MO</dfn> = <a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#38i" title='i' data-ref="38i">i</a>);</td></tr>
<tr><th id="240">240</th><td>          <b>if</b> (!<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="241">241</th><td>            <b>continue</b>;</td></tr>
<tr><th id="242">242</th><td>          <b>if</b> (<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; !<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp;</td></tr>
<tr><th id="243">243</th><td>              <a class="local col1 ref" href="#31VRegHoldingReg" title='VRegHoldingReg' data-ref="31VRegHoldingReg">VRegHoldingReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="244">244</th><td>            <i>// &lt;use of %vregX&gt;</i></td></tr>
<tr><th id="245">245</th><td>            <a class="local col2 ref" href="#32LastVRegUse" title='LastVRegUse' data-ref="32LastVRegUse">LastVRegUse</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#31VRegHoldingReg" title='VRegHoldingReg' data-ref="31VRegHoldingReg">VRegHoldingReg</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a>]</a> = &amp;<a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>]</a>;</td></tr>
<tr><th id="246">246</th><td>          } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="247">247</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="248">248</th><td>            <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col1 decl" id="41AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="41AI">AI</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), &amp;<a class="local col3 ref" href="#33TRI" title='TRI' data-ref="33TRI">TRI</a>, <b>true</b>); <a class="local col1 ref" href="#41AI" title='AI' data-ref="41AI">AI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="249">249</th><td>                 <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col1 ref" href="#41AI" title='AI' data-ref="41AI">AI</a>) {</td></tr>
<tr><th id="250">250</th><td>              <b>if</b> (<a class="local col2 ref" href="#32LastVRegUse" title='LastVRegUse' data-ref="32LastVRegUse">LastVRegUse</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#41AI" title='AI' data-ref="41AI">AI</a>) &amp;&amp;</td></tr>
<tr><th id="251">251</th><td>                  <a class="local col2 ref" href="#32LastVRegUse" title='LastVRegUse' data-ref="32LastVRegUse">LastVRegUse</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#41AI" title='AI' data-ref="41AI">AI</a>]</a> != &amp;<a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>]</a>)</td></tr>
<tr><th id="252">252</th><td>                <i>// %r0 = ...</i></td></tr>
<tr><th id="253">253</th><td>                <a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE" title='llvm::ScheduleDAGInstrs::addEdge' data-ref="_ZN4llvm17ScheduleDAGInstrs7addEdgeEPNS_5SUnitERKNS_4SDepE">addEdge</a>(&amp;<a class="local col9 ref" href="#29DAG" title='DAG' data-ref="29DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#35su" title='su' data-ref="35su">su</a>]</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col2 ref" href="#32LastVRegUse" title='LastVRegUse' data-ref="32LastVRegUse">LastVRegUse</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#41AI" title='AI' data-ref="41AI">AI</a>]</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Barrier" title='llvm::SDep::OrderKind::Barrier' data-ref="llvm::SDep::OrderKind::Barrier">Barrier</a>));</td></tr>
<tr><th id="254">254</th><td>              <a class="local col2 ref" href="#32LastVRegUse" title='LastVRegUse' data-ref="32LastVRegUse">LastVRegUse</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col1 ref" href="#41AI" title='AI' data-ref="41AI">AI</a>);</td></tr>
<tr><th id="255">255</th><td>            }</td></tr>
<tr><th id="256">256</th><td>          }</td></tr>
<tr><th id="257">257</th><td>        }</td></tr>
<tr><th id="258">258</th><td>      }</td></tr>
<tr><th id="259">259</th><td>    }</td></tr>
<tr><th id="260">260</th><td>  }</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><em>void</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::BankConflictMutation" title='llvm::HexagonSubtarget::BankConflictMutation' data-ref="llvm::HexagonSubtarget::BankConflictMutation">BankConflictMutation</a>::<dfn class="virtual decl def" id="_ZN4llvm16HexagonSubtarget20BankConflictMutation5applyEPNS_17ScheduleDAGInstrsE" title='llvm::HexagonSubtarget::BankConflictMutation::apply' data-ref="_ZN4llvm16HexagonSubtarget20BankConflictMutation5applyEPNS_17ScheduleDAGInstrsE">apply</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *<dfn class="local col2 decl" id="42DAG" title='DAG' data-type='llvm::ScheduleDAGInstrs *' data-ref="42DAG">DAG</dfn>) {</td></tr>
<tr><th id="264">264</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableCheckBankConflict" title='EnableCheckBankConflict' data-use='m' data-ref="EnableCheckBankConflict">EnableCheckBankConflict</a>)</td></tr>
<tr><th id="265">265</th><td>    <b>return</b>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="43HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="43HII">HII</dfn> = <span class='error' title="no viable conversion from &apos;const llvm::TargetInstrInfo&apos; to &apos;const llvm::HexagonInstrInfo&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>&amp;&gt;(*<a class="local col2 ref" href="#42DAG" title='DAG' data-ref="42DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>);</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <i>// Create artificial edges between loads that could likely cause a bank</i></td></tr>
<tr><th id="270">270</th><td><i>  // conflict. Since such loads would normally not have any dependency</i></td></tr>
<tr><th id="271">271</th><td><i>  // between them, we cannot rely on existing edges.</i></td></tr>
<tr><th id="272">272</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="44i" title='i' data-type='unsigned int' data-ref="44i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="45e" title='e' data-type='unsigned int' data-ref="45e">e</dfn> = <a class="local col2 ref" href="#42DAG" title='DAG' data-ref="42DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a> != <a class="local col5 ref" href="#45e" title='e' data-ref="45e">e</a>; ++<a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a>) {</td></tr>
<tr><th id="273">273</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col6 decl" id="46S0" title='S0' data-type='llvm::SUnit &amp;' data-ref="46S0">S0</dfn> = <a class="local col2 ref" href="#42DAG" title='DAG' data-ref="42DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a>]</a>;</td></tr>
<tr><th id="274">274</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47L0" title='L0' data-type='llvm::MachineInstr &amp;' data-ref="47L0">L0</dfn> = *<a class="local col6 ref" href="#46S0" title='S0' data-ref="46S0">S0</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="275">275</th><td>    <b>if</b> (!<a class="local col7 ref" href="#47L0" title='L0' data-ref="47L0">L0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col7 ref" href="#47L0" title='L0' data-ref="47L0">L0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() ||</td></tr>
<tr><th id="276">276</th><td>        <a class="local col3 ref" href="#43HII" title='HII' data-ref="43HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col7 ref" href="#47L0" title='L0' data-ref="47L0">L0</a>) != <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a>)</td></tr>
<tr><th id="277">277</th><td>      <b>continue</b>;</td></tr>
<tr><th id="278">278</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="48Offset0" title='Offset0' data-type='int64_t' data-ref="48Offset0">Offset0</dfn>;</td></tr>
<tr><th id="279">279</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="49Size0" title='Size0' data-type='unsigned int' data-ref="49Size0">Size0</dfn>;</td></tr>
<tr><th id="280">280</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="50BaseOp0" title='BaseOp0' data-type='llvm::MachineOperand *' data-ref="50BaseOp0">BaseOp0</dfn> = <a class="local col3 ref" href="#43HII" title='HII' data-ref="43HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo16getBaseAndOffsetERKNS_12MachineInstrERlRj" title='llvm::HexagonInstrInfo::getBaseAndOffset' data-ref="_ZNK4llvm16HexagonInstrInfo16getBaseAndOffsetERKNS_12MachineInstrERlRj">getBaseAndOffset</a>(<a class="local col7 ref" href="#47L0" title='L0' data-ref="47L0">L0</a>, <span class='refarg'><a class="local col8 ref" href="#48Offset0" title='Offset0' data-ref="48Offset0">Offset0</a></span>, <span class='refarg'><a class="local col9 ref" href="#49Size0" title='Size0' data-ref="49Size0">Size0</a></span>);</td></tr>
<tr><th id="281">281</th><td>    <i>// Is the access size is longer than the L1 cache line, skip the check.</i></td></tr>
<tr><th id="282">282</th><td>    <b>if</b> (<a class="local col0 ref" href="#50BaseOp0" title='BaseOp0' data-ref="50BaseOp0">BaseOp0</a> == <b>nullptr</b> || !<a class="local col0 ref" href="#50BaseOp0" title='BaseOp0' data-ref="50BaseOp0">BaseOp0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col9 ref" href="#49Size0" title='Size0' data-ref="49Size0">Size0</a> &gt;= <var>32</var>)</td></tr>
<tr><th id="283">283</th><td>      <b>continue</b>;</td></tr>
<tr><th id="284">284</th><td>    <i>// Scan only up to 32 instructions ahead (to avoid n^2 complexity).</i></td></tr>
<tr><th id="285">285</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="51j" title='j' data-type='unsigned int' data-ref="51j">j</dfn> = <a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a>+<var>1</var>, <dfn class="local col2 decl" id="52m" title='m' data-type='unsigned int' data-ref="52m">m</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col4 ref" href="#44i" title='i' data-ref="44i">i</a>+<var>32</var>, <a class="local col5 ref" href="#45e" title='e' data-ref="45e">e</a>); <a class="local col1 ref" href="#51j" title='j' data-ref="51j">j</a> != <a class="local col2 ref" href="#52m" title='m' data-ref="52m">m</a>; ++<a class="local col1 ref" href="#51j" title='j' data-ref="51j">j</a>) {</td></tr>
<tr><th id="286">286</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col3 decl" id="53S1" title='S1' data-type='llvm::SUnit &amp;' data-ref="53S1">S1</dfn> = <a class="local col2 ref" href="#42DAG" title='DAG' data-ref="42DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#51j" title='j' data-ref="51j">j</a>]</a>;</td></tr>
<tr><th id="287">287</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54L1" title='L1' data-type='llvm::MachineInstr &amp;' data-ref="54L1">L1</dfn> = *<a class="local col3 ref" href="#53S1" title='S1' data-ref="53S1">S1</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="288">288</th><td>      <b>if</b> (!<a class="local col4 ref" href="#54L1" title='L1' data-ref="54L1">L1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() || <a class="local col4 ref" href="#54L1" title='L1' data-ref="54L1">L1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() ||</td></tr>
<tr><th id="289">289</th><td>          <a class="local col3 ref" href="#43HII" title='HII' data-ref="43HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col4 ref" href="#54L1" title='L1' data-ref="54L1">L1</a>) != <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a>)</td></tr>
<tr><th id="290">290</th><td>        <b>continue</b>;</td></tr>
<tr><th id="291">291</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="55Offset1" title='Offset1' data-type='int64_t' data-ref="55Offset1">Offset1</dfn>;</td></tr>
<tr><th id="292">292</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="56Size1" title='Size1' data-type='unsigned int' data-ref="56Size1">Size1</dfn>;</td></tr>
<tr><th id="293">293</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="57BaseOp1" title='BaseOp1' data-type='llvm::MachineOperand *' data-ref="57BaseOp1">BaseOp1</dfn> = <a class="local col3 ref" href="#43HII" title='HII' data-ref="43HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo16getBaseAndOffsetERKNS_12MachineInstrERlRj" title='llvm::HexagonInstrInfo::getBaseAndOffset' data-ref="_ZNK4llvm16HexagonInstrInfo16getBaseAndOffsetERKNS_12MachineInstrERlRj">getBaseAndOffset</a>(<a class="local col4 ref" href="#54L1" title='L1' data-ref="54L1">L1</a>, <span class='refarg'><a class="local col5 ref" href="#55Offset1" title='Offset1' data-ref="55Offset1">Offset1</a></span>, <span class='refarg'><a class="local col6 ref" href="#56Size1" title='Size1' data-ref="56Size1">Size1</a></span>);</td></tr>
<tr><th id="294">294</th><td>      <b>if</b> (<a class="local col7 ref" href="#57BaseOp1" title='BaseOp1' data-ref="57BaseOp1">BaseOp1</a> == <b>nullptr</b> || !<a class="local col7 ref" href="#57BaseOp1" title='BaseOp1' data-ref="57BaseOp1">BaseOp1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col6 ref" href="#56Size1" title='Size1' data-ref="56Size1">Size1</a> &gt;= <var>32</var> ||</td></tr>
<tr><th id="295">295</th><td>          <a class="local col0 ref" href="#50BaseOp0" title='BaseOp0' data-ref="50BaseOp0">BaseOp0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col7 ref" href="#57BaseOp1" title='BaseOp1' data-ref="57BaseOp1">BaseOp1</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="296">296</th><td>        <b>continue</b>;</td></tr>
<tr><th id="297">297</th><td>      <i>// Check bits 3 and 4 of the offset: if they differ, a bank conflict</i></td></tr>
<tr><th id="298">298</th><td><i>      // is unlikely.</i></td></tr>
<tr><th id="299">299</th><td>      <b>if</b> (((<a class="local col8 ref" href="#48Offset0" title='Offset0' data-ref="48Offset0">Offset0</a> ^ <a class="local col5 ref" href="#55Offset1" title='Offset1' data-ref="55Offset1">Offset1</a>) &amp; <var>0x18</var>) != <var>0</var>)</td></tr>
<tr><th id="300">300</th><td>        <b>continue</b>;</td></tr>
<tr><th id="301">301</th><td>      <i>// Bits 3 and 4 are the same, add an artificial edge and set extra</i></td></tr>
<tr><th id="302">302</th><td><i>      // latency.</i></td></tr>
<tr><th id="303">303</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col8 decl" id="58A" title='A' data-type='llvm::SDep' data-ref="58A">A</dfn><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a>&amp;<a class="local col6 ref" href="#46S0" title='S0' data-ref="46S0">S0</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>);</td></tr>
<tr><th id="304">304</th><td>      <a class="local col8 ref" href="#58A" title='A' data-ref="58A">A</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>1</var>);</td></tr>
<tr><th id="305">305</th><td>      <a class="local col3 ref" href="#53S1" title='S1' data-ref="53S1">S1</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col8 ref" href="#58A" title='A' data-ref="58A">A</a>, <b>true</b>);</td></tr>
<tr><th id="306">306</th><td>    }</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td>}</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i class="doc">/// Enable use of alias analysis during code generation (during MI</i></td></tr>
<tr><th id="311">311</th><td><i class="doc">/// scheduling, DAGCombine, etc.).</i></td></tr>
<tr><th id="312">312</th><td><em>bool</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget5useAAEv" title='llvm::HexagonSubtarget::useAA' data-ref="_ZNK4llvm16HexagonSubtarget5useAAEv">useAA</dfn>() <em>const</em> {</td></tr>
<tr><th id="313">313</th><td>  <b>if</b> (<a class="member" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::OptLevel" title='llvm::HexagonSubtarget::OptLevel' data-ref="llvm::HexagonSubtarget::OptLevel">OptLevel</a> != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="314">314</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="315">315</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="316">316</th><td>}</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><i class="doc">/// Perform target specific adjustments to the latency of a schedule</i></td></tr>
<tr><th id="319">319</th><td><i class="doc">/// dependency.</i></td></tr>
<tr><th id="320">320</th><td><em>void</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE" title='llvm::HexagonSubtarget::adjustSchedDependency' data-ref="_ZNK4llvm16HexagonSubtarget21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE">adjustSchedDependency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="59Src" title='Src' data-type='llvm::SUnit *' data-ref="59Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="60Dst" title='Dst' data-type='llvm::SUnit *' data-ref="60Dst">Dst</dfn>,</td></tr>
<tr><th id="321">321</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="61Dep" title='Dep' data-type='llvm::SDep &amp;' data-ref="61Dep">Dep</dfn>) <em>const</em> {</td></tr>
<tr><th id="322">322</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="62SrcInst" title='SrcInst' data-type='llvm::MachineInstr *' data-ref="62SrcInst">SrcInst</dfn> = <a class="local col9 ref" href="#59Src" title='Src' data-ref="59Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="323">323</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63DstInst" title='DstInst' data-type='llvm::MachineInstr *' data-ref="63DstInst">DstInst</dfn> = <a class="local col0 ref" href="#60Dst" title='Dst' data-ref="60Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="324">324</th><td>  <b>if</b> (!<a class="local col9 ref" href="#59Src" title='Src' data-ref="59Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7isInstrEv" title='llvm::SUnit::isInstr' data-ref="_ZNK4llvm5SUnit7isInstrEv">isInstr</a>() || !<a class="local col0 ref" href="#60Dst" title='Dst' data-ref="60Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7isInstrEv" title='llvm::SUnit::isInstr' data-ref="_ZNK4llvm5SUnit7isInstrEv">isInstr</a>())</td></tr>
<tr><th id="325">325</th><td>    <b>return</b>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="local col4 decl" id="64QII" title='QII' data-type='const llvm::HexagonInstrInfo *' data-ref="64QII">QII</dfn> = <a class="member" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <i>// Instructions with .new operands have zero latency.</i></td></tr>
<tr><th id="330">330</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#249" title='llvm::SmallSet&lt;llvm::SUnit *, 4, std::less&lt;llvm::SUnit *&gt; &gt;::SmallSet' data-ref="_ZN4llvm8SmallSetIPNS_5SUnitELj4ESt4lessIS2_EEC1Ev"></a><dfn class="local col5 decl" id="65ExclSrc" title='ExclSrc' data-type='SmallSet&lt;llvm::SUnit *, 4&gt;' data-ref="65ExclSrc">ExclSrc</dfn>;</td></tr>
<tr><th id="331">331</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#249" title='llvm::SmallSet&lt;llvm::SUnit *, 4, std::less&lt;llvm::SUnit *&gt; &gt;::SmallSet' data-ref="_ZN4llvm8SmallSetIPNS_5SUnitELj4ESt4lessIS2_EEC1Ev"></a><dfn class="local col6 decl" id="66ExclDst" title='ExclDst' data-type='SmallSet&lt;llvm::SUnit *, 4&gt;' data-ref="66ExclDst">ExclDst</dfn>;</td></tr>
<tr><th id="332">332</th><td>  <b>if</b> (QII-&gt;canExecuteInBundle(*SrcInst, *DstInst) &amp;&amp;</td></tr>
<tr><th id="333">333</th><td>      isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) {</td></tr>
<tr><th id="334">334</th><td>    <a class="local col1 ref" href="#61Dep" title='Dep' data-ref="61Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>0</var>);</td></tr>
<tr><th id="335">335</th><td>    <b>return</b>;</td></tr>
<tr><th id="336">336</th><td>  }</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>  <b>if</b> (!<a class="member" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9hasV60OpsEv" title='llvm::HexagonSubtarget::hasV60Ops' data-ref="_ZNK4llvm16HexagonSubtarget9hasV60OpsEv">hasV60Ops</a>())</td></tr>
<tr><th id="339">339</th><td>    <b>return</b>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <i>// Set the latency for a copy to zero since we hope that is will get removed.</i></td></tr>
<tr><th id="342">342</th><td>  <b>if</b> (<a class="local col3 ref" href="#63DstInst" title='DstInst' data-ref="63DstInst">DstInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="343">343</th><td>    <a class="local col1 ref" href="#61Dep" title='Dep' data-ref="61Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>0</var>);</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <i>// If it's a REG_SEQUENCE/COPY, use its destination instruction to determine</i></td></tr>
<tr><th id="346">346</th><td><i>  // the correct latency.</i></td></tr>
<tr><th id="347">347</th><td>  <b>if</b> ((<a class="local col3 ref" href="#63DstInst" title='DstInst' data-ref="63DstInst">DstInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>() || <a class="local col3 ref" href="#63DstInst" title='DstInst' data-ref="63DstInst">DstInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) &amp;&amp; <a class="local col0 ref" href="#60Dst" title='Dst' data-ref="60Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</a> == <var>1</var>) {</td></tr>
<tr><th id="348">348</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="67DReg" title='DReg' data-type='unsigned int' data-ref="67DReg">DReg</dfn> = <a class="local col3 ref" href="#63DstInst" title='DstInst' data-ref="63DstInst">DstInst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="349">349</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="68DDst" title='DDst' data-type='llvm::MachineInstr *' data-ref="68DDst">DDst</dfn> = <a class="local col0 ref" href="#60Dst" title='Dst' data-ref="60Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="350">350</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="69UseIdx" title='UseIdx' data-type='unsigned int' data-ref="69UseIdx">UseIdx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="351">351</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="70OpNum" title='OpNum' data-type='unsigned int' data-ref="70OpNum">OpNum</dfn> = <var>0</var>; <a class="local col0 ref" href="#70OpNum" title='OpNum' data-ref="70OpNum">OpNum</a> &lt; <a class="local col8 ref" href="#68DDst" title='DDst' data-ref="68DDst">DDst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#70OpNum" title='OpNum' data-ref="70OpNum">OpNum</a>++) {</td></tr>
<tr><th id="352">352</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="71MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="71MO">MO</dfn> = <a class="local col8 ref" href="#68DDst" title='DDst' data-ref="68DDst">DDst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#70OpNum" title='OpNum' data-ref="70OpNum">OpNum</a>);</td></tr>
<tr><th id="353">353</th><td>      <b>if</b> (<a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp; <a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col7 ref" href="#67DReg" title='DReg' data-ref="67DReg">DReg</a>) {</td></tr>
<tr><th id="354">354</th><td>        <a class="local col9 ref" href="#69UseIdx" title='UseIdx' data-ref="69UseIdx">UseIdx</a> = <a class="local col0 ref" href="#70OpNum" title='OpNum' data-ref="70OpNum">OpNum</a>;</td></tr>
<tr><th id="355">355</th><td>        <b>break</b>;</td></tr>
<tr><th id="356">356</th><td>      }</td></tr>
<tr><th id="357">357</th><td>    }</td></tr>
<tr><th id="358">358</th><td>    <em>int</em> <dfn class="local col2 decl" id="72DLatency" title='DLatency' data-type='int' data-ref="72DLatency">DLatency</dfn> = (InstrInfo.getOperandLatency(&amp;InstrItins, *SrcInst,</td></tr>
<tr><th id="359">359</th><td>                                                <var>0</var>, *DDst, UseIdx));</td></tr>
<tr><th id="360">360</th><td>    <a class="local col2 ref" href="#72DLatency" title='DLatency' data-ref="72DLatency">DLatency</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col2 ref" href="#72DLatency" title='DLatency' data-ref="72DLatency">DLatency</a>, <var>0</var>);</td></tr>
<tr><th id="361">361</th><td>    <a class="local col1 ref" href="#61Dep" title='Dep' data-ref="61Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>((<em>unsigned</em>)<a class="local col2 ref" href="#72DLatency" title='DLatency' data-ref="72DLatency">DLatency</a>);</td></tr>
<tr><th id="362">362</th><td>  }</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <i>// Try to schedule uses near definitions to generate .cur.</i></td></tr>
<tr><th id="365">365</th><td>  <a class="local col5 ref" href="#65ExclSrc" title='ExclSrc' data-ref="65ExclSrc">ExclSrc</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="366">366</th><td>  <a class="local col6 ref" href="#66ExclDst" title='ExclDst' data-ref="66ExclDst">ExclDst</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="367">367</th><td>  <b>if</b> (EnableDotCurSched &amp;&amp; QII-&gt;isToBeScheduledASAP(*SrcInst, *DstInst) &amp;&amp;</td></tr>
<tr><th id="368">368</th><td>      isBestZeroLatency(Src, Dst, QII, ExclSrc, ExclDst)) {</td></tr>
<tr><th id="369">369</th><td>    <a class="local col1 ref" href="#61Dep" title='Dep' data-ref="61Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>0</var>);</td></tr>
<tr><th id="370">370</th><td>    <b>return</b>;</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <a class="member" href="#_ZNK4llvm16HexagonSubtarget13updateLatencyERNS_12MachineInstrES2_RNS_4SDepE" title='llvm::HexagonSubtarget::updateLatency' data-ref="_ZNK4llvm16HexagonSubtarget13updateLatencyERNS_12MachineInstrES2_RNS_4SDepE">updateLatency</a>(<span class='refarg'>*<a class="local col2 ref" href="#62SrcInst" title='SrcInst' data-ref="62SrcInst">SrcInst</a></span>, <span class='refarg'>*<a class="local col3 ref" href="#63DstInst" title='DstInst' data-ref="63DstInst">DstInst</a></span>, <span class='refarg'><a class="local col1 ref" href="#61Dep" title='Dep' data-ref="61Dep">Dep</a></span>);</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><em>void</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<span class='error' title="out-of-line definition of &apos;getPostRAMutations&apos; does not match any declaration in &apos;llvm::HexagonSubtarget&apos;"><dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE" title='llvm::HexagonSubtarget::getPostRAMutations' data-ref="_ZNK4llvm16HexagonSubtarget18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE">getPostRAMutations</dfn></span>(</td></tr>
<tr><th id="377">377</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;&gt; &amp;<dfn class="local col3 decl" id="73Mutations" title='Mutations' data-type='std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt; &gt; &amp;' data-ref="73Mutations">Mutations</dfn>) <em>const</em> {</td></tr>
<tr><th id="378">378</th><td>  <a class="local col3 ref" href="#73Mutations" title='Mutations' data-ref="73Mutations">Mutations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::UsrOverflowMutation" title='llvm::HexagonSubtarget::UsrOverflowMutation' data-ref="llvm::HexagonSubtarget::UsrOverflowMutation">UsrOverflowMutation</a>&gt;());</td></tr>
<tr><th id="379">379</th><td>  <a class="local col3 ref" href="#73Mutations" title='Mutations' data-ref="73Mutations">Mutations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::HVXMemLatencyMutation" title='llvm::HexagonSubtarget::HVXMemLatencyMutation' data-ref="llvm::HexagonSubtarget::HVXMemLatencyMutation">HVXMemLatencyMutation</a>&gt;());</td></tr>
<tr><th id="380">380</th><td>  <a class="local col3 ref" href="#73Mutations" title='Mutations' data-ref="73Mutations">Mutations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::BankConflictMutation" title='llvm::HexagonSubtarget::BankConflictMutation' data-ref="llvm::HexagonSubtarget::BankConflictMutation">BankConflictMutation</a>&gt;());</td></tr>
<tr><th id="381">381</th><td>}</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><em>void</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<span class='error' title="out-of-line definition of &apos;getSMSMutations&apos; does not match any declaration in &apos;llvm::HexagonSubtarget&apos;"><dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget15getSMSMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE" title='llvm::HexagonSubtarget::getSMSMutations' data-ref="_ZNK4llvm16HexagonSubtarget15getSMSMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE">getSMSMutations</dfn></span>(</td></tr>
<tr><th id="384">384</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;&gt; &amp;<dfn class="local col4 decl" id="74Mutations" title='Mutations' data-type='std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt; &gt; &amp;' data-ref="74Mutations">Mutations</dfn>) <em>const</em> {</td></tr>
<tr><th id="385">385</th><td>  <a class="local col4 ref" href="#74Mutations" title='Mutations' data-ref="74Mutations">Mutations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::UsrOverflowMutation" title='llvm::HexagonSubtarget::UsrOverflowMutation' data-ref="llvm::HexagonSubtarget::UsrOverflowMutation">UsrOverflowMutation</a>&gt;());</td></tr>
<tr><th id="386">386</th><td>  <a class="local col4 ref" href="#74Mutations" title='Mutations' data-ref="74Mutations">Mutations</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget::HVXMemLatencyMutation" title='llvm::HexagonSubtarget::HVXMemLatencyMutation' data-ref="llvm::HexagonSubtarget::HVXMemLatencyMutation">HVXMemLatencyMutation</a>&gt;());</td></tr>
<tr><th id="387">387</th><td>}</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="390">390</th><td><em>void</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="virtual decl def" id="_ZN4llvm16HexagonSubtarget6anchorEv" title='llvm::HexagonSubtarget::anchor' data-ref="_ZN4llvm16HexagonSubtarget6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><em>bool</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget22enableMachineSchedulerEv" title='llvm::HexagonSubtarget::enableMachineScheduler' data-ref="_ZNK4llvm16HexagonSubtarget22enableMachineSchedulerEv">enableMachineScheduler</dfn>() <em>const</em> {</td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (<a class="tu ref" href="#DisableHexagonMISched" title='DisableHexagonMISched' data-use='m' data-ref="DisableHexagonMISched">DisableHexagonMISched</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option17getNumOccurrencesEv" title='llvm::cl::Option::getNumOccurrences' data-ref="_ZNK4llvm2cl6Option17getNumOccurrencesEv">getNumOccurrences</a>())</td></tr>
<tr><th id="394">394</th><td>    <b>return</b> !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableHexagonMISched" title='DisableHexagonMISched' data-use='m' data-ref="DisableHexagonMISched">DisableHexagonMISched</a>;</td></tr>
<tr><th id="395">395</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="396">396</th><td>}</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><em>bool</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget18usePredicatedCallsEv" title='llvm::HexagonSubtarget::usePredicatedCalls' data-ref="_ZNK4llvm16HexagonSubtarget18usePredicatedCallsEv">usePredicatedCalls</dfn>() <em>const</em> {</td></tr>
<tr><th id="399">399</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnablePredicatedCalls" title='EnablePredicatedCalls' data-use='m' data-ref="EnablePredicatedCalls">EnablePredicatedCalls</a>;</td></tr>
<tr><th id="400">400</th><td>}</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><em>void</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget13updateLatencyERNS_12MachineInstrES2_RNS_4SDepE" title='llvm::HexagonSubtarget::updateLatency' data-ref="_ZNK4llvm16HexagonSubtarget13updateLatencyERNS_12MachineInstrES2_RNS_4SDepE">updateLatency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75SrcInst" title='SrcInst' data-type='llvm::MachineInstr &amp;' data-ref="75SrcInst">SrcInst</dfn>,</td></tr>
<tr><th id="403">403</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="76DstInst" title='DstInst' data-type='llvm::MachineInstr &amp;' data-ref="76DstInst">DstInst</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="77Dep" title='Dep' data-type='llvm::SDep &amp;' data-ref="77Dep">Dep</dfn>) <em>const</em> {</td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (<a class="local col7 ref" href="#77Dep" title='Dep' data-ref="77Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>()) {</td></tr>
<tr><th id="405">405</th><td>    <a class="local col7 ref" href="#77Dep" title='Dep' data-ref="77Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<var>1</var>);</td></tr>
<tr><th id="406">406</th><td>    <b>return</b>;</td></tr>
<tr><th id="407">407</th><td>  }</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <b>if</b> (!<a class="member" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9hasV60OpsEv" title='llvm::HexagonSubtarget::hasV60Ops' data-ref="_ZNK4llvm16HexagonSubtarget9hasV60OpsEv">hasV60Ops</a>())</td></tr>
<tr><th id="410">410</th><td>    <b>return</b>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="78QII" title='QII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="78QII">QII</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>&amp;&gt;(*<a class="member" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <i>// BSB scheduling.</i></td></tr>
<tr><th id="415">415</th><td>  <b>if</b> (<a class="local col8 ref" href="#78QII" title='QII' data-ref="78QII">QII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isHVXVec' data-ref="_ZNK4llvm16HexagonInstrInfo8isHVXVecERKNS_12MachineInstrE">isHVXVec</a>(<a class="local col5 ref" href="#75SrcInst" title='SrcInst' data-ref="75SrcInst">SrcInst</a>) || <a class="member" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget16useBSBSchedulingEv" title='llvm::HexagonSubtarget::useBSBScheduling' data-ref="_ZNK4llvm16HexagonSubtarget16useBSBSchedulingEv">useBSBScheduling</a>())</td></tr>
<tr><th id="416">416</th><td>    <a class="local col7 ref" href="#77Dep" title='Dep' data-ref="77Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>((<a class="local col7 ref" href="#77Dep" title='Dep' data-ref="77Dep">Dep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() + <var>1</var>) &gt;&gt; <var>1</var>);</td></tr>
<tr><th id="417">417</th><td>}</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><em>void</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget14restoreLatencyEPNS_5SUnitES2_" title='llvm::HexagonSubtarget::restoreLatency' data-ref="_ZNK4llvm16HexagonSubtarget14restoreLatencyEPNS_5SUnitES2_">restoreLatency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="79Src" title='Src' data-type='llvm::SUnit *' data-ref="79Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="80Dst" title='Dst' data-type='llvm::SUnit *' data-ref="80Dst">Dst</dfn>) <em>const</em> {</td></tr>
<tr><th id="420">420</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="81SrcI" title='SrcI' data-type='llvm::MachineInstr *' data-ref="81SrcI">SrcI</dfn> = <a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="421">421</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="82I" title='I' data-type='llvm::SDep &amp;' data-ref="82I">I</dfn> : <a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="422">422</th><td>    <b>if</b> (!<a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>() || <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != <a class="local col0 ref" href="#80Dst" title='Dst' data-ref="80Dst">Dst</a>)</td></tr>
<tr><th id="423">423</th><td>      <b>continue</b>;</td></tr>
<tr><th id="424">424</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="83DepR" title='DepR' data-type='unsigned int' data-ref="83DepR">DepR</dfn> = <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>();</td></tr>
<tr><th id="425">425</th><td>    <em>int</em> <dfn class="local col4 decl" id="84DefIdx" title='DefIdx' data-type='int' data-ref="84DefIdx">DefIdx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="426">426</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="85OpNum" title='OpNum' data-type='unsigned int' data-ref="85OpNum">OpNum</dfn> = <var>0</var>; <a class="local col5 ref" href="#85OpNum" title='OpNum' data-ref="85OpNum">OpNum</a> &lt; <a class="local col1 ref" href="#81SrcI" title='SrcI' data-ref="81SrcI">SrcI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#85OpNum" title='OpNum' data-ref="85OpNum">OpNum</a>++) {</td></tr>
<tr><th id="427">427</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="86MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="86MO">MO</dfn> = <a class="local col1 ref" href="#81SrcI" title='SrcI' data-ref="81SrcI">SrcI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#85OpNum" title='OpNum' data-ref="85OpNum">OpNum</a>);</td></tr>
<tr><th id="428">428</th><td>      <b>if</b> (<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#83DepR" title='DepR' data-ref="83DepR">DepR</a>)</td></tr>
<tr><th id="429">429</th><td>        <a class="local col4 ref" href="#84DefIdx" title='DefIdx' data-ref="84DefIdx">DefIdx</a> = <a class="local col5 ref" href="#85OpNum" title='OpNum' data-ref="85OpNum">OpNum</a>;</td></tr>
<tr><th id="430">430</th><td>    }</td></tr>
<tr><th id="431">431</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DefIdx &gt;= 0 &amp;&amp; &quot;Def Reg not found in Src MI&quot;) ? void (0) : __assert_fail (&quot;DefIdx &gt;= 0 &amp;&amp; \&quot;Def Reg not found in Src MI\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp&quot;, 431, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#84DefIdx" title='DefIdx' data-ref="84DefIdx">DefIdx</a> &gt;= <var>0</var> &amp;&amp; <q>"Def Reg not found in Src MI"</q>);</td></tr>
<tr><th id="432">432</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="87DstI" title='DstI' data-type='llvm::MachineInstr *' data-ref="87DstI">DstI</dfn> = <a class="local col0 ref" href="#80Dst" title='Dst' data-ref="80Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="433">433</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col8 decl" id="88T" title='T' data-type='llvm::SDep' data-ref="88T">T</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1ERKS0_"></a><a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a>;</td></tr>
<tr><th id="434">434</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="89OpNum" title='OpNum' data-type='unsigned int' data-ref="89OpNum">OpNum</dfn> = <var>0</var>; <a class="local col9 ref" href="#89OpNum" title='OpNum' data-ref="89OpNum">OpNum</a> &lt; <a class="local col7 ref" href="#87DstI" title='DstI' data-ref="87DstI">DstI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#89OpNum" title='OpNum' data-ref="89OpNum">OpNum</a>++) {</td></tr>
<tr><th id="435">435</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="90MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="90MO">MO</dfn> = <a class="local col7 ref" href="#87DstI" title='DstI' data-ref="87DstI">DstI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#89OpNum" title='OpNum' data-ref="89OpNum">OpNum</a>);</td></tr>
<tr><th id="436">436</th><td>      <b>if</b> (<a class="local col0 ref" href="#90MO" title='MO' data-ref="90MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#90MO" title='MO' data-ref="90MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col0 ref" href="#90MO" title='MO' data-ref="90MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col3 ref" href="#83DepR" title='DepR' data-ref="83DepR">DepR</a>) {</td></tr>
<tr><th id="437">437</th><td>        <em>int</em> <dfn class="local col1 decl" id="91Latency" title='Latency' data-type='int' data-ref="91Latency">Latency</dfn> = (InstrInfo.getOperandLatency(&amp;InstrItins, *SrcI,</td></tr>
<tr><th id="438">438</th><td>                                                   DefIdx, *DstI, OpNum));</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>        <i>// For some instructions (ex: COPY), we might end up with &lt; 0 latency</i></td></tr>
<tr><th id="441">441</th><td><i>        // as they don't have any Itinerary class associated with them.</i></td></tr>
<tr><th id="442">442</th><td>        <a class="local col1 ref" href="#91Latency" title='Latency' data-ref="91Latency">Latency</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col1 ref" href="#91Latency" title='Latency' data-ref="91Latency">Latency</a>, <var>0</var>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>        <a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col1 ref" href="#91Latency" title='Latency' data-ref="91Latency">Latency</a>);</td></tr>
<tr><th id="445">445</th><td>        <a class="member" href="#_ZNK4llvm16HexagonSubtarget13updateLatencyERNS_12MachineInstrES2_RNS_4SDepE" title='llvm::HexagonSubtarget::updateLatency' data-ref="_ZNK4llvm16HexagonSubtarget13updateLatencyERNS_12MachineInstrES2_RNS_4SDepE">updateLatency</a>(<span class='refarg'>*<a class="local col1 ref" href="#81SrcI" title='SrcI' data-ref="81SrcI">SrcI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#87DstI" title='DstI' data-ref="87DstI">DstI</a></span>, <span class='refarg'><a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a></span>);</td></tr>
<tr><th id="446">446</th><td>      }</td></tr>
<tr><th id="447">447</th><td>    }</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>    <i>// Update the latency of opposite edge too.</i></td></tr>
<tr><th id="450">450</th><td>    <a class="local col8 ref" href="#88T" title='T' data-ref="88T">T</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src">Src</a>);</td></tr>
<tr><th id="451">451</th><td>    <em>auto</em> <dfn class="local col2 decl" id="92F" title='F' data-type='llvm::SDep *' data-ref="92F">F</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt4findT_S_RKT0_" title='std::find' data-ref="_ZSt4findT_S_RKT0_">find</a>(<a class="local col0 ref" href="#80Dst" title='Dst' data-ref="80Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col0 ref" href="#80Dst" title='Dst' data-ref="80Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(), <a class="local col8 ref" href="#88T" title='T' data-ref="88T">T</a>);</td></tr>
<tr><th id="452">452</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != Dst-&gt;Preds.end()) ? void (0) : __assert_fail (&quot;F != Dst-&gt;Preds.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp&quot;, 452, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#92F" title='F' data-ref="92F">F</a> != <a class="local col0 ref" href="#80Dst" title='Dst' data-ref="80Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="453">453</th><td>    <a class="local col2 ref" href="#92F" title='F' data-ref="92F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col2 ref" href="#82I" title='I' data-ref="82I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>());</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td>}</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><i class="doc">/// Change the latency between the two SUnits.</i></td></tr>
<tr><th id="458">458</th><td><em>void</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j" title='llvm::HexagonSubtarget::changeLatency' data-ref="_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j">changeLatency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="93Src" title='Src' data-type='llvm::SUnit *' data-ref="93Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="94Dst" title='Dst' data-type='llvm::SUnit *' data-ref="94Dst">Dst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="95Lat" title='Lat' data-type='unsigned int' data-ref="95Lat">Lat</dfn>)</td></tr>
<tr><th id="459">459</th><td>      <em>const</em> {</td></tr>
<tr><th id="460">460</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="96I" title='I' data-type='llvm::SDep &amp;' data-ref="96I">I</dfn> : <a class="local col3 ref" href="#93Src" title='Src' data-ref="93Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="461">461</th><td>    <b>if</b> (!<a class="local col6 ref" href="#96I" title='I' data-ref="96I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>() || <a class="local col6 ref" href="#96I" title='I' data-ref="96I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() != <a class="local col4 ref" href="#94Dst" title='Dst' data-ref="94Dst">Dst</a>)</td></tr>
<tr><th id="462">462</th><td>      <b>continue</b>;</td></tr>
<tr><th id="463">463</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col7 decl" id="97T" title='T' data-type='llvm::SDep' data-ref="97T">T</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1ERKS0_"></a><a class="local col6 ref" href="#96I" title='I' data-ref="96I">I</a>;</td></tr>
<tr><th id="464">464</th><td>    <a class="local col6 ref" href="#96I" title='I' data-ref="96I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col5 ref" href="#95Lat" title='Lat' data-ref="95Lat">Lat</a>);</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>    <i>// Update the latency of opposite edge too.</i></td></tr>
<tr><th id="467">467</th><td>    <a class="local col7 ref" href="#97T" title='T' data-ref="97T">T</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col3 ref" href="#93Src" title='Src' data-ref="93Src">Src</a>);</td></tr>
<tr><th id="468">468</th><td>    <em>auto</em> <dfn class="local col8 decl" id="98F" title='F' data-type='llvm::SDep *' data-ref="98F">F</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt4findT_S_RKT0_" title='std::find' data-ref="_ZSt4findT_S_RKT0_">find</a>(<a class="local col4 ref" href="#94Dst" title='Dst' data-ref="94Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col4 ref" href="#94Dst" title='Dst' data-ref="94Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(), <a class="local col7 ref" href="#97T" title='T' data-ref="97T">T</a>);</td></tr>
<tr><th id="469">469</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != Dst-&gt;Preds.end()) ? void (0) : __assert_fail (&quot;F != Dst-&gt;Preds.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp&quot;, 469, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#98F" title='F' data-ref="98F">F</a> != <a class="local col4 ref" href="#94Dst" title='Dst' data-ref="94Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="470">470</th><td>    <a class="local col8 ref" href="#98F" title='F' data-ref="98F">F</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col5 ref" href="#95Lat" title='Lat' data-ref="95Lat">Lat</a>);</td></tr>
<tr><th id="471">471</th><td>  }</td></tr>
<tr><th id="472">472</th><td>}</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i class="doc" data-doc="_ZL14getZeroLatencyPN4llvm5SUnitERNS_11SmallVectorINS_4SDepELj4EEE">/// If the SUnit has a zero latency edge, return the other SUnit.</i></td></tr>
<tr><th id="475">475</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="tu decl def" id="_ZL14getZeroLatencyPN4llvm5SUnitERNS_11SmallVectorINS_4SDepELj4EEE" title='getZeroLatency' data-type='llvm::SUnit * getZeroLatency(llvm::SUnit * N, SmallVector&lt;llvm::SDep, 4&gt; &amp; Deps)' data-ref="_ZL14getZeroLatencyPN4llvm5SUnitERNS_11SmallVectorINS_4SDepELj4EEE">getZeroLatency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="99N" title='N' data-type='llvm::SUnit *' data-ref="99N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; &amp;<dfn class="local col0 decl" id="100Deps" title='Deps' data-type='SmallVector&lt;llvm::SDep, 4&gt; &amp;' data-ref="100Deps">Deps</dfn>) {</td></tr>
<tr><th id="476">476</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="101I" title='I' data-type='llvm::SDep &amp;' data-ref="101I">I</dfn> : <a class="local col0 ref" href="#100Deps" title='Deps' data-ref="100Deps">Deps</a>)</td></tr>
<tr><th id="477">477</th><td>    <b>if</b> (<a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>() &amp;&amp; <a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="478">478</th><td>        !<a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE" title='llvm::MachineInstr::isPseudo' data-ref="_ZNK4llvm12MachineInstr8isPseudoENS0_9QueryTypeE">isPseudo</a>())</td></tr>
<tr><th id="479">479</th><td>      <b>return</b> <a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="480">480</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="481">481</th><td>}</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><i>// Return true if these are the best two instructions to schedule</i></td></tr>
<tr><th id="484">484</th><td><i>// together with a zero latency. Only one dependence should have a zero</i></td></tr>
<tr><th id="485">485</th><td><i>// latency. If there are multiple choices, choose the best, and change</i></td></tr>
<tr><th id="486">486</th><td><i>// the others, if needed.</i></td></tr>
<tr><th id="487">487</th><td><em>bool</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<span class='error' title="out-of-line definition of &apos;isBestZeroLatency&apos; does not match any declaration in &apos;llvm::HexagonSubtarget&apos;"><dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget17isBestZeroLatencyEPNS_5SUnitES2_PKNS_16HexagonInstrInfoERNS_8SmallSetIS2_Lj4ESt4lessIS2_EEESA_" title='llvm::HexagonSubtarget::isBestZeroLatency' data-ref="_ZNK4llvm16HexagonSubtarget17isBestZeroLatencyEPNS_5SUnitES2_PKNS_16HexagonInstrInfoERNS_8SmallSetIS2_Lj4ESt4lessIS2_EEESA_">isBestZeroLatency</dfn></span>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="102Src" title='Src' data-type='llvm::SUnit *' data-ref="102Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="103Dst" title='Dst' data-type='llvm::SUnit *' data-ref="103Dst">Dst</dfn>,</td></tr>
<tr><th id="488">488</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> *<dfn class="local col4 decl" id="104TII" title='TII' data-type='const llvm::HexagonInstrInfo *' data-ref="104TII">TII</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>4</var>&gt; &amp;<dfn class="local col5 decl" id="105ExclSrc" title='ExclSrc' data-type='SmallSet&lt;llvm::SUnit *, 4&gt; &amp;' data-ref="105ExclSrc">ExclSrc</dfn>,</td></tr>
<tr><th id="489">489</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>4</var>&gt; &amp;<dfn class="local col6 decl" id="106ExclDst" title='ExclDst' data-type='SmallSet&lt;llvm::SUnit *, 4&gt; &amp;' data-ref="106ExclDst">ExclDst</dfn>) <em>const</em> {</td></tr>
<tr><th id="490">490</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="107SrcInst" title='SrcInst' data-type='llvm::MachineInstr &amp;' data-ref="107SrcInst">SrcInst</dfn> = *<a class="local col2 ref" href="#102Src" title='Src' data-ref="102Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="491">491</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="108DstInst" title='DstInst' data-type='llvm::MachineInstr &amp;' data-ref="108DstInst">DstInst</dfn> = *<a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <i>// Ignore Boundary SU nodes as these have null instructions.</i></td></tr>
<tr><th id="494">494</th><td>  <b>if</b> (<a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit14isBoundaryNodeEv" title='llvm::SUnit::isBoundaryNode' data-ref="_ZNK4llvm5SUnit14isBoundaryNodeEv">isBoundaryNode</a>())</td></tr>
<tr><th id="495">495</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <b>if</b> (<a class="local col7 ref" href="#107SrcInst" title='SrcInst' data-ref="107SrcInst">SrcInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col8 ref" href="#108DstInst" title='DstInst' data-ref="108DstInst">DstInst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="498">498</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <b>if</b> (!<a class="local col4 ref" href="#104TII" title='TII' data-ref="104TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo19isToBeScheduledASAPERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::isToBeScheduledASAP' data-ref="_ZNK4llvm16HexagonInstrInfo19isToBeScheduledASAPERKNS_12MachineInstrES3_">isToBeScheduledASAP</a>(<a class="local col7 ref" href="#107SrcInst" title='SrcInst' data-ref="107SrcInst">SrcInst</a>, <a class="local col8 ref" href="#108DstInst" title='DstInst' data-ref="108DstInst">DstInst</a>) &amp;&amp;</td></tr>
<tr><th id="501">501</th><td>      !<a class="local col4 ref" href="#104TII" title='TII' data-ref="104TII">TII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo18canExecuteInBundleERKNS_12MachineInstrES3_" title='llvm::HexagonInstrInfo::canExecuteInBundle' data-ref="_ZNK4llvm16HexagonInstrInfo18canExecuteInBundleERKNS_12MachineInstrES3_">canExecuteInBundle</a>(<a class="local col7 ref" href="#107SrcInst" title='SrcInst' data-ref="107SrcInst">SrcInst</a>, <a class="local col8 ref" href="#108DstInst" title='DstInst' data-ref="108DstInst">DstInst</a>))</td></tr>
<tr><th id="502">502</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <i>// The architecture doesn't allow three dependent instructions in the same</i></td></tr>
<tr><th id="505">505</th><td><i>  // packet. So, if the destination has a zero latency successor, then it's</i></td></tr>
<tr><th id="506">506</th><td><i>  // not a candidate for a zero latency predecessor.</i></td></tr>
<tr><th id="507">507</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL14getZeroLatencyPN4llvm5SUnitERNS_11SmallVectorINS_4SDepELj4EEE" title='getZeroLatency' data-use='c' data-ref="_ZL14getZeroLatencyPN4llvm5SUnitERNS_11SmallVectorINS_4SDepELj4EEE">getZeroLatency</a>(<a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>, <span class='refarg'><a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a></span>) != <b>nullptr</b>)</td></tr>
<tr><th id="508">508</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <i>// Check if the Dst instruction is the best candidate first.</i></td></tr>
<tr><th id="511">511</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="109Best" title='Best' data-type='llvm::SUnit *' data-ref="109Best">Best</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="512">512</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="110DstBest" title='DstBest' data-type='llvm::SUnit *' data-ref="110DstBest">DstBest</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="513">513</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="111SrcBest" title='SrcBest' data-type='llvm::SUnit *' data-ref="111SrcBest">SrcBest</dfn> = <a class="tu ref" href="#_ZL14getZeroLatencyPN4llvm5SUnitERNS_11SmallVectorINS_4SDepELj4EEE" title='getZeroLatency' data-use='c' data-ref="_ZL14getZeroLatencyPN4llvm5SUnitERNS_11SmallVectorINS_4SDepELj4EEE">getZeroLatency</a>(<a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>, <span class='refarg'><a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a></span>);</td></tr>
<tr><th id="514">514</th><td>  <b>if</b> (<a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a> == <b>nullptr</b> || <a class="local col2 ref" href="#102Src" title='Src' data-ref="102Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>) {</td></tr>
<tr><th id="515">515</th><td>    <i>// Check that Src doesn't have a better candidate.</i></td></tr>
<tr><th id="516">516</th><td>    <a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a> = <a class="tu ref" href="#_ZL14getZeroLatencyPN4llvm5SUnitERNS_11SmallVectorINS_4SDepELj4EEE" title='getZeroLatency' data-use='c' data-ref="_ZL14getZeroLatencyPN4llvm5SUnitERNS_11SmallVectorINS_4SDepELj4EEE">getZeroLatency</a>(<a class="local col2 ref" href="#102Src" title='Src' data-ref="102Src">Src</a>, <span class='refarg'><a class="local col2 ref" href="#102Src" title='Src' data-ref="102Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a></span>);</td></tr>
<tr><th id="517">517</th><td>    <b>if</b> (<a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a> == <b>nullptr</b> || <a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt;= <a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>)</td></tr>
<tr><th id="518">518</th><td>      <a class="local col9 ref" href="#109Best" title='Best' data-ref="109Best">Best</a> = <a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>;</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td>  <b>if</b> (<a class="local col9 ref" href="#109Best" title='Best' data-ref="109Best">Best</a> != <a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>)</td></tr>
<tr><th id="521">521</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <i>// The caller frequently adds the same dependence twice. If so, then</i></td></tr>
<tr><th id="524">524</th><td><i>  // return true for this case too.</i></td></tr>
<tr><th id="525">525</th><td>  <b>if</b> ((<a class="local col2 ref" href="#102Src" title='Src' data-ref="102Src">Src</a> == <a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a> &amp;&amp; <a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a> == <a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a> ) ||</td></tr>
<tr><th id="526">526</th><td>      (<a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a> == <b>nullptr</b> &amp;&amp; <a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a> == <a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a>) ||</td></tr>
<tr><th id="527">527</th><td>      (<a class="local col2 ref" href="#102Src" title='Src' data-ref="102Src">Src</a> == <a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a> &amp;&amp; <a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a> == <b>nullptr</b>))</td></tr>
<tr><th id="528">528</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i>// Reassign the latency for the previous bests, which requires setting</i></td></tr>
<tr><th id="531">531</th><td><i>  // the dependence edge in both directions.</i></td></tr>
<tr><th id="532">532</th><td>  <b>if</b> (<a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="533">533</th><td>    <b>if</b> (!<a class="member" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9hasV60OpsEv" title='llvm::HexagonSubtarget::hasV60Ops' data-ref="_ZNK4llvm16HexagonSubtarget9hasV60OpsEv">hasV60Ops</a>())</td></tr>
<tr><th id="534">534</th><td>      <a class="member" href="#_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j" title='llvm::HexagonSubtarget::changeLatency' data-ref="_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j">changeLatency</a>(<a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a>, <a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>, <var>1</var>);</td></tr>
<tr><th id="535">535</th><td>    <b>else</b></td></tr>
<tr><th id="536">536</th><td>      <a class="member" href="#_ZNK4llvm16HexagonSubtarget14restoreLatencyEPNS_5SUnitES2_" title='llvm::HexagonSubtarget::restoreLatency' data-ref="_ZNK4llvm16HexagonSubtarget14restoreLatencyEPNS_5SUnitES2_">restoreLatency</a>(<a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a>, <a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>);</td></tr>
<tr><th id="537">537</th><td>  }</td></tr>
<tr><th id="538">538</th><td>  <b>if</b> (<a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="539">539</th><td>    <b>if</b> (!<a class="member" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9hasV60OpsEv" title='llvm::HexagonSubtarget::hasV60Ops' data-ref="_ZNK4llvm16HexagonSubtarget9hasV60OpsEv">hasV60Ops</a>())</td></tr>
<tr><th id="540">540</th><td>      <a class="member" href="#_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j" title='llvm::HexagonSubtarget::changeLatency' data-ref="_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j">changeLatency</a>(<a class="local col2 ref" href="#102Src" title='Src' data-ref="102Src">Src</a>, <a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a>, <var>1</var>);</td></tr>
<tr><th id="541">541</th><td>    <b>else</b></td></tr>
<tr><th id="542">542</th><td>      <a class="member" href="#_ZNK4llvm16HexagonSubtarget14restoreLatencyEPNS_5SUnitES2_" title='llvm::HexagonSubtarget::restoreLatency' data-ref="_ZNK4llvm16HexagonSubtarget14restoreLatencyEPNS_5SUnitES2_">restoreLatency</a>(<a class="local col2 ref" href="#102Src" title='Src' data-ref="102Src">Src</a>, <a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a>);</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <i>// Attempt to find another opprotunity for zero latency in a different</i></td></tr>
<tr><th id="546">546</th><td><i>  // dependence.</i></td></tr>
<tr><th id="547">547</th><td>  <b>if</b> (<a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a> &amp;&amp; <a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a>)</td></tr>
<tr><th id="548">548</th><td>    <i>// If there is an edge from SrcBest to DstBst, then try to change that</i></td></tr>
<tr><th id="549">549</th><td><i>    // to 0 now.</i></td></tr>
<tr><th id="550">550</th><td>    <a class="member" href="#_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j" title='llvm::HexagonSubtarget::changeLatency' data-ref="_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j">changeLatency</a>(<a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a>, <a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a>, <var>0</var>);</td></tr>
<tr><th id="551">551</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a>) {</td></tr>
<tr><th id="552">552</th><td>    <i>// Check if the previous best destination instruction has a new zero</i></td></tr>
<tr><th id="553">553</th><td><i>    // latency dependence opportunity.</i></td></tr>
<tr><th id="554">554</th><td>    <a class="local col5 ref" href="#105ExclSrc" title='ExclSrc' data-ref="105ExclSrc">ExclSrc</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col2 ref" href="#102Src" title='Src' data-ref="102Src">Src</a>);</td></tr>
<tr><th id="555">555</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="112I" title='I' data-type='llvm::SDep &amp;' data-ref="112I">I</dfn> : <a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="556">556</th><td>      <b>if</b> (ExclSrc.count(I.getSUnit()) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="557">557</th><td>          isBestZeroLatency(I.getSUnit(), DstBest, TII, ExclSrc, ExclDst))</td></tr>
<tr><th id="558">558</th><td>        <a class="member" href="#_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j" title='llvm::HexagonSubtarget::changeLatency' data-ref="_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j">changeLatency</a>(<a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="local col0 ref" href="#110DstBest" title='DstBest' data-ref="110DstBest">DstBest</a>, <var>0</var>);</td></tr>
<tr><th id="559">559</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a>) {</td></tr>
<tr><th id="560">560</th><td>    <i>// Check if previous best source instruction has a new zero latency</i></td></tr>
<tr><th id="561">561</th><td><i>    // dependence opportunity.</i></td></tr>
<tr><th id="562">562</th><td>    <a class="local col6 ref" href="#106ExclDst" title='ExclDst' data-ref="106ExclDst">ExclDst</a>.<a class="ref" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col3 ref" href="#103Dst" title='Dst' data-ref="103Dst">Dst</a>);</td></tr>
<tr><th id="563">563</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="113I" title='I' data-type='llvm::SDep &amp;' data-ref="113I">I</dfn> : <a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>)</td></tr>
<tr><th id="564">564</th><td>      <b>if</b> (ExclDst.count(I.getSUnit()) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="565">565</th><td>          isBestZeroLatency(SrcBest, I.getSUnit(), TII, ExclSrc, ExclDst))</td></tr>
<tr><th id="566">566</th><td>        <a class="member" href="#_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j" title='llvm::HexagonSubtarget::changeLatency' data-ref="_ZNK4llvm16HexagonSubtarget13changeLatencyEPNS_5SUnitES2_j">changeLatency</a>(<a class="local col1 ref" href="#111SrcBest" title='SrcBest' data-ref="111SrcBest">SrcBest</a>, <a class="local col3 ref" href="#113I" title='I' data-ref="113I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <var>0</var>);</td></tr>
<tr><th id="567">567</th><td>  }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="570">570</th><td>}</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td><em>unsigned</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget18getL1CacheLineSizeEv" title='llvm::HexagonSubtarget::getL1CacheLineSize' data-ref="_ZNK4llvm16HexagonSubtarget18getL1CacheLineSizeEv">getL1CacheLineSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="573">573</th><td>  <b>return</b> <var>32</var>;</td></tr>
<tr><th id="574">574</th><td>}</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><em>unsigned</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget21getL1PrefetchDistanceEv" title='llvm::HexagonSubtarget::getL1PrefetchDistance' data-ref="_ZNK4llvm16HexagonSubtarget21getL1PrefetchDistanceEv">getL1PrefetchDistance</dfn>() <em>const</em> {</td></tr>
<tr><th id="577">577</th><td>  <b>return</b> <var>32</var>;</td></tr>
<tr><th id="578">578</th><td>}</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><em>bool</em> <a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>::<dfn class="decl def" id="_ZNK4llvm16HexagonSubtarget20enableSubRegLivenessEv" title='llvm::HexagonSubtarget::enableSubRegLiveness' data-ref="_ZNK4llvm16HexagonSubtarget20enableSubRegLivenessEv">enableSubRegLiveness</dfn>() <em>const</em> {</td></tr>
<tr><th id="581">581</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSubregLiveness" title='EnableSubregLiveness' data-use='m' data-ref="EnableSubregLiveness">EnableSubregLiveness</a>;</td></tr>
<tr><th id="582">582</th><td>}</td></tr>
<tr><th id="583">583</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
