C:\Users\BuccelliLab\Documents\GitHub\intan_custom_arch\FPGA\New code\Working_project_from_simulink\RHS2000InterfaceXEM6010 release 180814_cust_arch\main.ngc 1570813578
C:\Users\BuccelliLab\Documents\GitHub\intan_custom_arch\FPGA\New code\Working_project_from_simulink\RHS2000InterfaceXEM6010 release 180814_cust_arch/okWireIn.ngc 1554448312
C:\Users\BuccelliLab\Documents\GitHub\intan_custom_arch\FPGA\New code\Working_project_from_simulink\RHS2000InterfaceXEM6010 release 180814_cust_arch/okTriggerIn.ngc 1554448312
C:\Users\BuccelliLab\Documents\GitHub\intan_custom_arch\FPGA\New code\Working_project_from_simulink\RHS2000InterfaceXEM6010 release 180814_cust_arch/okWireOut.ngc 1554448312
C:\Users\BuccelliLab\Documents\GitHub\intan_custom_arch\FPGA\New code\Working_project_from_simulink\RHS2000InterfaceXEM6010 release 180814_cust_arch/okPipeIn.ngc 1554448312
C:\Users\BuccelliLab\Documents\GitHub\intan_custom_arch\FPGA\New code\Working_project_from_simulink\RHS2000InterfaceXEM6010 release 180814_cust_arch/okPipeOut.ngc 1554448312
C:\Users\BuccelliLab\Documents\GitHub\intan_custom_arch\FPGA\New code\Working_project_from_simulink\RHS2000InterfaceXEM6010 release 180814_cust_arch/okCoreHarness.ngc 1554448312
C:\Users\BuccelliLab\Documents\GitHub\intan_custom_arch\FPGA\New code\Working_project_from_simulink\RHS2000InterfaceXEM6010 release 180814_cust_arch/TFIFO64x8a_64x8b.ngc 1554448313
C:\Users\BuccelliLab\Documents\GitHub\intan_custom_arch\FPGA\New code\Working_project_from_simulink\RHS2000InterfaceXEM6010 release 180814_cust_arch/fifo_w16_2048_r64_512.ngc 1554448305
C:\Users\BuccelliLab\Documents\GitHub\intan_custom_arch\FPGA\New code\Working_project_from_simulink\RHS2000InterfaceXEM6010 release 180814_cust_arch/fifo_w64_512_r16_2048.ngc 1554448305
C:\Users\BuccelliLab\Documents\GitHub\intan_custom_arch\FPGA\New code\Working_project_from_simulink\RHS2000InterfaceXEM6010 release 180814_cust_arch/multiplier_18x18.ngc 1554448312
OK
