INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srisa/OneDrive/Desktop/projects/Cousre-Verilog/full_adder/full_adder.srcs/sources_1/imports/full_adder/full_adder_behv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srisa/OneDrive/Desktop/projects/Cousre-Verilog/full_adder/full_adder.srcs/sim_1/imports/full_adder/tb_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srisa/OneDrive/Desktop/projects/Cousre-Verilog/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
