m255
K4
z2
!s11f MIXED_VERSIONS
!s11e vcom 2019.3_2 2019.09, Sep 24 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/jpans/ChipDesignandVerification
Ealu
Z0 w1666528838
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 -1
Z3 d/home/jpans/ChipDesignandVerification/ALU_OO
Z4 8/home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd
Z5 F/home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd
l0
L16
V1M6lGWAjgoJEgYV1ed6N[1
!s100 ]`ECcUN]c29^OIXRQi1;53
Z6 OE;C;2019.3_2;69
32
Z7 !s110 1666528849
!i10b 1
Z8 !s108 1666528849.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd|
Z10 !s107 /home/jpans/ChipDesignandVerification/ALU_OO/ALU.vhd|
!i113 0
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Abehavioural
R1
R2
DEx4 work 3 alu 0 22 1M6lGWAjgoJEgYV1ed6N[1
!i122 -1
l38
L27
VV^4FXM1zeK`;?280o]HB<0
!s100 >dYVXNe@9gOJBXmh[gZDa1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 0
R11
R12
Xdriver_sv_unit
Z13 !s115 gbprocessor_iface
Z14 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R7
VOk2XJ3gi_?;`eSg^TBdgK0
r1
!s85 0
!i10b 1
!s100 FC0]O_JhHnbjakJP3YcBJ3
IOk2XJ3gi_?;`eSg^TBdgK0
!i103 1
S1
R3
Z15 w1666528211
8/home/jpans/ChipDesignandVerification/ALU_OO/driver.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/driver.sv
!i122 -1
L0 1
Z16 OE;L;2019.3_2;69
31
R8
!s107 /home/jpans/ChipDesignandVerification/ALU_OO/driver.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/driver.sv|
!i113 0
Z17 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z18 tCvgOpt 0
Xenvironment_sv_unit
R13
R14
R7
V>B`?dcJgmNCRecIGHlY7`0
r1
!s85 0
!i10b 1
!s100 G77kn@O0k7P:l:Y8H0OKl3
I>B`?dcJgmNCRecIGHlY7`0
!i103 1
S1
R3
R15
8/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv
Fdriver.sv
Fmonitor.sv
!i122 -1
L0 1
R16
31
R8
!s107 monitor.sv|driver.sv|/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/environment.sv|
!i113 0
R17
R18
vgbprocessor
R14
!s110 1666528850
!i10b 1
!s100 kMzQk:G9E;gV:]^^Ni[o>2
!s11b `SIAO:Q@CSnFLd1E[B;YH2
IRk]DB<XP>5>3R4OdLRlW^2
Z19 VDg1SIo80bB@j0V0VzS_@n1
S1
R3
R15
8/home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv
!i122 -1
L0 14
R16
r1
!s85 0
31
R8
!s107 /home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/gbprocessor.sv|
!i113 0
R17
R18
Ygbprocessor_iface
R14
R7
!i10b 1
!s100 E?U:mHXGc2TN`PYQ_:JKc0
!s11b _WzB=171O=D1H]S[3=Ck62
IoLNj^lg5DZLCB`55o]gY41
R19
S1
R3
R15
8/home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv
!i122 -1
L0 5
R16
r1
!s85 0
31
R8
!s107 /home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/ALU_iface.sv|
!i113 0
R17
R18
Xmonitor_sv_unit
R13
R14
R7
VY;WgB48IEKkYzRXjNBH3L0
r1
!s85 0
!i10b 1
!s100 nP5kX_39FchgHf;X]2lic2
IY;WgB48IEKkYzRXjNBH3L0
!i103 1
S1
R3
R15
8/home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv
F/home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv
!i122 -1
L0 1
R16
31
R8
!s107 /home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_OO/monitor.sv|
!i113 0
R17
R18
vTop
R14
!s110 1666527986
!i10b 1
!s100 zzS[OUNlnEYXn]FKmgBb[1
!s11b ]Yb?I3h5?7U`FDgnVCWGf0
IFGYT3NhWE3c`Y;VMJB_>30
R19
S1
R3
w1666527147
8/home/jpans/ChipDesignandVerification/ALU_registers/Top.sv
F/home/jpans/ChipDesignandVerification/ALU_registers/Top.sv
!i122 -1
L0 5
R16
r1
!s85 0
31
!s108 1666527986.000000
!s107 /home/jpans/ChipDesignandVerification/ALU_registers/Top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|/home/jpans/ChipDesignandVerification/ALU_registers/Top.sv|
!i113 0
R17
R18
n@top
