INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_calc_cu
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_cu.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/damie/Documents/GitHub/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sim_1/new/full_calc_cu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_calc_cu_tb
