#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sun Apr 19 15:55:14 2015
# Process ID: 22046
# Log file: /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/top_level.vds
# Journal file: /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {Common-41} -limit 4294967295
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files {{/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/coe files/mat_5kHz_int16_2048samples.coe}}
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/xfft_0_synth_1/xfft_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/xfft_0_synth_1/xfft_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/vio_0_synth_1/vio_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/vio_0_synth_1/vio_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/mult_gen_0_synth_1/mult_gen_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/mult_gen_0_synth_1/mult_gen_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/c_addsub_0_synth_1/c_addsub_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/c_addsub_0_synth_1/c_addsub_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/cordic_0_synth_1/cordic_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/cordic_0_synth_1/cordic_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp]
# add_files -quiet /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp]
# read_vhdl -library xil_defaultlib {
#   /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/new/Hex2SSegDecoder.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/type_pkg.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/new/HexDigs2SSeg.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/new/CDiv.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd
#   /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/new/top_level.vhd
# }
# read_xdc /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc
# set_property used_in_implementation false [get_files /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.cache/wt [current_project]
# set_property parent.project_dir /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp [current_project]
# catch { write_hwdef -file top_level.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top top_level -part xc7a100tcsg324-1 -flatten_hierarchy none
Command: synth_design -top top_level -part xc7a100tcsg324-1 -flatten_hierarchy none

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 846.164 ; gain = 156.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/new/top_level.vhd:49]
INFO: [Synth 8-3491] module 'disp_draw' declared at '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:42' bound to instance 'disp_draw_inst' of component 'disp_draw' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/new/top_level.vhd:111]
INFO: [Synth 8-638] synthesizing module 'disp_draw' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:58]
INFO: [Synth 8-3491] module 'averager' declared at '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:39' bound to instance 'avg_inst' of component 'averager' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:254]
INFO: [Synth 8-638] synthesizing module 'averager' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'averager' (1#1) [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:111]
INFO: [Synth 8-3491] module 'magnitude' declared at '/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:34' bound to instance 'mag_inst' of component 'magnitude' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:325]
INFO: [Synth 8-638] synthesizing module 'magnitude' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'realSquare' of component 'mult_gen_0' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:139]
INFO: [Synth 8-637] synthesizing blackbox instance 'imagSquare' of component 'mult_gen_0' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:147]
INFO: [Synth 8-637] synthesizing blackbox instance 'sumOfSquares' of component 'c_addsub_0' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:155]
INFO: [Synth 8-637] synthesizing blackbox instance 'magSqRt' of component 'cordic_0' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'magnitude' (2#1) [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'disp_draw' (3#1) [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:58]
INFO: [Synth 8-638] synthesizing module 'adc_fft_fsmV3' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:63]
	Parameter clk_rate bound to: 100 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:66]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'adc_fft_fsmV3' (4#1) [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:63]
INFO: [Synth 8-638] synthesizing module 'xfft_0' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/.Xil/Vivado-22046-com1548.eecs.utk.edu/realtime/xfft_0_stub.vhdl:35]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/.Xil/Vivado-22046-com1548.eecs.utk.edu/realtime/blk_mem_gen_0_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/.Xil/Vivado-22046-com1548.eecs.utk.edu/realtime/blk_mem_gen_1_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/.Xil/Vivado-22046-com1548.eecs.utk.edu/realtime/clk_wiz_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'vio_0' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/.Xil/Vivado-22046-com1548.eecs.utk.edu/realtime/vio_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_0' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/.Xil/Vivado-22046-com1548.eecs.utk.edu/realtime/c_counter_binary_0_stub.vhdl:13]
INFO: [Synth 8-638] synthesizing module 'CDiv' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/new/CDiv.vhd:24]
WARNING: [Synth 8-614] signal 'D' is read in the process but is not in the sensitivity list [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/new/CDiv.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'CDiv' (5#1) [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/new/CDiv.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HexDigs2SSeg' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/new/HexDigs2SSeg.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Hex2SSeg' [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/new/Hex2SSegDecoder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Hex2SSeg' (6#1) [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/new/Hex2SSegDecoder.vhd:17]
INFO: [Synth 8-226] default block is never used [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/new/HexDigs2SSeg.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'HexDigs2SSeg' (7#1) [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/imports/new/HexDigs2SSeg.vhd:16]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/new/top_level.vhd:253]
WARNING: [Synth 8-614] signal 'barHeights' is read in the process but is not in the sensitivity list [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/new/top_level.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'top_level' (8#1) [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/sources_1/new/top_level.vhd:49]
WARNING: [Synth 8-3331] design top_level has unconnected port din[15]
WARNING: [Synth 8-3331] design top_level has unconnected port din[14]
WARNING: [Synth 8-3331] design top_level has unconnected port din[13]
WARNING: [Synth 8-3331] design top_level has unconnected port din[12]
WARNING: [Synth 8-3331] design top_level has unconnected port din[11]
WARNING: [Synth 8-3331] design top_level has unconnected port din[10]
WARNING: [Synth 8-3331] design top_level has unconnected port din[9]
WARNING: [Synth 8-3331] design top_level has unconnected port din[8]
WARNING: [Synth 8-3331] design top_level has unconnected port din[7]
WARNING: [Synth 8-3331] design top_level has unconnected port din[6]
WARNING: [Synth 8-3331] design top_level has unconnected port din[5]
WARNING: [Synth 8-3331] design top_level has unconnected port din[4]
WARNING: [Synth 8-3331] design top_level has unconnected port din[3]
WARNING: [Synth 8-3331] design top_level has unconnected port din[2]
WARNING: [Synth 8-3331] design top_level has unconnected port din[1]
WARNING: [Synth 8-3331] design top_level has unconnected port din[0]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 931.047 ; gain = 241.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/.Xil/Vivado-22046-com1548.eecs.utk.edu/dcp_8/clk_wiz_0_in_context.xdc] for cell 'clk_debug'
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/.Xil/Vivado-22046-com1548.eecs.utk.edu/dcp_8/clk_wiz_0_in_context.xdc] for cell 'clk_debug'
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.016 ; gain = 526.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for clk. (constraint file  /data1/cdaffron/git/ece551hw/final/chris/bars_to_seg_disp/bars_to_seg_disp.runs/synth_1/dont_buffer.xdc, line 11).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.016 ; gain = 526.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.016 ; gain = 526.977
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_curr_reg' in module 'disp_draw'
INFO: [Synth 8-3354] encoded FSM with state register 's_curr_reg' using encoding 'one-hot' in module 'disp_draw'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  33 Input     16 Bit       Adders := 1     
	  17 Input     16 Bit       Adders := 1     
	  16 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 134   
	               13 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 132   
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	  24 Input     18 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	  18 Input     10 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 6     
	  16 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 283   
	  15 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 140   
	   3 Input      1 Bit        Muxes := 155   
	   8 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module averager 
Detailed RTL Component Info : 
+---Adders : 
	  33 Input     16 Bit       Adders := 1     
	  17 Input     16 Bit       Adders := 1     
	  16 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module magnitude 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module disp_draw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 130   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  24 Input     18 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 64    
	  18 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 6     
	  18 Input      8 Bit        Muxes := 2     
	  18 Input      5 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 154   
	   8 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 140   
	  14 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 273   
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
Module adc_fft_fsmV3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module CDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module Hex2SSeg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
Module HexDigs2SSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1217.016 ; gain = 526.977
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top_level has unconnected port din[15]
WARNING: [Synth 8-3331] design top_level has unconnected port din[14]
WARNING: [Synth 8-3331] design top_level has unconnected port din[13]
WARNING: [Synth 8-3331] design top_level has unconnected port din[12]
WARNING: [Synth 8-3331] design top_level has unconnected port din[11]
WARNING: [Synth 8-3331] design top_level has unconnected port din[10]
WARNING: [Synth 8-3331] design top_level has unconnected port din[9]
WARNING: [Synth 8-3331] design top_level has unconnected port din[8]
WARNING: [Synth 8-3331] design top_level has unconnected port din[7]
WARNING: [Synth 8-3331] design top_level has unconnected port din[6]
WARNING: [Synth 8-3331] design top_level has unconnected port din[5]
WARNING: [Synth 8-3331] design top_level has unconnected port din[4]
WARNING: [Synth 8-3331] design top_level has unconnected port din[3]
WARNING: [Synth 8-3331] design top_level has unconnected port din[2]
WARNING: [Synth 8-3331] design top_level has unconnected port din[1]
WARNING: [Synth 8-3331] design top_level has unconnected port din[0]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[6]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1217.016 ; gain = 526.977
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1217.016 ; gain = 526.977
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (disp_draw_inst/i_276/\FSM_onehot_s_curr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/ram1_rst_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/\fft_config_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_fsm/m_axis_data_tready_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/\s_axis_config_tdata_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_fsm/\s_axis_config_tdata_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\average_reg[14] ) is unused and will be removed from module averager.
WARNING: [Synth 8-3332] Sequential element (\average_reg[13] ) is unused and will be removed from module averager.
WARNING: [Synth 8-3332] Sequential element (\average_reg[12] ) is unused and will be removed from module averager.
WARNING: [Synth 8-3332] Sequential element (\average_reg[11] ) is unused and will be removed from module averager.
WARNING: [Synth 8-3332] Sequential element (\realValReg_reg[14] ) is unused and will be removed from module magnitude.
WARNING: [Synth 8-3332] Sequential element (\realValReg_reg[13] ) is unused and will be removed from module magnitude.
WARNING: [Synth 8-3332] Sequential element (\realValReg_reg[12] ) is unused and will be removed from module magnitude.
WARNING: [Synth 8-3332] Sequential element (\realValReg_reg[11] ) is unused and will be removed from module magnitude.
WARNING: [Synth 8-3332] Sequential element (\imagValReg_reg[14] ) is unused and will be removed from module magnitude.
WARNING: [Synth 8-3332] Sequential element (\imagValReg_reg[13] ) is unused and will be removed from module magnitude.
WARNING: [Synth 8-3332] Sequential element (\imagValReg_reg[12] ) is unused and will be removed from module magnitude.
WARNING: [Synth 8-3332] Sequential element (\imagValReg_reg[11] ) is unused and will be removed from module magnitude.
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_s_curr_reg[0] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\realVal_reg[14] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\realVal_reg[13] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\realVal_reg[12] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\realVal_reg[11] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\imagVal_reg[14] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\imagVal_reg[13] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\imagVal_reg[12] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (\imagVal_reg[11] ) is unused and will be removed from module disp_draw.
WARNING: [Synth 8-3332] Sequential element (ram1_rst_reg) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (ram2_rst_reg) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\ram2_addra_s_reg[12] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\ram2_addra_s_reg[11] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\ram2_addra_s_reg[10] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[15] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[14] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[13] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[12] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[11] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[10] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[9] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[7] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[6] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[5] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[4] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[3] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[2] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[1] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\s_axis_config_tdata_reg[0] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (m_axis_data_tready_reg) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[7] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[6] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[5] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[4] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[3] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[2] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[1] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\fft_config_reg[0] ) is unused and will be removed from module adc_fft_fsmV3.
WARNING: [Synth 8-3332] Sequential element (\cathodes_reg[7] ) is unused and will be removed from module HexDigs2SSeg.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1217.016 ; gain = 526.977
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1217.016 ; gain = 526.977
Finished Parallel Section  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1217.016 ; gain = 526.977
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1236.039 ; gain = 546.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1243.035 ; gain = 552.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1263.020 ; gain = 572.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin mag_inst:realVal[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mag_inst:realVal[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mag_inst:realVal[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mag_inst:realVal[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mag_inst:imagVal[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mag_inst:imagVal[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mag_inst:imagVal[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin mag_inst:imagVal[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:fft_points[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:fft_points[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:fft_points[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:fft_points[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:fft_points[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:n_samples[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:sample_rate[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:init_max_addr[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin fft_fsm:ram_initialized to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin divide:TCvl[3] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1263.020 ; gain = 572.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1263.020 ; gain = 572.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|magnitude   | barNumOut_reg[5] | 12     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|magnitude   | inValidPipe3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |mult_gen_0         |         2|
|2     |c_addsub_0         |         1|
|3     |cordic_0           |         1|
|4     |xfft_0             |         1|
|5     |blk_mem_gen_0      |         1|
|6     |blk_mem_gen_1      |         1|
|7     |clk_wiz_0          |         1|
|8     |vio_0              |         1|
|9     |c_counter_binary_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0      |     1|
|2     |blk_mem_gen_1      |     1|
|3     |c_addsub_0_bbox    |     1|
|4     |c_counter_binary_0 |     1|
|5     |clk_wiz_0          |     1|
|6     |cordic_0_bbox      |     1|
|7     |mult_gen_0_bbox    |     1|
|8     |mult_gen_0_bbox_0  |     1|
|9     |vio_0              |     1|
|10    |xfft_0             |     1|
|11    |CARRY4             |   146|
|12    |LUT1               |    58|
|13    |LUT2               |    58|
|14    |LUT3               |  1494|
|15    |LUT4               |   427|
|16    |LUT5               |   166|
|17    |LUT6               |   512|
|18    |MUXF7              |    65|
|19    |MUXF8              |    32|
|20    |SRL16E             |     7|
|21    |FDCE               |    47|
|22    |FDPE               |     1|
|23    |FDRE               |  3256|
|24    |FDSE               |    14|
|25    |IBUF               |     7|
|26    |OBUF               |    16|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |  6559|
|2     |  disp_draw_inst |disp_draw     |  5771|
|3     |    avg_inst     |averager      |  1071|
|4     |    mag_inst     |magnitude     |   160|
|5     |  fft_fsm        |adc_fft_fsmV3 |   233|
|6     |  divide         |CDiv          |   109|
|7     |  decoder        |HexDigs2SSeg  |    50|
|8     |    dig0         |Hex2SSeg__1   |     7|
|9     |    dig1         |Hex2SSeg__2   |     7|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1263.020 ; gain = 572.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 204 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1263.020 ; gain = 572.980
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1263.023 ; gain = 458.855
# write_checkpoint top_level.dcp
# report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1263.023 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 15:56:13 2015...
