{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685715384842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685715384862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 08:16:24 2023 " "Processing started: Fri Jun 02 08:16:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685715384862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1685715384862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta m68hc11 -c m68hc11 " "Command: quartus_sta m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1685715384862 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1685715385015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1685715385589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1685715385589 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715385619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715385619 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "m68hc11.sdc " "Synopsys Design Constraints File file not found: 'm68hc11.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1685715386208 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715386208 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685715386218 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|CN secuenciador:inst14\|registro_sec:inst13\|CN " "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|CN secuenciador:inst14\|registro_sec:inst13\|CN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685715386218 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|nCRI secuenciador:inst14\|registro_sec:inst13\|nCRI " "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|nCRI secuenciador:inst14\|registro_sec:inst13\|nCRI" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685715386218 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|CC secuenciador:inst14\|registro_sec:inst13\|CC " "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|CC secuenciador:inst14\|registro_sec:inst13\|CC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685715386218 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|nCBD secuenciador:inst14\|registro_sec:inst13\|nCBD " "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|nCBD secuenciador:inst14\|registro_sec:inst13\|nCBD" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685715386218 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|CZ secuenciador:inst14\|registro_sec:inst13\|CZ " "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|CZ secuenciador:inst14\|registro_sec:inst13\|CZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1685715386218 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685715386218 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[6\]~35\|combout " "Node \"IRX\|D\[6\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[6\]~11\|datad " "Node \"BusAlta\|PortR\[6\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[6\]~11\|combout " "Node \"BusAlta\|PortR\[6\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[6\]~12\|datac " "Node \"BusAlta\|PortR\[6\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[6\]~12\|combout " "Node \"BusAlta\|PortR\[6\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[6\]~58\|datac " "Node \"IRX\|D\[6\]~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[6\]~58\|combout " "Node \"IRX\|D\[6\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[6\]~35\|datab " "Node \"IRX\|D\[6\]~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[6\]~8\|datac " "Node \"IRX\|C\[6\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[6\]~8\|combout " "Node \"IRX\|C\[6\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[6\]~9\|datab " "Node \"IRX\|C\[6\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[6\]~9\|combout " "Node \"IRX\|C\[6\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[6\]~11\|datac " "Node \"BusAlta\|PortR\[6\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1685715386228 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[5\]~39\|combout " "Node \"IRX\|D\[5\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[5\]~13\|datac " "Node \"BusAlta\|PortR\[5\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[5\]~13\|combout " "Node \"BusAlta\|PortR\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[5\]~14\|datab " "Node \"BusAlta\|PortR\[5\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[5\]~14\|combout " "Node \"BusAlta\|PortR\[5\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[5\]~59\|datad " "Node \"IRX\|D\[5\]~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[5\]~59\|combout " "Node \"IRX\|D\[5\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[5\]~39\|datac " "Node \"IRX\|D\[5\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[5\]~12\|datac " "Node \"IRX\|C\[5\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[5\]~12\|combout " "Node \"IRX\|C\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[5\]~13\|datad " "Node \"IRX\|C\[5\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[5\]~13\|combout " "Node \"IRX\|C\[5\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[5\]~13\|datad " "Node \"BusAlta\|PortR\[5\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1685715386228 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[2\]~47\|combout " "Node \"IRX\|D\[2\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[2\]~19\|datad " "Node \"BusAlta\|PortR\[2\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[2\]~19\|combout " "Node \"BusAlta\|PortR\[2\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[2\]~20\|dataa " "Node \"BusAlta\|PortR\[2\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[2\]~20\|combout " "Node \"BusAlta\|PortR\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[2\]~61\|datac " "Node \"IRX\|D\[2\]~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[2\]~61\|combout " "Node \"IRX\|D\[2\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[2\]~47\|datab " "Node \"IRX\|D\[2\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[2\]~25\|datac " "Node \"IRX\|C\[2\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[2\]~25\|combout " "Node \"IRX\|C\[2\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[2\]~26\|dataa " "Node \"IRX\|C\[2\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[2\]~26\|combout " "Node \"IRX\|C\[2\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[2\]~19\|datac " "Node \"BusAlta\|PortR\[2\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1685715386228 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[1\]~51\|combout " "Node \"IRX\|D\[1\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[1\]~21\|datac " "Node \"BusAlta\|PortR\[1\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[1\]~21\|combout " "Node \"BusAlta\|PortR\[1\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[1\]~22\|datad " "Node \"BusAlta\|PortR\[1\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[1\]~22\|combout " "Node \"BusAlta\|PortR\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[1\]~62\|dataa " "Node \"IRX\|D\[1\]~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[1\]~62\|combout " "Node \"IRX\|D\[1\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[1\]~51\|datab " "Node \"IRX\|D\[1\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[1\]~29\|dataa " "Node \"IRX\|C\[1\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[1\]~29\|combout " "Node \"IRX\|C\[1\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[1\]~30\|dataa " "Node \"IRX\|C\[1\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[1\]~30\|combout " "Node \"IRX\|C\[1\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[1\]~21\|datad " "Node \"BusAlta\|PortR\[1\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1685715386228 ""}
{ "Warning" "WSTA_SCC_LOOP" "15 " "Found combinational loop of 15 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|Yupa\[3\]~5\|combout " "Node \"inst1\|Yupa\[3\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[3\]~17\|dataa " "Node \"BusAlta\|PortR\[3\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[3\]~17\|combout " "Node \"BusAlta\|PortR\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[3\]~18\|datab " "Node \"BusAlta\|PortR\[3\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[3\]~18\|combout " "Node \"BusAlta\|PortR\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|Yupa\[3\]~1\|datac " "Node \"inst1\|Yupa\[3\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|Yupa\[3\]~1\|combout " "Node \"inst1\|Yupa\[3\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|Yupa\[3\]~5\|datab " "Node \"inst1\|Yupa\[3\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~20\|dataa " "Node \"IRX\|C\[3\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~20\|combout " "Node \"IRX\|C\[3\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~21\|datab " "Node \"IRX\|C\[3\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~21\|combout " "Node \"IRX\|C\[3\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~22\|dataa " "Node \"IRX\|C\[3\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[3\]~22\|combout " "Node \"IRX\|C\[3\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[3\]~17\|datac " "Node \"BusAlta\|PortR\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""}  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 25 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1685715386228 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[4\]~43\|combout " "Node \"IRX\|D\[4\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[4\]~15\|dataa " "Node \"BusAlta\|PortR\[4\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[4\]~15\|combout " "Node \"BusAlta\|PortR\[4\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[4\]~16\|datac " "Node \"BusAlta\|PortR\[4\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[4\]~16\|combout " "Node \"BusAlta\|PortR\[4\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[4\]~60\|datac " "Node \"IRX\|D\[4\]~60\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[4\]~60\|combout " "Node \"IRX\|D\[4\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[4\]~43\|datab " "Node \"IRX\|D\[4\]~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[4\]~16\|datac " "Node \"IRX\|C\[4\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[4\]~16\|combout " "Node \"IRX\|C\[4\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[4\]~17\|datab " "Node \"IRX\|C\[4\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[4\]~17\|combout " "Node \"IRX\|C\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[4\]~15\|datad " "Node \"BusAlta\|PortR\[4\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1685715386228 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|D\[0\]~55\|combout " "Node \"IRX\|D\[0\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[0\]~23\|datad " "Node \"BusAlta\|PortR\[0\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[0\]~23\|combout " "Node \"BusAlta\|PortR\[0\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[0\]~24\|datac " "Node \"BusAlta\|PortR\[0\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[0\]~24\|combout " "Node \"BusAlta\|PortR\[0\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[0\]~63\|datab " "Node \"IRX\|D\[0\]~63\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[0\]~63\|combout " "Node \"IRX\|D\[0\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[0\]~55\|dataa " "Node \"IRX\|D\[0\]~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[0\]~33\|datab " "Node \"IRX\|C\[0\]~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[0\]~33\|combout " "Node \"IRX\|C\[0\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[0\]~34\|datac " "Node \"IRX\|C\[0\]~34\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[0\]~34\|combout " "Node \"IRX\|C\[0\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[0\]~23\|datac " "Node \"BusAlta\|PortR\[0\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1685715386228 ""}
{ "Warning" "WSTA_SCC_LOOP" "13 " "Found combinational loop of 13 nodes" { { "Warning" "WSTA_SCC_NODE" "IRX\|C\[7\]~5\|combout " "Node \"IRX\|C\[7\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[7\]~9\|datab " "Node \"BusAlta\|PortR\[7\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[7\]~9\|combout " "Node \"BusAlta\|PortR\[7\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[7\]~10\|datab " "Node \"BusAlta\|PortR\[7\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[7\]~10\|combout " "Node \"BusAlta\|PortR\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[7\]~56\|datac " "Node \"IRX\|D\[7\]~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[7\]~56\|combout " "Node \"IRX\|D\[7\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[7\]~30\|dataa " "Node \"IRX\|D\[7\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|D\[7\]~30\|combout " "Node \"IRX\|D\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "BusAlta\|PortR\[7\]~9\|datad " "Node \"BusAlta\|PortR\[7\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[7\]~2\|datac " "Node \"IRX\|C\[7\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[7\]~2\|combout " "Node \"IRX\|C\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""} { "Warning" "WSTA_SCC_NODE" "IRX\|C\[7\]~5\|datab " "Node \"IRX\|C\[7\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685715386228 ""}  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } } { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } } { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1685715386228 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1685715386248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685715386249 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1685715386251 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1685715386393 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1685715386485 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685715386527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.793 " "Worst-case setup slack is -12.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.793          -18221.859 CLK  " "  -12.793          -18221.859 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.417             -91.167 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "  -12.417             -91.167 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.211              -4.211 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -4.211              -4.211 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.325              -3.325 secuenciador:inst14\|registro_sec:inst13\|CN  " "   -3.325              -3.325 secuenciador:inst14\|registro_sec:inst13\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.221             -17.747 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "   -2.221             -17.747 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.042              -2.042 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -2.042              -2.042 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715386527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 CLK  " "    0.362               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.630               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "    1.630               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.395               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "    2.395               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.562               0.000 secuenciador:inst14\|registro_sec:inst13\|CC  " "    2.562               0.000 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.041               0.000 secuenciador:inst14\|registro_sec:inst13\|CN  " "    3.041               0.000 secuenciador:inst14\|registro_sec:inst13\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.368               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ  " "    3.368               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715386546 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685715386556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685715386556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3228.303 CLK  " "   -3.000           -3228.303 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CN  " "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715386556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715386556 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685715386618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1685715386731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1685715390736 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685715390966 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685715391089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.241 " "Worst-case setup slack is -12.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.241          -17555.039 CLK  " "  -12.241          -17555.039 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.917             -87.887 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "  -11.917             -87.887 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.905              -3.905 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -3.905              -3.905 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.103              -3.103 secuenciador:inst14\|registro_sec:inst13\|CN  " "   -3.103              -3.103 secuenciador:inst14\|registro_sec:inst13\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.181             -17.426 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "   -2.181             -17.426 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.911              -1.911 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -1.911              -1.911 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715391089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 CLK  " "    0.324               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.555               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "    1.555               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.256               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "    2.256               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.419               0.000 secuenciador:inst14\|registro_sec:inst13\|CC  " "    2.419               0.000 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.868               0.000 secuenciador:inst14\|registro_sec:inst13\|CN  " "    2.868               0.000 secuenciador:inst14\|registro_sec:inst13\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.131               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ  " "    3.131               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715391124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685715391175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685715391185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3228.303 CLK  " "   -3.000           -3228.303 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CN  " "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715391185 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1685715391257 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1685715391637 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1685715391671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.677 " "Worst-case setup slack is -4.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.677             -33.797 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "   -4.677             -33.797 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.640           -6062.489 CLK  " "   -4.640           -6062.489 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337              -1.337 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -1.337              -1.337 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068              -1.068 secuenciador:inst14\|registro_sec:inst13\|CN  " "   -1.068              -1.068 secuenciador:inst14\|registro_sec:inst13\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525              -0.525 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -0.525              -0.525 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -4.141 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "   -0.521              -4.141 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715391671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLK  " "    0.151               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "    0.741               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "    1.030               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.260               0.000 secuenciador:inst14\|registro_sec:inst13\|CC  " "    1.260               0.000 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.488               0.000 secuenciador:inst14\|registro_sec:inst13\|CN  " "    1.488               0.000 secuenciador:inst14\|registro_sec:inst13\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.605               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ  " "    1.605               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715391721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685715391721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1685715391735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2310.120 CLK  " "   -3.000           -2310.120 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "   -1.000              -8.000 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "   -1.000              -8.000 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -1.000              -1.000 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 secuenciador:inst14\|registro_sec:inst13\|CN  " "   -1.000              -1.000 secuenciador:inst14\|registro_sec:inst13\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -1.000              -1.000 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1685715391735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1685715391735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685715393197 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1685715393197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 119 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685715393679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 08:16:33 2023 " "Processing ended: Fri Jun 02 08:16:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685715393679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685715393679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685715393679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1685715393679 ""}
