{
  "design": {
    "design_info": {
      "boundary_crc": "0x551DE12D5CABAEEF",
      "device": "xc7z020clg400-2",
      "name": "design_receiver",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2_AR72614"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "ila_0": "",
      "ReceiverWrapper_0": ""
    },
    "ports": {
      "clock_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "resetN": {
        "type": "rst",
        "direction": "I"
      },
      "receiver_ad": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "receiver_sync_in": {
        "direction": "I"
      },
      "receiver_da": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "receiver_sync_out": {
        "direction": "O"
      },
      "receiver_ad_clk": {
        "direction": "O"
      },
      "receiver_da_clk": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_receiver_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "180.523"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "162.874"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "60.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.250"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "16.875"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_receiver_ila_0_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          },
          "C_PROBE1_WIDTH": {
            "value": "8"
          },
          "C_PROBE3_WIDTH": {
            "value": "8"
          }
        }
      },
      "ReceiverWrapper_0": {
        "vlnv": "xilinx.com:module_ref:ReceiverWrapper:1.0",
        "xci_name": "design_receiver_ReceiverWrapper_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ReceiverWrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I"
          },
          "resetN": {
            "type": "rst",
            "direction": "I"
          },
          "receiver_ad": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "receiver_sync_in": {
            "direction": "I"
          },
          "receiver_da": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "receiver_sync_out": {
            "direction": "O"
          },
          "receiver_ad_clk": {
            "type": "clk",
            "direction": "O"
          },
          "receiver_da_clk": {
            "type": "clk",
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "resetN_1": {
        "ports": [
          "resetN",
          "clk_wiz_0/resetn"
        ]
      },
      "clock_in_1": {
        "ports": [
          "clock_in",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ila_0/clk",
          "ReceiverWrapper_0/clock"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "ReceiverWrapper_0/resetN"
        ]
      },
      "receiver_ad_1": {
        "ports": [
          "receiver_ad",
          "ila_0/probe1",
          "ReceiverWrapper_0/receiver_ad"
        ]
      },
      "receiver_sync_in_1": {
        "ports": [
          "receiver_sync_in",
          "ila_0/probe0",
          "ReceiverWrapper_0/receiver_sync_in"
        ]
      },
      "ReceiverWrapper_0_receiver_da": {
        "ports": [
          "ReceiverWrapper_0/receiver_da",
          "receiver_da",
          "ila_0/probe3"
        ]
      },
      "ReceiverWrapper_0_receiver_sync_out": {
        "ports": [
          "ReceiverWrapper_0/receiver_sync_out",
          "receiver_sync_out",
          "ila_0/probe2"
        ]
      },
      "ReceiverWrapper_0_receiver_ad_clk": {
        "ports": [
          "ReceiverWrapper_0/receiver_ad_clk",
          "receiver_ad_clk",
          "ila_0/probe4"
        ]
      },
      "ReceiverWrapper_0_receiver_da_clk": {
        "ports": [
          "ReceiverWrapper_0/receiver_da_clk",
          "receiver_da_clk",
          "ila_0/probe5"
        ]
      }
    }
  }
}