// Seed: 1598862773
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  assign module_1._id_1 = 0;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd29,
    parameter id_6 = 32'd90
) (
    output tri0 id_0,
    input  tri1 _id_1,
    output wor  id_2
);
  assign id_2 = 1;
  wire id_4;
  localparam [id_1 : 1] id_5 = -1 == -1;
  logic _id_6;
  wire [1  ==  ~  id_1 : id_6] id_7, id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_4,
      id_9,
      id_4,
      id_5,
      id_7,
      id_10,
      id_11,
      id_10,
      id_10,
      id_12,
      id_12,
      id_10,
      id_9,
      id_12,
      id_8,
      id_12,
      id_8,
      id_7,
      id_7,
      id_11,
      id_10,
      id_10
  );
endmodule
