
---------- Begin Simulation Statistics ----------
final_tick                                    9980000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  30505                       # Simulator instruction rate (inst/s)
host_mem_usage                                 844688                       # Number of bytes of host memory used
host_op_rate                                    34701                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                              301410608                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        1000                       # Number of instructions simulated
sim_ops                                          1147                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000010                       # Number of seconds simulated
sim_ticks                                     9980000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             25.925926                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                      56                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  216                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               118                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               500                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              22                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               22                       # Number of indirect misses.
system.cpu.branchPred.lookups                     660                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      41                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        1000                       # Number of instructions committed
system.cpu.committedOps                          1147                       # Number of ops (including micro ops) committed
system.cpu.cpi                              19.960000                       # CPI: cycles per instruction
system.cpu.discardedOps                           366                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               1351                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions               352                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions              181                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           17249                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.050100                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            19960                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                     804     70.10%     70.10% # Class of committed instruction
system.cpu.op_class_0::IntMult                      2      0.17%     70.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       2      0.17%     70.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                    178     15.52%     85.96% # Class of committed instruction
system.cpu.op_class_0::MemWrite                   161     14.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                     1147                       # Class of committed instruction
system.cpu.tickCycles                            2711                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           149                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          150                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                127                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           127                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         9536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    9536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               149                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     149    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 149                       # Request fanout histogram
system.membus.reqLayer0.occupancy              169000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             801000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              22                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            97                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           31                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   9536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              150                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    150    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                150                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              75000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             79500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            144000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_misses::.cpu.inst                 97                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 53                       # number of demand (read+write) misses
system.l2.demand_misses::total                    150                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                97                       # number of overall misses
system.l2.overall_misses::.cpu.data                53                       # number of overall misses
system.l2.overall_misses::total                   150                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst      7587500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      4664500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         12252000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      7587500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      4664500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        12252000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst               97                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  150                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst              97                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 150                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78221.649485                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88009.433962                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        81680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78221.649485                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88009.433962                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        81680                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst            97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               150                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              150                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst      6627500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      4134500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     10762000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      6627500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      4134500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     10762000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68324.742268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78009.433962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71746.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68324.742268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78009.433962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71746.666667                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data              22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  22                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      2141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2141500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            22                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                22                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97340.909091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97340.909091                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      1921500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1921500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87340.909091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87340.909091                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst           97                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               97                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst      7587500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      7587500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst           97                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             97                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78221.649485                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78221.649485                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           97                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           97                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      6627500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6627500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68324.742268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68324.742268                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      2523000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2523000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            31                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81387.096774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81387.096774                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      2213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      2213000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71387.096774                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71387.096774                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    76.491891                       # Cycle average of tags in use
system.l2.tags.total_refs                         149                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       149                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        46.865536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        29.626355                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.002334                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.004547                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1349                       # Number of tag accesses
system.l2.tags.data_accesses                     1349                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst           6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               9536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6144                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst              96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 149                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         615631263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         339879760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             955511022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    615631263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        615631263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        615631263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        339879760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            955511022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples        96.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000516000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 295                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         149                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       149                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      1851750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 4645500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12427.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31177.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      103                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   149                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           41                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.414634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.896658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.416393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           16     39.02%     39.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           14     34.15%     73.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            2      4.88%     78.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      7.32%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      7.32%     92.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      2.44%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      2.44%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      2.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           41                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   9536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    9536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       955.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    955.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       9875000                       # Total gap between requests
system.mem_ctrls.avgGap                      66275.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         6144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 615631262.525050163269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 339879759.519038081169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           96                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           53                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      2694250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1951250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28065.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36816.04                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    69.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               128520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                60720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              571200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          4379310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           144480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            5898870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        591.069138                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       348000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      9372000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               199920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              492660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          4513830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy            31200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            5947125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        595.904309                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        12000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      9708000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst          423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              423                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          423                       # number of overall hits
system.cpu.icache.overall_hits::total             423                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           97                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           97                       # number of overall misses
system.cpu.icache.overall_misses::total            97                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7828000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7828000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7828000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7828000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.186538                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.186538                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.186538                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.186538                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80701.030928                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80701.030928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80701.030928                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80701.030928                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst           97                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           97                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           97                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           97                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7732000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7732000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.186538                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.186538                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.186538                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.186538                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79711.340206                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79711.340206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79711.340206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79711.340206                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             423                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           97                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7828000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7828000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.186538                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.186538                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80701.030928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80701.030928                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           97                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           97                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.186538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.186538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79711.340206                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79711.340206                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            46.764534                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 519                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                96                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.406250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    46.764534                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.182674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.182674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1136                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1136                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              304                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          304                       # number of overall hits
system.cpu.dcache.overall_hits::total             304                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           63                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             63                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           64                       # number of overall misses
system.cpu.dcache.overall_misses::total            64                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5816500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5816500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5816500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5816500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          367                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          367                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          368                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          368                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.171662                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.171662                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.173913                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.173913                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92325.396825                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92325.396825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 90882.812500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90882.812500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           52                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           53                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4666500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4666500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4744000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4744000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.141689                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.141689                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.144022                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.144022                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89740.384615                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89740.384615                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89509.433962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89509.433962                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           33                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            33                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2742500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2742500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.159420                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.159420                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83106.060606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83106.060606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2492000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2492000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.144928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.144928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83066.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83066.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3074000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3074000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.187500                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.187500                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102466.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102466.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2174500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2174500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.137500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.137500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98840.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98840.909091                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        77500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        77500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            29.570594                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 357                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                53                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.735849                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    29.570594                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.028878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.028878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.051758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses               789                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses              789                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON      9980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED      9980000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
