// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\controllerPeripheralHdlAdi\controllerHdl\controllerHdl_StandBy.v
// Created: 2014-09-08 14:12:04
// 
// Generated by MATLAB 8.2 and HDL Coder 3.3
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: controllerHdl_StandBy
// Source Path: controllerHdl/Field_Oriented_Control/StandBy
// Hierarchy Level: 3
// 
// Simulink subsystem description for controllerHdl/Field_Oriented_Control/StandBy:
// 
// Stand By mode for controller outputs constant phase voltages.
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module controllerHdl_StandBy
          (
           Phase_Voltages_0,
           Phase_Voltages_1,
           Phase_Voltages_2
          );


  output  signed [19:0] Phase_Voltages_0;  // sfix20_En12
  output  signed [19:0] Phase_Voltages_1;  // sfix20_En12
  output  signed [19:0] Phase_Voltages_2;  // sfix20_En12


  wire signed [19:0] Constant_out1 [0:2];  // sfix20_En12 [3]

  // StandBy
  // 
  // Block Description: Controller outputs constant phase voltages.


  // <S16>/Constant
  assign Constant_out1[0] = 20'sb00000000000000000000;
  assign Constant_out1[1] = 20'sb00000000000000000000;
  assign Constant_out1[2] = 20'sb00000000000000000000;



  assign Phase_Voltages_0 = Constant_out1[0];

  assign Phase_Voltages_1 = Constant_out1[1];

  assign Phase_Voltages_2 = Constant_out1[2];

endmodule  // controllerHdl_StandBy

