$comment
	File created using the following command:
		vcd file CRC.msim.vcd -direction
$end
$date
	Sat Nov 18 17:07:43 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CRC_vlg_vec_tst $end
$var reg 16 ! a [15:0] $end
$var wire 1 " error [7] $end
$var wire 1 # error [6] $end
$var wire 1 $ error [5] $end
$var wire 1 % error [4] $end
$var wire 1 & error [3] $end
$var wire 1 ' error [2] $end
$var wire 1 ( error [1] $end
$var wire 1 ) error [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 a[0]~input_o $end
$var wire 1 2 a[8]~input_o $end
$var wire 1 3 a[14]~input_o $end
$var wire 1 4 a[15]~input_o $end
$var wire 1 5 a[12]~input_o $end
$var wire 1 6 a[13]~input_o $end
$var wire 1 7 a[10]~input_o $end
$var wire 1 8 a[11]~input_o $end
$var wire 1 9 a[9]~input_o $end
$var wire 1 : a[6]~input_o $end
$var wire 1 ; a[7]~input_o $end
$var wire 1 < a[4]~input_o $end
$var wire 1 = a[5]~input_o $end
$var wire 1 > a[2]~input_o $end
$var wire 1 ? a[3]~input_o $end
$var wire 1 @ a[1]~input_o $end
$var wire 1 A error[0]~output_o $end
$var wire 1 B error[1]~output_o $end
$var wire 1 C error[2]~output_o $end
$var wire 1 D error[3]~output_o $end
$var wire 1 E error[4]~output_o $end
$var wire 1 F error[5]~output_o $end
$var wire 1 G error[6]~output_o $end
$var wire 1 H error[7]~output_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001000100000000 !
0)
0(
0'
0&
0%
0$
0#
0"
x*
0+
1,
x-
1.
1/
10
01
12
03
14
15
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
$end
#1000000
