[2025-09-17 09:32:54] START suite=qualcomm_srv trace=srv204_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv204_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2800411 heartbeat IPC: 3.571 cumulative IPC: 3.571 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5394744 heartbeat IPC: 3.855 cumulative IPC: 3.707 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5394744 cumulative IPC: 3.707 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5394744 cumulative IPC: 3.707 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14796515 heartbeat IPC: 1.064 cumulative IPC: 1.064 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 24100104 heartbeat IPC: 1.075 cumulative IPC: 1.069 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 33305086 heartbeat IPC: 1.086 cumulative IPC: 1.075 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 42723729 heartbeat IPC: 1.062 cumulative IPC: 1.072 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 52059808 heartbeat IPC: 1.071 cumulative IPC: 1.071 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 61406787 heartbeat IPC: 1.07 cumulative IPC: 1.071 (Simulation time: 00 hr 08 min 31 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv204_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 70642240 heartbeat IPC: 1.083 cumulative IPC: 1.073 (Simulation time: 00 hr 09 min 40 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 79985465 heartbeat IPC: 1.07 cumulative IPC: 1.073 (Simulation time: 00 hr 10 min 50 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 89265986 heartbeat IPC: 1.078 cumulative IPC: 1.073 (Simulation time: 00 hr 12 min 03 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 92949984 cumulative IPC: 1.076 (Simulation time: 00 hr 13 min 15 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 92949984 cumulative IPC: 1.076 (Simulation time: 00 hr 13 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv204_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.076 instructions: 100000002 cycles: 92949984
CPU 0 Branch Prediction Accuracy: 92.56% MPKI: 13.44 Average ROB Occupancy at Mispredict: 30.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06723
BRANCH_INDIRECT: 0.3272
BRANCH_CONDITIONAL: 11.81
BRANCH_DIRECT_CALL: 0.398
BRANCH_INDIRECT_CALL: 0.4717
BRANCH_RETURN: 0.3717


====Backend Stall Breakdown====
ROB_STALL: 216217
LQ_STALL: 0
SQ_STALL: 850287


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 108.87761
REPLAY_LOAD: 61.896133
NON_REPLAY_LOAD: 10.329625

== Total ==
ADDR_TRANS: 36474
REPLAY_LOAD: 25625
NON_REPLAY_LOAD: 154118

== Counts ==
ADDR_TRANS: 335
REPLAY_LOAD: 414
NON_REPLAY_LOAD: 14920

cpu0->cpu0_STLB TOTAL        ACCESS:    2059175 HIT:    2033842 MISS:      25333 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2059175 HIT:    2033842 MISS:      25333 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9617537 HIT:    8362668 MISS:    1254869 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7811065 HIT:    6708998 MISS:    1102067 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     597866 HIT:     501216 MISS:      96650 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1150695 HIT:    1140965 MISS:       9730 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      57911 HIT:      11489 MISS:      46422 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.81 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15205912 HIT:    7850622 MISS:    7355290 MSHR_MERGE:    1783465
cpu0->cpu0_L1I LOAD         ACCESS:   15205912 HIT:    7850622 MISS:    7355290 MSHR_MERGE:    1783465
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.11 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29550481 HIT:   24947786 MISS:    4602695 MSHR_MERGE:    1707671
cpu0->cpu0_L1D LOAD         ACCESS:   16496231 HIT:   13731887 MISS:    2764344 MSHR_MERGE:     525099
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12991734 HIT:   11211406 MISS:    1780328 MSHR_MERGE:    1182460
cpu0->cpu0_L1D TRANSLATION  ACCESS:      62516 HIT:       4493 MISS:      58023 MSHR_MERGE:        112
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12445725 HIT:   10386502 MISS:    2059223 MSHR_MERGE:    1037319
cpu0->cpu0_ITLB LOAD         ACCESS:   12445725 HIT:   10386502 MISS:    2059223 MSHR_MERGE:    1037319
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.293 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28083132 HIT:   26665054 MISS:    1418078 MSHR_MERGE:     380807
cpu0->cpu0_DTLB LOAD         ACCESS:   28083132 HIT:   26665054 MISS:    1418078 MSHR_MERGE:     380807
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.707 cycles
cpu0->LLC TOTAL        ACCESS:    1431386 HIT:    1346497 MISS:      84889 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1102067 HIT:    1041551 MISS:      60516 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      96650 HIT:      89742 MISS:       6908 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     186247 HIT:     185766 MISS:        481 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46422 HIT:      29438 MISS:      16984 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1376
  ROW_BUFFER_MISS:      83031
  AVG DBUS CONGESTED CYCLE: 4.585
Channel 0 WQ ROW_BUFFER_HIT:        948
  ROW_BUFFER_MISS:       7512
  FULL:          0
Channel 0 REFRESHES ISSUED:       7746

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       485514       572197        97214         9474
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1262         3243         1774
  STLB miss resolved @ L2C                0          351         2558         5514         4162
  STLB miss resolved @ LLC                0           59         4897        15300        11017
  STLB miss resolved @ MEM                0            1         2229         9017        13234

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             186201        49309      1351870       162376          570
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            9          783          874           73
  STLB miss resolved @ L2C                0          401         1849         1088           26
  STLB miss resolved @ LLC                0           47         1870         2606          101
  STLB miss resolved @ MEM                0            0          465          538          299
[2025-09-17 09:46:10] END   suite=qualcomm_srv trace=srv204_ap (rc=0)
