// Seed: 3051081003
module module_0 ();
  tri  id_2 = -1 ^ 1'b0;
  wire id_3;
  assign module_3.id_11 = 0;
  wire id_4, id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input wor id_5
);
  assign id_3 = id_2;
  or primCall (id_3, id_4, id_5);
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_14, id_15;
  module_0 modCall_1 ();
  always id_2 <= id_11;
  assign id_13 = -1 !== id_1;
endmodule
