// Seed: 3060525209
module module_0 (
    input uwire id_0
);
  assign id_2 = 1 + 1;
  uwire id_3 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output logic id_8,
    output tri id_9,
    input wand id_10,
    input supply1 id_11,
    output wand id_12
);
  final id_12 = id_10;
  module_0(
      id_11
  );
  initial id_8 <= 1;
endmodule
