vendor_name = ModelSim
source_file = 1, T:/svn/work/cpp/xcm2/fpga/xcm_fpga_proto/xcmcpu.bdf
source_file = 1, T:/svn/work/cpp/xcm2/fpga/xcm_fpga_proto/xcmdemux32.vhd
source_file = 1, T:/svn/work/cpp/xcm2/fpga/xcm_fpga_proto/xcm_fpga_proto.bdf
source_file = 1, T:/svn/work/cpp/xcm2/fpga/xcm_fpga_proto/test/cpu_demux32_test.vwf
source_file = 1, T:/svn/work/cpp/xcm2/fpga/xcm_fpga_proto/pll.qip
source_file = 1, T:/svn/work/cpp/xcm2/fpga/xcm_fpga_proto/pll.vhd
source_file = 1, T:/svn/work/cpp/xcm2/fpga/xcm_fpga_proto/pll/pll_0002.v
source_file = 1, T:/svn/work/cpp/xcm2/fpga/xcm_fpga_proto/pll/pll_0002.qip
source_file = 1, T:/svn/work/cpp/xcm2/fpga/xcm_fpga_proto/pll.sip
source_file = 1, T:/svn/work/cpp/xcm2/fpga/xcm_fpga_proto/clock_divider.vhd
source_file = 1, t:/fpga/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, t:/fpga/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, t:/fpga/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, t:/fpga/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, t:/fpga/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v
design_name = xcm_fpga_proto
instance = comp, \REFCLK~input\, REFCLK~input, xcm_fpga_proto, 1
instance = comp, \RESET~input\, RESET~input, xcm_fpga_proto, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, xcm_fpga_proto, 1
