// Seed: 3644475201
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    output id_4
);
  logic id_5 = id_3.id_1;
  logic id_6 = id_3;
  type_10(
      1, id_2, 1, id_3
  );
endmodule
