circuit Dispatcher :
  module Dispatcher :
    input clock : Clock
    input reset : UInt<1>
    input io_x_PE : UInt<4>
    input io_y_PE : UInt<4>
    input io_x_0 : UInt<4>
    input io_y_0 : UInt<4>
    input io_x_dest : UInt<4>
    input io_y_dest : UInt<4>
    output io_left : UInt<1>
    output io_right : UInt<1>
    output io_up : UInt<1>
    output io_bottom : UInt<1>
    output io_this_PE : UInt<1>

    node _T_67 = eq(io_x_PE, io_x_0) @[Dispatcher.scala 144:18]
    node _T_68 = lt(io_y_PE, io_y_0) @[Dispatcher.scala 144:40]
    node _T_69 = and(_T_67, _T_68) @[Dispatcher.scala 144:29]
    node _T_17 = sub(io_y_PE, io_y_0) @[Dispatcher.scala 71:32]
    node _T_18 = tail(_T_17, 1) @[Dispatcher.scala 71:32]
    node y_PE_transl = cvt(_T_18) @[Dispatcher.scala 71:42]
    node _T_20 = bits(y_PE_transl, 0, 0) @[Dispatcher.scala 73:38]
    node y_PE_transl_odd = eq(_T_20, UInt<1>("h1")) @[Dispatcher.scala 73:42]
    node _T_21 = sub(io_x_dest, io_x_0) @[Dispatcher.scala 74:36]
    node _T_22 = tail(_T_21, 1) @[Dispatcher.scala 74:36]
    node x_dest_transl = cvt(_T_22) @[Dispatcher.scala 74:46]
    node _T_23 = sub(io_y_dest, io_y_0) @[Dispatcher.scala 75:36]
    node _T_24 = tail(_T_23, 1) @[Dispatcher.scala 75:36]
    node y_dest_transl = cvt(_T_24) @[Dispatcher.scala 75:46]
    node _T_70 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 147:35]
    node _T_71 = tail(_T_70, 1) @[Dispatcher.scala 147:35]
    node _T_72 = asSInt(_T_71) @[Dispatcher.scala 147:35]
    node _T_73 = add(_T_72, y_PE_transl) @[Dispatcher.scala 147:50]
    node _T_74 = tail(_T_73, 1) @[Dispatcher.scala 147:50]
    node _T_75 = asSInt(_T_74) @[Dispatcher.scala 147:50]
    node _T_76 = geq(x_dest_transl, _T_75) @[Dispatcher.scala 147:32]
    node _GEN_14 = mux(_T_76, UInt<2>("h2"), UInt<4>("h8")) @[Dispatcher.scala 147:64 Dispatcher.scala 149:30 Dispatcher.scala 152:30]
    node _T_77 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 155:49]
    node _T_78 = tail(_T_77, 1) @[Dispatcher.scala 155:49]
    node _T_79 = asSInt(_T_78) @[Dispatcher.scala 155:49]
    node _T_80 = leq(x_dest_transl, _T_79) @[Dispatcher.scala 155:32]
    node _GEN_15 = mux(_T_80, UInt<1>("h1"), UInt<4>("h8")) @[Dispatcher.scala 155:63 Dispatcher.scala 157:30 Dispatcher.scala 160:30]
    node _GEN_16 = mux(y_PE_transl_odd, _GEN_14, _GEN_15) @[Dispatcher.scala 146:30]
    node _T_53 = lt(io_x_PE, io_x_0) @[Dispatcher.scala 122:18]
    node _T_54 = eq(io_y_PE, io_y_0) @[Dispatcher.scala 122:38]
    node _T_55 = and(_T_53, _T_54) @[Dispatcher.scala 122:27]
    node _T_15 = sub(io_x_PE, io_x_0) @[Dispatcher.scala 70:32]
    node _T_16 = tail(_T_15, 1) @[Dispatcher.scala 70:32]
    node x_PE_transl = cvt(_T_16) @[Dispatcher.scala 70:42]
    node _T_19 = bits(x_PE_transl, 0, 0) @[Dispatcher.scala 72:38]
    node x_PE_transl_odd = eq(_T_19, UInt<1>("h1")) @[Dispatcher.scala 72:42]
    node _T_56 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 125:49]
    node _T_57 = tail(_T_56, 1) @[Dispatcher.scala 125:49]
    node _T_58 = asSInt(_T_57) @[Dispatcher.scala 125:49]
    node _T_59 = geq(x_dest_transl, _T_58) @[Dispatcher.scala 125:32]
    node _GEN_10 = mux(_T_59, UInt<4>("h8"), UInt<1>("h1")) @[Dispatcher.scala 125:63 Dispatcher.scala 127:30 Dispatcher.scala 130:30]
    node _T_60 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 133:35]
    node _T_61 = tail(_T_60, 1) @[Dispatcher.scala 133:35]
    node _T_62 = asSInt(_T_61) @[Dispatcher.scala 133:35]
    node _T_63 = add(_T_62, x_PE_transl) @[Dispatcher.scala 133:50]
    node _T_64 = tail(_T_63, 1) @[Dispatcher.scala 133:50]
    node _T_65 = asSInt(_T_64) @[Dispatcher.scala 133:50]
    node _T_66 = geq(x_dest_transl, _T_65) @[Dispatcher.scala 133:32]
    node _GEN_11 = mux(_T_66, UInt<3>("h4"), UInt<1>("h1")) @[Dispatcher.scala 133:64 Dispatcher.scala 135:30 Dispatcher.scala 138:30]
    node _GEN_12 = mux(x_PE_transl_odd, _GEN_10, _GEN_11) @[Dispatcher.scala 124:30]
    node _T_39 = eq(io_x_PE, io_x_0) @[Dispatcher.scala 100:18]
    node _T_40 = gt(io_y_PE, io_y_0) @[Dispatcher.scala 100:40]
    node _T_41 = and(_T_39, _T_40) @[Dispatcher.scala 100:29]
    node _T_42 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 103:35]
    node _T_43 = tail(_T_42, 1) @[Dispatcher.scala 103:35]
    node _T_44 = asSInt(_T_43) @[Dispatcher.scala 103:35]
    node _T_45 = add(_T_44, y_PE_transl) @[Dispatcher.scala 103:50]
    node _T_46 = tail(_T_45, 1) @[Dispatcher.scala 103:50]
    node _T_47 = asSInt(_T_46) @[Dispatcher.scala 103:50]
    node _T_48 = leq(x_dest_transl, _T_47) @[Dispatcher.scala 103:32]
    node _GEN_6 = mux(_T_48, UInt<1>("h1"), UInt<3>("h4")) @[Dispatcher.scala 103:64 Dispatcher.scala 105:30 Dispatcher.scala 108:30]
    node _T_49 = sub(y_dest_transl, y_PE_transl) @[Dispatcher.scala 111:49]
    node _T_50 = tail(_T_49, 1) @[Dispatcher.scala 111:49]
    node _T_51 = asSInt(_T_50) @[Dispatcher.scala 111:49]
    node _T_52 = geq(x_dest_transl, _T_51) @[Dispatcher.scala 111:32]
    node _GEN_7 = mux(_T_52, UInt<2>("h2"), UInt<3>("h4")) @[Dispatcher.scala 111:63 Dispatcher.scala 113:30 Dispatcher.scala 116:30]
    node _GEN_8 = mux(y_PE_transl_odd, _GEN_6, _GEN_7) @[Dispatcher.scala 102:30]
    node _T_25 = gt(io_x_PE, io_x_0) @[Dispatcher.scala 78:18]
    node _T_26 = eq(io_y_PE, io_y_0) @[Dispatcher.scala 78:38]
    node _T_27 = and(_T_25, _T_26) @[Dispatcher.scala 78:27]
    node _T_28 = add(y_dest_transl, x_PE_transl) @[Dispatcher.scala 81:49]
    node _T_29 = tail(_T_28, 1) @[Dispatcher.scala 81:49]
    node _T_30 = asSInt(_T_29) @[Dispatcher.scala 81:49]
    node _T_31 = leq(x_dest_transl, _T_30) @[Dispatcher.scala 81:32]
    node _GEN_2 = mux(_T_31, UInt<3>("h4"), UInt<2>("h2")) @[Dispatcher.scala 81:63 Dispatcher.scala 83:30 Dispatcher.scala 86:30]
    node _T_32 = sub(asSInt(UInt<1>("h0")), y_dest_transl) @[Dispatcher.scala 89:35]
    node _T_33 = tail(_T_32, 1) @[Dispatcher.scala 89:35]
    node _T_34 = asSInt(_T_33) @[Dispatcher.scala 89:35]
    node _T_35 = add(_T_34, x_PE_transl) @[Dispatcher.scala 89:50]
    node _T_36 = tail(_T_35, 1) @[Dispatcher.scala 89:50]
    node _T_37 = asSInt(_T_36) @[Dispatcher.scala 89:50]
    node _T_38 = leq(x_dest_transl, _T_37) @[Dispatcher.scala 89:32]
    node _GEN_3 = mux(_T_38, UInt<4>("h8"), UInt<2>("h2")) @[Dispatcher.scala 89:64 Dispatcher.scala 91:30 Dispatcher.scala 94:30]
    node _GEN_4 = mux(x_PE_transl_odd, _GEN_2, _GEN_3) @[Dispatcher.scala 80:30]
    node _T_12 = eq(io_x_dest, io_x_PE) @[Dispatcher.scala 62:20]
    node _T_13 = eq(io_y_dest, io_y_PE) @[Dispatcher.scala 62:45]
    node _T_14 = and(_T_12, _T_13) @[Dispatcher.scala 62:32]
    node _GEN_1 = mux(_T_14, UInt<1>("h0"), UInt<1>("h0")) @[Dispatcher.scala 62:57 Dispatcher.scala 64:22 Dispatcher.scala 67:22]
    node _GEN_5 = mux(_T_27, _GEN_4, _GEN_1) @[Dispatcher.scala 78:49]
    node _GEN_9 = mux(_T_41, _GEN_8, _GEN_5) @[Dispatcher.scala 100:49]
    node _GEN_13 = mux(_T_55, _GEN_12, _GEN_9) @[Dispatcher.scala 122:49]
    node _GEN_17 = mux(_T_69, _GEN_16, _GEN_13) @[Dispatcher.scala 144:49]
    node out_selector = _GEN_17 @[Dispatcher.scala 36:28]
    node _T = eq(out_selector, UInt<1>("h1")) @[Dispatcher.scala 54:29]
    node _T_1 = eq(io_this_PE, UInt<1>("h0")) @[Dispatcher.scala 54:46]
    node _T_2 = and(_T, _T_1) @[Dispatcher.scala 54:43]
    node _T_3 = eq(out_selector, UInt<2>("h2")) @[Dispatcher.scala 55:30]
    node _T_4 = eq(io_this_PE, UInt<1>("h0")) @[Dispatcher.scala 55:47]
    node _T_5 = and(_T_3, _T_4) @[Dispatcher.scala 55:44]
    node _T_6 = eq(out_selector, UInt<3>("h4")) @[Dispatcher.scala 56:27]
    node _T_7 = eq(io_this_PE, UInt<1>("h0")) @[Dispatcher.scala 56:44]
    node _T_8 = and(_T_6, _T_7) @[Dispatcher.scala 56:41]
    node _T_9 = eq(out_selector, UInt<4>("h8")) @[Dispatcher.scala 57:31]
    node _T_10 = eq(io_this_PE, UInt<1>("h0")) @[Dispatcher.scala 57:48]
    node _T_11 = and(_T_9, _T_10) @[Dispatcher.scala 57:45]
    node _GEN_0 = mux(_T_14, UInt<1>("h1"), UInt<1>("h0")) @[Dispatcher.scala 62:57 Dispatcher.scala 63:20 Dispatcher.scala 66:20]
    io_left <= _T_2 @[Dispatcher.scala 54:13]
    io_right <= _T_5 @[Dispatcher.scala 55:14]
    io_up <= _T_8 @[Dispatcher.scala 56:11]
    io_bottom <= _T_11 @[Dispatcher.scala 57:15]
    io_this_PE <= _GEN_0
