
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper.v
# synth_design -part xc7z020clg484-3 -top Memory_Wrapper -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top Memory_Wrapper -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 83509 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 244935 ; free virtual = 313317
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Memory_Wrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper.v:89]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper.v:89]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Wrapper' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper.v:54]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[9]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[8]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[7]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[6]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[5]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 244876 ; free virtual = 313257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 244849 ; free virtual = 313231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 244848 ; free virtual = 313229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 244835 ; free virtual = 313217
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'sinp_replace' (single_port_ram) to 'cosp_replace'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Memory_Wrapper has unconnected port pindex[9]
WARNING: [Synth 8-3331] design Memory_Wrapper has unconnected port pindex[8]
WARNING: [Synth 8-3331] design Memory_Wrapper has unconnected port pindex[7]
WARNING: [Synth 8-3331] design Memory_Wrapper has unconnected port pindex[6]
WARNING: [Synth 8-3331] design Memory_Wrapper has unconnected port pindex[5]
WARNING: [Synth 8-3331] design Memory_Wrapper has unconnected port pindex[4]
warning: Removed RAM sinp_replace/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element sinp_replace/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[0]' (FD) to 'i_0/sinp_replace/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[1]' (FD) to 'i_0/sinp_replace/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[2]' (FD) to 'i_0/sinp_replace/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[3]' (FD) to 'i_0/sinp_replace/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[4]' (FD) to 'i_0/sinp_replace/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[5]' (FD) to 'i_0/sinp_replace/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[6]' (FD) to 'i_0/sinp_replace/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[7]' (FD) to 'i_0/sinp_replace/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[8]' (FD) to 'i_0/sinp_replace/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[9]' (FD) to 'i_0/sinp_replace/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[10]' (FD) to 'i_0/sinp_replace/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[11]' (FD) to 'i_0/sinp_replace/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[12]' (FD) to 'i_0/sinp_replace/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[13]' (FD) to 'i_0/sinp_replace/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[14]' (FD) to 'i_0/sinp_replace/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[15]' (FD) to 'i_0/sinp_replace/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[16]' (FD) to 'i_0/sinp_replace/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[17]' (FD) to 'i_0/sinp_replace/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[18]' (FD) to 'i_0/sinp_replace/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[19]' (FD) to 'i_0/sinp_replace/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[20]' (FD) to 'i_0/sinp_replace/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[21]' (FD) to 'i_0/sinp_replace/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[22]' (FD) to 'i_0/sinp_replace/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[23]' (FD) to 'i_0/sinp_replace/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[24]' (FD) to 'i_0/sinp_replace/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[25]' (FD) to 'i_0/sinp_replace/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[26]' (FD) to 'i_0/sinp_replace/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[27]' (FD) to 'i_0/sinp_replace/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[28]' (FD) to 'i_0/sinp_replace/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[29]' (FD) to 'i_0/sinp_replace/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/sinp_replace/out_reg[30]' (FD) to 'i_0/sinp_replace/out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\sinp_replace/out_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1673.258 ; gain = 199.617 ; free physical = 244292 ; free virtual = 312677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1673.258 ; gain = 199.617 ; free physical = 244279 ; free virtual = 312664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1682.266 ; gain = 208.625 ; free physical = 244275 ; free virtual = 312660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.270 ; gain = 208.629 ; free physical = 244243 ; free virtual = 312628
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.270 ; gain = 208.629 ; free physical = 244246 ; free virtual = 312631
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.270 ; gain = 208.629 ; free physical = 244246 ; free virtual = 312632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.270 ; gain = 208.629 ; free physical = 244246 ; free virtual = 312632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.270 ; gain = 208.629 ; free physical = 244245 ; free virtual = 312631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.270 ; gain = 208.629 ; free physical = 244245 ; free virtual = 312631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.270 ; gain = 208.629 ; free physical = 244246 ; free virtual = 312631
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.270 ; gain = 208.629 ; free physical = 244246 ; free virtual = 312631
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1682.273 ; gain = 208.629 ; free physical = 244247 ; free virtual = 312632
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.441 ; gain = 0.000 ; free physical = 244077 ; free virtual = 312462
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1783.445 ; gain = 309.902 ; free physical = 245891 ; free virtual = 314278
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2245.070 ; gain = 461.625 ; free physical = 245598 ; free virtual = 313979
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.070 ; gain = 0.000 ; free physical = 245597 ; free virtual = 313978
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2269.082 ; gain = 0.000 ; free physical = 245583 ; free virtual = 313964
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2309.098 ; gain = 0.000 ; free physical = 245496 ; free virtual = 313877

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d50167b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2309.098 ; gain = 0.000 ; free physical = 245496 ; free virtual = 313877

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d50167b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2325.082 ; gain = 0.004 ; free physical = 245351 ; free virtual = 313732
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d50167b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2325.082 ; gain = 0.004 ; free physical = 245351 ; free virtual = 313732
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d50167b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2325.082 ; gain = 0.004 ; free physical = 245351 ; free virtual = 313732
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d50167b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2325.082 ; gain = 0.004 ; free physical = 245350 ; free virtual = 313732
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d50167b1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2325.082 ; gain = 0.004 ; free physical = 245348 ; free virtual = 313729
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d50167b1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2325.082 ; gain = 0.004 ; free physical = 245348 ; free virtual = 313729
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2325.082 ; gain = 0.000 ; free physical = 245348 ; free virtual = 313729
Ending Logic Optimization Task | Checksum: d50167b1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2325.082 ; gain = 0.004 ; free physical = 245347 ; free virtual = 313728

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d50167b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2325.082 ; gain = 0.000 ; free physical = 245357 ; free virtual = 313738

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d50167b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2325.082 ; gain = 0.000 ; free physical = 245357 ; free virtual = 313738

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2325.082 ; gain = 0.000 ; free physical = 245357 ; free virtual = 313738
Ending Netlist Obfuscation Task | Checksum: d50167b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2325.082 ; gain = 0.000 ; free physical = 245357 ; free virtual = 313738
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d50167b1
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module Memory_Wrapper ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.090 ; gain = 8.008 ; free physical = 245345 ; free virtual = 313726
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.090 ; gain = 0.000 ; free physical = 245344 ; free virtual = 313725
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.090 ; gain = 0.000 ; free physical = 245344 ; free virtual = 313725
Power optimization passes: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2397.090 ; gain = 8.008 ; free physical = 245344 ; free virtual = 313725
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2397.090 ; gain = 8.008 ; free physical = 245327 ; free virtual = 313708
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245330 ; free virtual = 313711


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Memory_Wrapper ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d50167b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245337 ; free virtual = 313718
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d50167b1
Power optimization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2501.141 ; gain = 176.059 ; free physical = 245346 ; free virtual = 313727
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -3709744 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d50167b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245347 ; free virtual = 313728
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d50167b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245346 ; free virtual = 313727
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d50167b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245345 ; free virtual = 313726
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d50167b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245345 ; free virtual = 313726
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d50167b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245345 ; free virtual = 313726

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245344 ; free virtual = 313725
Ending Netlist Obfuscation Task | Checksum: d50167b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245344 ; free virtual = 313725
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245308 ; free virtual = 313689
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245308 ; free virtual = 313689
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245308 ; free virtual = 313689

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245295 ; free virtual = 313676

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e73f1132

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245292 ; free virtual = 313674

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e73f1132

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245292 ; free virtual = 313674
Phase 1 Placer Initialization | Checksum: e73f1132

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245292 ; free virtual = 313674

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245292 ; free virtual = 313673
Phase 2 Final Placement Cleanup | Checksum: e73f1132

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245292 ; free virtual = 313673
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245293 ; free virtual = 313674
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245290 ; free virtual = 313671
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 245287 ; free virtual = 313669
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 0 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244772 ; free virtual = 313218
Post Restoration Checksum: NetGraph: 0 NumContArr: 0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244772 ; free virtual = 313217

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244734 ; free virtual = 313180

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244733 ; free virtual = 313179

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 00000000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244729 ; free virtual = 313174
Phase 2.4 Timing Verification | Checksum: 00000000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244729 ; free virtual = 313174
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 00000000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244726 ; free virtual = 313171

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 00000000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244725 ; free virtual = 313171

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 00000000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244725 ; free virtual = 313171
Phase 2 Router Initialization | Checksum: 00000000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244724 ; free virtual = 313170

Phase 3 Post Router Timing
Phase 3 Post Router Timing | Checksum: 00000000

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244717 ; free virtual = 313162
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244746 ; free virtual = 313192

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244747 ; free virtual = 313193
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244750 ; free virtual = 313196
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.141 ; gain = 0.000 ; free physical = 244756 ; free virtual = 313202
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
INFO: [Timing 38-72] No paths found.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Memory_Wrapper/post_imp_drc.rpt.
report_drc completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:54:24 2022...
