Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Traffic_Light_Behavioural/Traffic_Signal_TB_isim_beh.exe -prj C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Traffic_Light_Behavioural/Traffic_Signal_TB_beh.prj work.Traffic_Signal_TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Traffic_Light_Behavioural/Traffic_Light_src.vhd" into library work
Parsing VHDL file "C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Traffic_Light_Behavioural/Traffic_Light_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Traffic_Light_src [traffic_light_src_default]
Compiling architecture behavior of entity traffic_signal_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/suvra/OneDrive/Desktop/Competitive Programming/UCSTA/VHDL Xilinx/Traffic_Light_Behavioural/Traffic_Signal_TB_isim_beh.exe
Fuse Memory Usage: 34716 KB
Fuse CPU Usage: 452 ms
