Release 14.2 - xst P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 

Reading constraint file leon3mp.xcf.
XCF parsing done.
Reading design: leon3mp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "leon3mp.prj"
Synthesis Constraint File          : leon3mp.xcf
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "leon3mp"
Output Format                      : NGC
Target Device                      : xc4vfx60-11-ff1152

---- Source Options
Top Module Name                    : leon3mp
Automatic FSM Extraction           : NO
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : ()
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/version.vhd" in Library grlib.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/config.vhd" in Library grlib.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/stdlib/stdlib.vhd" in Library grlib.
Architecture stdlib of Entity stdlib is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/amba/amba.vhd" in Library grlib.
Architecture amba of Entity amba is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/sparc/sparc.vhd" in Library grlib.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/amba/devices.vhd" in Library grlib.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/amba/apbctrl.vhd" in Library grlib.
Architecture rtl of Entity apbctrl is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/amba/ahbctrl.vhd" in Library grlib.
Architecture rtl of Entity ahbctrl is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/gencomp/gencomp.vhd" in Library techmap.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/allpads.vhd" in Library techmap.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/pads_unisim.vhd" in Library techmap.
Architecture rtl of Entity unisim_inpad is up to date.
Architecture rtl of Entity unisim_iopad is up to date.
Architecture rtl of Entity unisim_outpad is up to date.
Architecture rtl of Entity unisim_toutpad is up to date.
Architecture rtl of Entity unisim_skew_outpad is up to date.
Architecture rtl of Entity unisim_clkpad is up to date.
Architecture rtl of Entity unisim_inpad_ds is up to date.
Architecture rtl of Entity unisim_clkpad_ds is up to date.
Architecture rtl of Entity virtex4_inpad_ds is up to date.
Architecture rtl of Entity virtex4_clkpad_ds is up to date.
Architecture rtl of Entity unisim_iopad_ds is up to date.
Architecture rtl of Entity unisim_outpad_ds is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/inferred/memory_inferred.vhd" in Library techmap.
Architecture behavioral of Entity generic_syncram is up to date.
Architecture behavioral of Entity generic_syncram_reg is up to date.
Architecture behav of Entity generic_syncram_2p is up to date.
Architecture behav of Entity generic_syncram_2p_reg is up to date.
Architecture rtl of Entity generic_regfile_3p is up to date.
Architecture rtl of Entity generic_regfile_4p is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/allclkgen.vhd" in Library techmap.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/buffer_unisim.vhd" in Library techmap.
Architecture rtl of Entity clkbuf_xilinx is up to date.
Architecture rtl of Entity clkmux_xilinx is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/ddr_unisim.vhd" in Library techmap.
Architecture rtl of Entity unisim_iddr_reg is up to date.
Architecture rtl of Entity unisim_oddr_reg is up to date.
Architecture rtl of Entity oddrv2 is up to date.
Architecture rtl of Entity oddrc3e is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/outpad.vhd" in Library techmap.
Architecture rtl of Entity outpad is up to date.
Architecture rtl of Entity outpadv is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/clkpad.vhd" in Library techmap.
Architecture rtl of Entity clkpad is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/iopad_ds.vhd" in Library techmap.
Architecture rtl of Entity iopad_ds is up to date.
Architecture rtl of Entity iopad_dsv is up to date.
Architecture rtl of Entity iopad_dsvv is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/iopad.vhd" in Library techmap.
Architecture rtl of Entity iopad is up to date.
Architecture rtl of Entity iopadv is up to date.
Architecture rtl of Entity iopadvv is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/allmem.vhd" in Library techmap.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/grgates.vhd" in Library techmap.
Architecture rtl of Entity grmux2 is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/memory_unisim.vhd" in Library techmap.
Architecture behav of Entity virtex_syncram is up to date.
Architecture behav of Entity virtex_syncram_dp is up to date.
Architecture behav of Entity unisim_syncram is up to date.
Architecture behav of Entity unisim_syncram_dp is up to date.
Architecture behav of Entity unisim_syncram_2p is up to date.
Architecture behav of Entity unisim_syncram64 is up to date.
Architecture behav of Entity unisim_syncram128 is up to date.
Architecture behav of Entity unisim_syncram128bw is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" in Library techmap.
Architecture struct of Entity clkgen_virtex2 is up to date.
Architecture rtl of Entity clkgen_virtex is up to date.
Architecture struct of Entity clkmul_virtex2 is up to date.
Architecture struct of Entity clkgen_spartan3 is up to date.
Architecture struct of Entity clkgen_virtex5 is up to date.
Architecture rtl of Entity clkand_unisim is up to date.
Architecture rtl of Entity clkmux_unisim is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/alltap.vhd" in Library techmap.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/tap_unisim.vhd" in Library techmap.
Architecture rtl of Entity virtex_tap is up to date.
Architecture rtl of Entity virtex2_tap is up to date.
Architecture rtl of Entity spartan3_tap is up to date.
Architecture rtl of Entity virtex4_tap is up to date.
Architecture rtl of Entity virtex5_tap is up to date.
Architecture rtl of Entity virtex6_tap is up to date.
Architecture rtl of Entity spartan6_tap is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/techbuf.vhd" in Library techmap.
Architecture rtl of Entity techbuf is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/inferred/ddr_phy_inferred.vhd" in Library techmap.
Architecture rtl of Entity gen_ddr_phy_oreg is up to date.
Architecture rtl of Entity gen_ddr_phy_ireg is up to date.
Architecture rtl of Entity gen_ddr_phy_reg is up to date.
Architecture rtl of Entity generic_ddr_phy is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/allddr.vhd" in Library techmap.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/ddr_phy_unisim.vhd" in Library techmap.
Architecture rtl of Entity virtex4_ddr_phy is up to date.
Architecture rtl of Entity virtex2_ddr_phy is up to date.
Architecture rtl of Entity spartan3e_ddr_phy is up to date.
Architecture rtl of Entity virtex5_ddr2_phy is up to date.
Architecture rtl of Entity spartan3a_ddr2_phy is up to date.
Architecture rtl of Entity spartan6_ddr2_phy is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/syncram_2p.vhd" in Library techmap.
Architecture rtl of Entity syncram_2p is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/syncram.vhd" in Library techmap.
Architecture rtl of Entity syncram is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/syncram64.vhd" in Library techmap.
Architecture rtl of Entity syncram64 is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/syncram_dp.vhd" in Library techmap.
Architecture rtl of Entity syncram_dp is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/regfile_3p.vhd" in Library techmap.
Architecture rtl of Entity regfile_3p is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/grlfpw_net.vhd" in Library techmap.
Architecture rtl of Entity grlfpw_net is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/grfpw_net.vhd" in Library techmap.
Architecture rtl of Entity grfpw_net is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/ddrphy.vhd" in Library techmap.
Architecture rtl of Entity ddrphy is up to date.
Architecture rtl of Entity ddr2phy is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/clkand.vhd" in Library techmap.
Architecture rtl of Entity clkand is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/gencomp/netcomp.vhd" in Library techmap.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/tap.vhd" in Library techmap.
Architecture rtl of Entity tap is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/inpad.vhd" in Library techmap.
Architecture rtl of Entity inpad is up to date.
Architecture rtl of Entity inpadv is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/maps/clkgen.vhd" in Library techmap.
Architecture struct of Entity clkgen is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmuconfig.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/leon3.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/arith.vhd" in Library gaisler.
Architecture arith of Entity arith is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/libiu.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmuiface.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/libcache.vhd" in Library gaisler.
Architecture libcache of Entity libcache is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmulrue.vhd" in Library gaisler.
Architecture rtl of Entity mmulrue is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/libmmu.vhd" in Library gaisler.
Architecture libmmu of Entity libmmu is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmutlbcam.vhd" in Library gaisler.
Architecture rtl of Entity mmutlbcam is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmulru.vhd" in Library gaisler.
Architecture rtl of Entity mmulru is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/eth/core/greth_pkg.vhd" in Library eth.
Architecture grethpkg of Entity grethpkg is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/eth/core/eth_rstgen.vhd" in Library eth.
Architecture rtl of Entity eth_rstgen is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmutlb.vhd" in Library gaisler.
Architecture rtl of Entity mmutlb is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmutw.vhd" in Library gaisler.
Architecture rtl of Entity mmutw is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/FA.vhd" in Library gaisler.
Architecture rtl of Entity fa is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/eth/core/greth_tx.vhd" in Library eth.
Architecture rtl of Entity greth_tx is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/eth/core/greth_rx.vhd" in Library eth.
Architecture rtl of Entity greth_rx is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/eth/core/eth_ahb_mst.vhd" in Library eth.
Architecture rtl of Entity eth_ahb_mst is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/net/net.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/misc.vhd" in Library gaisler.
Architecture misc of Entity misc is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_icache.vhd" in Library gaisler.
Architecture rtl of Entity mmu_icache is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_dcache.vhd" in Library gaisler.
Architecture rtl of Entity mmu_dcache is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_acache.vhd" in Library gaisler.
Architecture rtl of Entity mmu_acache is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu.vhd" in Library gaisler.
Architecture rtl of Entity mmu is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/qSelector.vhd" in Library gaisler.
Architecture rtl of Entity qselector is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/t3to2compressor.vhd" in Library gaisler.
Architecture rtl of Entity t3to2compressor is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/cpu_disasx.vhd" in Library gaisler.
Architecture behav of Entity cpu_disasx is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/uart/uart.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/memctrl/memctrl.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/greth/ethernet_mac.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/eth/core/grethc.vhd" in Library eth.
Architecture rtl of Entity grethc is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/eth/comp/ethcomp.vhd" in Library eth.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/jtag/libjtagcom.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/tbufmem.vhd" in Library gaisler.
Architecture rtl of Entity tbufmem is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" in Library gaisler.
Architecture rtl of Entity iu3 is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/mul32.vhd" in Library gaisler.
Package <mypackage> compiled.
Package body <mypackage> compiled.
Entity <mul32> compiled.
Entity <mul32> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/arith/div32.vhd" in Library gaisler.
Architecture rtl of Entity div32 is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mmu_cache.vhd" in Library gaisler.
Architecture rtl of Entity mmu_cache is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/opencores/i2c/i2c_master_bit_ctrl.vhd" in Library opencores.
Architecture structural of Entity i2c_master_bit_ctrl is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/uart/libdcom.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddr_phy.vhd" in Library gaisler.
Architecture rtl of Entity ddr_phy is up to date.
Architecture rtl of Entity ddr2_phy is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp16a.vhd" in Library gaisler.
Architecture rtl of Entity ddrsp16a is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp32a.vhd" in Library gaisler.
Architecture rtl of Entity ddrsp32a is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrsp64a.vhd" in Library gaisler.
Architecture rtl of Entity ddrsp64a is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/greth/greth.vhd" in Library gaisler.
Architecture rtl of Entity greth is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/greth/greth_gbit.vhd" in Library gaisler.
Architecture rtl of Entity greth_gbit is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/jtag/jtag.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/ahbmst.vhd" in Library gaisler.
Architecture rtl of Entity ahbmst is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/jtag/jtagcom.vhd" in Library gaisler.
Architecture rtl of Entity jtagcom is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/dsu3x.vhd" in Library gaisler.
Architecture rtl of Entity dsu3x is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/libproc3.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/proc3.vhd" in Library gaisler.
Architecture rtl of Entity proc3 is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/cachemem.vhd" in Library gaisler.
Architecture rtl of Entity cachemem is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/grfpwx.vhd" in Library gaisler.
Architecture rtl of Entity grfpwx is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/mfpwx.vhd" in Library gaisler.
Architecture rtl of Entity mfpwx is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/grlfpwx.vhd" in Library gaisler.
Architecture rtl of Entity grlfpwx is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/charrom_package.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/charrom.vhd" in Library gaisler.
Architecture rtl of Entity charrom is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/opencores/i2c/i2c_master_byte_ctrl.vhd" in Library opencores.
Architecture structural of Entity i2c_master_byte_ctrl is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/opencores/i2c/i2coc.vhd" in Library opencores.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/uart/dcom_uart.vhd" in Library gaisler.
Architecture rtl of Entity dcom_uart is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/uart/dcom.vhd" in Library gaisler.
Architecture struct of Entity dcom is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/memctrl/sdmctrl.vhd" in Library gaisler.
Architecture rtl of Entity sdmctrl is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/uart/apbuart.vhd" in Library gaisler.
Architecture rtl of Entity apbuart is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/uart/ahbuart.vhd" in Library gaisler.
Architecture struct of Entity ahbuart is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/spacewire/spacewire.vhd" in Library gaisler.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/svgactrl.vhd" in Library gaisler.
Architecture rtl of Entity svgactrl is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/rstgen.vhd" in Library gaisler.
Architecture rtl of Entity rstgen is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/i2cmst.vhd" in Library gaisler.
Architecture rtl of Entity i2cmst is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/grgpio.vhd" in Library gaisler.
Architecture rtl of Entity grgpio is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/gracectrl.vhd" in Library gaisler.
Architecture rtl of Entity gracectrl is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/gptimer.vhd" in Library gaisler.
Architecture rtl of Entity gptimer is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/apbvga.vhd" in Library gaisler.
Architecture rtl of Entity apbvga is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/apbps2.vhd" in Library gaisler.
Architecture rtl of Entity apbps2 is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/ahbstat.vhd" in Library gaisler.
Architecture rtl of Entity ahbstat is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/misc/ahbram.vhd" in Library gaisler.
Architecture rtl of Entity ahbram is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/leon3s.vhd" in Library gaisler.
Architecture rtl of Entity leon3s is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/irqmp.vhd" in Library gaisler.
Architecture rtl of Entity irqmp is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/dsu3.vhd" in Library gaisler.
Architecture rtl of Entity dsu3 is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/jtag/ahbjtag.vhd" in Library gaisler.
Architecture struct of Entity ahbjtag is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/greth/grethm.vhd" in Library gaisler.
Architecture rtl of Entity grethm is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/ddr/ddrspa.vhd" in Library gaisler.
Architecture rtl of Entity ddrspa is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/esa/memoryctrl/memoryctrl.vhd" in Library esa.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/esa/memoryctrl/mctrl.vhd" in Library esa.
Architecture rtl of Entity mctrl is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/config.vhd" in Library work.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/ahbrom.vhd" in Library work.
Architecture rtl of Entity ahbrom is up to date.
Compiling vhdl file "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" in Library work.
Architecture rtl of Entity leon3mp is up to date.

Reading constraint file leon3mp.xcf.
XCF parsing done.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <leon3mp> in library <work> (architecture <rtl>) with generics.
	dbguart = 1
	disas = 0
	fabtech = 14
	memtech = 14
	ncpu = 1
	padtech = 14
	pclow = 2

Analyzing hierarchy for entity <clkgen> in library <techmap> (architecture <struct>) with generics.
	clk2xen = 0
	clk_div = 20
	clk_mul = 16
	clk_odiv = 1
	clkb_odiv = 0
	clkc_odiv = 0
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 1
	tech = 14

Analyzing hierarchy for entity <clkpad> in library <techmap> (architecture <rtl>) with generics.
	arch = 2
	hf = 0
	level = 0
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <clkpad> in library <techmap> (architecture <rtl>) with generics.
	arch = 0
	hf = 0
	level = 0
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 1
	strength = 24
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <inpad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 0
	strength = 0
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <rstgen> in library <gaisler> (architecture <rtl>) with generics.
	acthigh = 0
	scanen = 0
	syncrst = 0

Analyzing hierarchy for entity <ahbctrl> in library <grlib> (architecture <rtl>) with generics.
	acdm = 0
	ahbtrace = 0
	arbdisable = 0
	asserterr = 0
	assertwarn = 0
	ccheck = 1
	cfgaddr = 4080
	cfgmask = 4080
	debug = 2
	defmast = 0
	devid = 1040
	disirq = 0
	enbusmon = 0
	fixbrst = 0
	fpnpen = 0
	hmstdisable = 0
	hslvdisable = 0
	icheck = 1
	index = 0
	ioaddr = 4095
	ioen = 1
	iomask = 4095
	mcheck = 1
	mprio = 0
	nahbm = 4
	nahbs = 8
	rrobin = 1
	split = 0
	timeout = 0

Analyzing hierarchy for entity <leon3s> in library <gaisler> (architecture <rtl>) with generics.
	bp = 1
	cached = 0
	cp = 0
	dcen = 1
	disas = 0
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 1
	dsetlock = 0
	dsets = 2
	dsetsize = 4
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	fabtech = 14
	fpu = 0
	hindex = 0
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	ilramstart = 142
	irepl = 1
	isetlock = 0
	isets = 2
	isetsize = 8
	itlbnum = 8
	lddel = 1
	mac = 0
	memtech = 14
	mmuen = 1
	mmupgsz = 0
	notag = 0
	nwindows = 8
	nwp = 1
	pclow = 2
	pwd = 2
	rstaddr = 0
	scantest = 0
	smp = 0
	svt = 1
	tbuf = 2
	tlb_rep = 1
	tlb_type = 1
	v8 = 50

Analyzing hierarchy for entity <dsu3> in library <gaisler> (architecture <rtl>) with generics.
	haddr = 2304
	hindex = 2
	hmask = 3840
	irq = 0
	kbytes = 2
	ncpu = 1
	tbits = 30
	tech = 14
	testen = 0

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <ahbuart> in library <gaisler> (architecture <struct>) with generics.
	hindex = 1
	paddr = 7
	pindex = 7
	pmask = 4095

Analyzing hierarchy for entity <ahbjtag> in library <gaisler> (architecture <struct>) with generics.
	ainst = 2
	dinst = 3
	hindex = 2
	idcode = 9
	manf = 804
	nsync = 1
	part = 0
	scantest = 0
	tech = 14
	ver = 0

Analyzing hierarchy for entity <mctrl> in library <esa> (architecture <rtl>) with generics.
	fast = 0
	hindex = 3
	invclk = 0
	ioaddr = 512
	iomask = 3584
	mobile = 0
	oepol = 0
	paddr = 0
	pageburst = 0
	pindex = 0
	pmask = 4095
	ram16 = 0
	ram8 = 0
	ramaddr = 3072
	rammask = 4080
	romaddr = 0
	romasel = 28
	rommask = 3584
	scantest = 0
	sdbits = 32
	sden = 0
	sdlsb = 2
	sdrasel = 29
	sepbus = 0
	srbanks = 1
	syncrst = 0
	wprot = 0

Analyzing hierarchy for entity <outpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3
	width = 21

Analyzing hierarchy for entity <outpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3
	width = 4

Analyzing hierarchy for entity <iopadvv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3
	width = 32

Analyzing hierarchy for entity <ddrspa> in library <gaisler> (architecture <rtl>) with generics.
	MHz = 100
	Mbyte = 64
	ahbfreq = 80
	clkdiv = 10
	clkmul = 10
	col = 9
	conf0 = 0
	conf1 = 0
	confapi = 0
	ddrbits = 32
	fabtech = 14
	haddr = 1024
	hindex = 0
	hmask = 3840
	ioaddr = 1
	iomask = 4095
	memtech = 14
	mobile = 0
	oepol = 0
	pwron = 1
	regoutput = 0
	rskew = 0
	rstdel = 200

Analyzing hierarchy for entity <grethm> in library <gaisler> (architecture <rtl>) with generics.
	attempt_limit = 16
	backoff_limit = 10
	burstlength = 32
	edcl = 1
	edclbufsz = 2
	enable_mdint = 0
	enable_mdio = 1
	fifosize = 8
	ft = 0
	giga = 0
	hindex = 3
	ifg_gap = 24
	ipaddrh = 49320
	ipaddrl = 51
	macaddrh = 122
	macaddrl = 13369345
	mdcscaler = 80
	mdint_pol = 0
	memtech = 14
	multicast = 0
	nsync = 1
	oepol = 0
	paddr = 11
	phyrstadr = 7
	pindex = 11
	pirq = 4
	pmask = 4095
	rmii = 0
	scanen = 0
	sim = 0
	slot_time = 128

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 0
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <inpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	tech = 14
	voltage = 3
	width = 4

Analyzing hierarchy for entity <gracectrl> in library <gaisler> (architecture <rtl>) with generics.
	haddr = 0
	hindex = 5
	hirq = 13
	hmask = 4095
	oepol = 0
	split = 0
	swap = 0

Analyzing hierarchy for entity <outpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3
	width = 7

Analyzing hierarchy for entity <iopadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3
	width = 16

Analyzing hierarchy for entity <apbctrl> in library <grlib> (architecture <rtl>) with generics.
	asserterr = 0
	assertwarn = 0
	ccheck = 1
	debug = 2
	enbusmon = 0
	haddr = 2048
	hindex = 1
	hmask = 4095
	icheck = 1
	mcheck = 1
	nslaves = 16
	pslvdisable = 0

Analyzing hierarchy for entity <apbuart> in library <gaisler> (architecture <rtl>) with generics.
	abits = 8
	console = 1
	fifosize = 4
	flow = 1
	paddr = 1
	parity = 1
	pindex = 1
	pirq = 2
	pmask = 4095

Analyzing hierarchy for entity <irqmp> in library <gaisler> (architecture <rtl>) with generics.
	eirq = 0
	ncpu = 1
	paddr = 2
	pindex = 2
	pmask = 4095

Analyzing hierarchy for entity <gptimer> in library <gaisler> (architecture <rtl>) with generics.
	nbits = 32
	ntimers = 2
	paddr = 3
	pindex = 3
	pirq = 8
	pmask = 4095
	sbits = 8
	sepirq = 1
	wdog = 0

Analyzing hierarchy for entity <outpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3
	width = 5

Analyzing hierarchy for entity <grgpio> in library <gaisler> (architecture <rtl>) with generics.
	bpdir = 0
	bypass = 0
	imask = 240
	irqgen = 0
	nbits = 14
	oepol = 0
	paddr = 8
	pindex = 8
	pirq = 0
	pmask = 4095
	scantest = 0
	syncrst = 0

Analyzing hierarchy for entity <iopadvv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3
	width = 14

Analyzing hierarchy for entity <outpadv> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3
	width = 8

Analyzing hierarchy for entity <ahbstat> in library <gaisler> (architecture <rtl>) with generics.
	nftslv = 1
	paddr = 15
	pindex = 15
	pirq = 7
	pmask = 4095

Analyzing hierarchy for entity <clkgen_virtex2> in library <techmap> (architecture <struct>) with generics.
	clk2xen = 0
	clk_div = 20
	clk_mul = 16
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 1

Analyzing hierarchy for entity <unisim_clkpad> in library <techmap> (architecture <rtl>) with generics.
	arch = 2
	hf = 0
	level = 0
	voltage = 3

Analyzing hierarchy for entity <unisim_clkpad> in library <techmap> (architecture <rtl>) with generics.
	arch = 0
	hf = 0
	level = 0
	voltage = 3

Analyzing hierarchy for entity <unisim_outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 1
	strength = 24
	voltage = 3

Analyzing hierarchy for entity <unisim_inpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	voltage = 3

Analyzing hierarchy for entity <proc3> in library <gaisler> (architecture <rtl>) with generics.
	bp = 1
	cached = 0
	clk2x = 0
	cp = 0
	dcen = 1
	disas = 0
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 1
	dsetlock = 0
	dsets = 2
	dsetsize = 4
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	fabtech = 14
	fpu = 0
	hindex = 0
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	ilramstart = 142
	irepl = 1
	isetlock = 0
	isets = 2
	isetsize = 8
	itlbnum = 8
	lddel = 1
	mac = 0
	memtech = 14
	mmuen = 1
	mmupgsz = 0
	notag = 0
	nwindows = 8
	nwp = 1
	pclow = 2
	pwd = 2
	rstaddr = 0
	scantest = 0
	smp = 0
	svt = 1
	tbuf = 2
	tlb_rep = 1
	tlb_type = 1
	v8 = 50

Analyzing hierarchy for entity <regfile_3p> in library <techmap> (architecture <rtl>) with generics.
	abits = 8
	dbits = 32
	numregs = 136
	tech = 14
	testen = 0
	wrfst = 1

Analyzing hierarchy for entity <cachemem> in library <gaisler> (architecture <rtl>) with generics.
	dcen = 1
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	drepl = 1
	dsetlock = 0
	dsets = 2
	dsetsize = 4
	dsnoop = 1
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	irepl = 1
	isetlock = 0
	isets = 2
	isetsize = 8
	mmuen = 1
	tech = 14
	testen = 0

Analyzing hierarchy for entity <tbufmem> in library <gaisler> (architecture <rtl>) with generics.
	tbuf = 2
	tech = 14
	testen = 0

Analyzing hierarchy for entity <dsu3x> in library <gaisler> (architecture <rtl>) with generics.
	clk2x = 0
	haddr = 2304
	hindex = 2
	hmask = 3840
	irq = 0
	kbytes = 2
	ncpu = 1
	tbits = 30
	tech = 14
	testen = 0

Analyzing hierarchy for entity <unisim_outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <ahbmst> in library <gaisler> (architecture <rtl>) with generics.
	chprot = 3
	devid = 7
	hindex = 1
	hirq = 0
	incaddr = 0
	venid = 1
	version = 0

Analyzing hierarchy for entity <dcom_uart> in library <gaisler> (architecture <rtl>) with generics.
	paddr = 7
	pindex = 7
	pmask = 4095

Analyzing hierarchy for entity <dcom> in library <gaisler> (architecture <struct>).

Analyzing hierarchy for entity <ahbmst> in library <gaisler> (architecture <rtl>) with generics.
	chprot = 3
	devid = 28
	hindex = 2
	hirq = 0
	incaddr = 0
	venid = 1
	version = 1

Analyzing hierarchy for entity <tap> in library <techmap> (architecture <rtl>) with generics.
	idcode = 9
	irlen = 6
	manf = 804
	part = 0
	scantest = 0
	tech = 14
	trsten = 1
	ver = 0

Analyzing hierarchy for entity <jtagcom> in library <gaisler> (architecture <rtl>) with generics.
	ainst = 2
	dinst = 3
	isel = 1
	nsync = 1
	reread = 1

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 0
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <ddr_phy> in library <gaisler> (architecture <rtl>) with generics.
	MHz = 100
	clk_div = 10
	clk_mul = 10
	dbits = 32
	mobile = 0
	rskew = 0
	rstdelay = 200
	tech = 14

Analyzing hierarchy for entity <ddrsp32a> in library <gaisler> (architecture <rtl>) with generics.
	MHz = 100
	Mbyte = 64
	col = 9
	conf0 = 0
	conf1 = 0
	confapi = 0
	fast = 0
	haddr = 1024
	hindex = 0
	hmask = 3840
	ioaddr = 1
	iomask = 4095
	memtech = 14
	mobile = 0
	oepol = 0
	pwron = 1
	regoutput = 0

Analyzing hierarchy for entity <greth> in library <gaisler> (architecture <rtl>) with generics.
	attempt_limit = 16
	backoff_limit = 10
	edcl = 1
	edclbufsz = 2
	enable_mdint = 0
	enable_mdio = 1
	fifosize = 8
	ft = 0
	hindex = 3
	ifg_gap = 24
	ipaddrh = 49320
	ipaddrl = 51
	macaddrh = 122
	macaddrl = 13369345
	mdcscaler = 80
	mdint_pol = 0
	memtech = 14
	multicast = 0
	nsync = 1
	oepol = 0
	paddr = 11
	phyrstadr = 7
	pindex = 11
	pirq = 4
	pmask = 4095
	rmii = 0
	scanen = 0
	slot_time = 128

Analyzing hierarchy for entity <unisim_iopad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <inpad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 0
	strength = 0
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iu3> in library <gaisler> (architecture <rtl>) with generics.
	bp = 1
	clk2x = 0
	cp = 0
	disas = 0
	dsets = 2
	dsu = 1
	fabtech = 14
	fpu = 0
	index = 0
	irfwt = 1
	isets = 2
	lddel = 1
	mac = 0
	notag = 0
	nwin = 8
	nwp = 1
	pclow = 2
	pwd = 2
	rstaddr = 0
	smp = 0
	svt = 1
	tbuf = 2
	v8 = 50

Analyzing hierarchy for entity <mul32> in library <gaisler> (architecture <behavioral>) with generics.
	infer = 1
	mac = 0
	multype = 3
	pipe = 1
	tech = 14

Analyzing hierarchy for entity <div32> in library <gaisler> (architecture <rtl>).

Analyzing hierarchy for entity <mmu_cache> in library <gaisler> (architecture <rtl>) with generics.
	cached = 0
	clk2x = 0
	dcen = 1
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 1
	dsetlock = 0
	dsets = 2
	dsetsize = 4
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	hindex = 0
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	ilramstart = 142
	irepl = 1
	isetlock = 0
	isets = 2
	isetsize = 8
	itlbnum = 8
	memtech = 14
	mmuen = 1
	mmupgsz = 0
	scantest = 0
	smp = 0
	tlb_rep = 1
	tlb_type = 1

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 8
	dbits = 32
	sepclk = 0
	tech = 14
	testen = 0
	wrfst = 1

Analyzing hierarchy for entity <syncram> in library <techmap> (architecture <rtl>) with generics.
	abits = 8
	dbits = 36
	tech = 14
	testen = 0

Analyzing hierarchy for entity <syncram> in library <techmap> (architecture <rtl>) with generics.
	abits = 11
	dbits = 32
	tech = 14
	testen = 0

Analyzing hierarchy for entity <syncram_dp> in library <techmap> (architecture <rtl>) with generics.
	abits = 8
	dbits = 33
	tech = 14
	testen = 0

Analyzing hierarchy for entity <syncram> in library <techmap> (architecture <rtl>) with generics.
	abits = 10
	dbits = 32
	tech = 14
	testen = 0

Analyzing hierarchy for entity <syncram64> in library <techmap> (architecture <rtl>) with generics.
	abits = 7
	tech = 14
	testen = 0

Analyzing hierarchy for entity <tbufmem> in library <gaisler> (architecture <rtl>) with generics.
	tbuf = 2
	tech = 14
	testen = 0

Analyzing hierarchy for entity <virtex4_tap> in library <techmap> (architecture <rtl>).

Analyzing hierarchy for entity <unisim_outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <unisim_outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <ddrphy> in library <techmap> (architecture <rtl>) with generics.
	MHz = 100
	clk_div = 10
	clk_mul = 10
	dbits = 32
	mobile = 0
	rskew = 0
	rstdelay = 200
	tech = 14

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 5
	dbits = 64
	sepclk = 1
	tech = 14
	testen = 0
	wrfst = 0

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 5
	dbits = 32
	sepclk = 1
	tech = 14
	testen = 0
	wrfst = 0

Analyzing hierarchy for entity <grethc> in library <eth> (architecture <rtl>) with generics.
	attempt_limit = 16
	backoff_limit = 10
	edcl = 1
	edclbufsz = 2
	enable_mdint = 0
	enable_mdio = 1
	fifosize = 8
	ifg_gap = 24
	ipaddrh = 49320
	ipaddrl = 51
	macaddrh = 122
	macaddrl = 13369345
	mdcscaler = 80
	mdint_pol = 0
	multicast = 0
	nsync = 1
	oepol = 0
	phyrstadr = 7
	rmii = 0
	scanen = 0

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 7
	dbits = 32
	sepclk = 0
	tech = 14
	testen = 0
	wrfst = 0

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 3
	dbits = 32
	sepclk = 0
	tech = 14
	testen = 0
	wrfst = 0

Analyzing hierarchy for entity <syncram_2p> in library <techmap> (architecture <rtl>) with generics.
	abits = 9
	dbits = 16
	sepclk = 0
	tech = 14
	testen = 0
	wrfst = 0

Analyzing hierarchy for entity <unisim_inpad> in library <techmap> (architecture <rtl>) with generics.
	level = 0
	voltage = 3

Analyzing hierarchy for entity <qSelector> in library <gaisler> (architecture <rtl>).

Analyzing hierarchy for entity <t3to2compressor> in library <gaisler> (architecture <rtl>) with generics.
	k = 35

Analyzing hierarchy for entity <mmu_icache> in library <gaisler> (architecture <rtl>) with generics.
	icen = 1
	ilinesize = 8
	irepl = 1
	isetlock = 0
	isets = 2
	isetsize = 8
	lram = 0
	lramsize = 1
	lramstart = 142
	mmuen = 1

Analyzing hierarchy for entity <mmu_dcache> in library <gaisler> (architecture <rtl>) with generics.
	cached = 0
	dcen = 1
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 1
	dsetlock = 0
	dsets = 2
	dsetsize = 4
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	ilram = 0
	ilramstart = 142
	itlbnum = 8
	memtech = 14
	mmuen = 1
	mmupgsz = 0
	smp = 0
	tlb_type = 1

Analyzing hierarchy for entity <mmu_acache> in library <gaisler> (architecture <rtl>) with generics.
	cached = 0
	clk2x = 0
	hindex = 0
	ilinesize = 8
	scantest = 0

Analyzing hierarchy for entity <mmu> in library <gaisler> (architecture <rtl>) with generics.
	dtlbnum = 2
	itlbnum = 8
	mmupgsz = 0
	tech = 14
	tlb_rep = 1
	tlb_type = 1

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 8
	dbits = 32
	sepclk = 0
	wrfst = 1

Analyzing hierarchy for entity <unisim_syncram> in library <techmap> (architecture <behav>) with generics.
	abits = 8
	dbits = 36

Analyzing hierarchy for entity <unisim_syncram> in library <techmap> (architecture <behav>) with generics.
	abits = 11
	dbits = 32

Analyzing hierarchy for entity <unisim_syncram_dp> in library <techmap> (architecture <behav>) with generics.
	abits = 8
	dbits = 33

Analyzing hierarchy for entity <unisim_syncram> in library <techmap> (architecture <behav>) with generics.
	abits = 10
	dbits = 32

Analyzing hierarchy for entity <unisim_syncram64> in library <techmap> (architecture <behav>) with generics.
	abits = 7

Analyzing hierarchy for entity <syncram64> in library <techmap> (architecture <rtl>) with generics.
	abits = 7
	tech = 14
	testen = 0

Analyzing hierarchy for entity <virtex4_ddr_phy> in library <techmap> (architecture <rtl>) with generics.
	MHz = 100
	clk_div = 10
	clk_mul = 10
	dbits = 32
	rskew = 0
	rstdelay = 200

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 5
	dbits = 64
	sepclk = 1
	wrfst = 0

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 5
	dbits = 32
	sepclk = 1
	wrfst = 0

Analyzing hierarchy for entity <greth_tx> in library <eth> (architecture <rtl>) with generics.
	attempt_limit = 16
	backoff_limit = 10
	ifg_gap = 24
	nsync = 1
	rmii = 0

Analyzing hierarchy for entity <greth_rx> in library <eth> (architecture <rtl>) with generics.
	multicast = 0
	nsync = 1
	rmii = 0

Analyzing hierarchy for entity <eth_ahb_mst> in library <eth> (architecture <rtl>).

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 7
	dbits = 32
	sepclk = 0
	wrfst = 0

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 3
	dbits = 32
	sepclk = 0
	wrfst = 0

Analyzing hierarchy for entity <unisim_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 9
	dbits = 16
	sepclk = 0
	wrfst = 0

Analyzing hierarchy for entity <FA> in library <gaisler> (architecture <rtl>).

Analyzing hierarchy for entity <mmutlb> in library <gaisler> (architecture <rtl>) with generics.
	entries = 8
	mmupgsz = 0
	tech = 14
	tlb_rep = 1
	tlb_type = 0

Analyzing hierarchy for entity <mmutw> in library <gaisler> (architecture <rtl>) with generics.
	mmupgsz = 0

Analyzing hierarchy for entity <unisim_syncram_dp> in library <techmap> (architecture <behav>) with generics.
	abits = 8
	dbits = 32

Analyzing hierarchy for entity <unisim_syncram64> in library <techmap> (architecture <behav>) with generics.
	abits = 7

Analyzing hierarchy for entity <clkpad> in library <techmap> (architecture <rtl>) with generics.
	arch = 0
	hf = 0
	level = 0
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 5
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <iopad> in library <techmap> (architecture <rtl>) with generics.
	filter = 0
	level = 6
	oepol = 0
	slew = 0
	strength = 12
	tech = 14
	voltage = 3

Analyzing hierarchy for entity <generic_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 5
	dbits = 64
	sepclk = 1

Analyzing hierarchy for entity <generic_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 5
	dbits = 32
	sepclk = 1

Analyzing hierarchy for entity <eth_rstgen> in library <eth> (architecture <rtl>) with generics.
	acthigh = 0

Analyzing hierarchy for entity <unisim_syncram_dp> in library <techmap> (architecture <behav>) with generics.
	abits = 7
	dbits = 32

Analyzing hierarchy for entity <generic_syncram_2p> in library <techmap> (architecture <behav>) with generics.
	abits = 3
	dbits = 32
	sepclk = 0

Analyzing hierarchy for entity <unisim_syncram_dp> in library <techmap> (architecture <behav>) with generics.
	abits = 9
	dbits = 16

Analyzing hierarchy for entity <mmutlbcam> in library <gaisler> (architecture <rtl>) with generics.
	mmupgsz = 0
	tlb_type = 0

Analyzing hierarchy for entity <syncram> in library <techmap> (architecture <rtl>) with generics.
	abits = 3
	dbits = 30
	tech = 14
	testen = 0

Analyzing hierarchy for entity <unisim_clkpad> in library <techmap> (architecture <rtl>) with generics.
	arch = 0
	hf = 0
	level = 0
	voltage = 3

Analyzing hierarchy for entity <unisim_outpad> in library <techmap> (architecture <rtl>) with generics.
	level = 5
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <unisim_iopad> in library <techmap> (architecture <rtl>) with generics.
	level = 6
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <unisim_iopad> in library <techmap> (architecture <rtl>) with generics.
	level = 6
	slew = 0
	strength = 12
	voltage = 3

Analyzing hierarchy for entity <unisim_syncram> in library <techmap> (architecture <behav>) with generics.
	abits = 3
	dbits = 30

Analyzing hierarchy for entity <generic_syncram> in library <techmap> (architecture <behavioral>) with generics.
	abits = 3
	dbits = 30


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <leon3mp> in library <work> (Architecture <rtl>).
	dbguart = 1
	disas = 0
	fabtech = 14
	memtech = 14
	ncpu = 1
	padtech = 14
	pclow = 2
    Set user-defined property "KEEP =  TRUE" for signal <clkm>.
    Set user-defined property "KEEP =  TRUE" for signal <lock>.
    Set property "syn_keep = TRUE" for signal <clkml>.
    Set property "syn_preserve = TRUE" for signal <clkml>.
    Set user-defined property "KEEP =  TRUE" for signal <clkml> (previous value was "KEEP soft").
    Set property "syn_keep = TRUE" for signal <egtx_clk>.
    Set property "syn_preserve = TRUE" for signal <egtx_clk>.
    Set user-defined property "KEEP =  TRUE" for signal <egtx_clk> (previous value was "KEEP soft").
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 268: Unconnected output port 'clkn' of component 'clkgen'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 268: Unconnected output port 'clk2x' of component 'clkgen'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 268: Unconnected output port 'pciclk' of component 'clkgen'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 268: Unconnected output port 'clk4x' of component 'clkgen'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 268: Unconnected output port 'clk2xu' of component 'clkgen'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 268: Unconnected output port 'clkb' of component 'clkgen'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 268: Unconnected output port 'clkc' of component 'clkgen'.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 273: Unconnected input port 'rstn' of component 'clkpad' is tied to default value.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 273: Unconnected output port 'lock' of component 'clkpad'.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 277: Unconnected input port 'rstn' of component 'clkpad' is tied to default value.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 277: Unconnected output port 'lock' of component 'clkpad'.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 281: Unconnected input port 'rstn' of component 'clkpad' is tied to default value.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 281: Unconnected output port 'lock' of component 'clkpad'.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 304: Unconnected input port 'testrst' of component 'rstgen' is tied to default value.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 304: Unconnected input port 'testen' of component 'rstgen' is tied to default value.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 312: Unconnected input port 'testen' of component 'ahbctrl' is tied to default value.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 312: Unconnected input port 'testrst' of component 'ahbctrl' is tied to default value.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 312: Unconnected input port 'scanen' of component 'ahbctrl' is tied to default value.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 312: Unconnected input port 'testoen' of component 'ahbctrl' is tied to default value.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 377: Unconnected output port 'tapo_tck' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 377: Unconnected output port 'tapo_tdi' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 377: Unconnected output port 'tapo_inst' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 377: Unconnected output port 'tapo_rst' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 377: Unconnected output port 'tapo_capt' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 377: Unconnected output port 'tapo_shft' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 377: Unconnected output port 'tapo_upd' of component 'ahbjtag'.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 377: Unconnected input port 'trst' of component 'ahbjtag' is tied to default value.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 377: Unconnected output port 'tdoen' of component 'ahbjtag'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 397: Unconnected output port 'sdo' of component 'mctrl'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 430: Unconnected output port 'ddr_clk_fb_out' of component 'ddrspa'.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 465: Unconnected input port 'rstn' of component 'clkpad' is tied to default value.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 465: Unconnected output port 'lock' of component 'clkpad'.
WARNING:Xst:752 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 468: Unconnected input port 'rstn' of component 'clkpad' is tied to default value.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 468: Unconnected output port 'lock' of component 'clkpad'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/designs/leon3-xilinx-ml410/leon3mp.vhd" line 588: Unconnected output port 'gpto' of component 'gptimer'.
Entity <leon3mp> analyzed. Unit <leon3mp> generated.

Analyzing generic Entity <clkgen> in library <techmap> (Architecture <struct>).
	clk2xen = 0
	clk_div = 20
	clk_mul = 16
	clk_odiv = 1
	clkb_odiv = 0
	clkc_odiv = 0
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 1
	tech = 14
Entity <clkgen> analyzed. Unit <clkgen> generated.

Analyzing generic Entity <clkgen_virtex2> in library <techmap> (Architecture <struct>).
	clk2xen = 0
	clk_div = 20
	clk_mul = 16
	clksel = 0
	freq = 100000
	noclkfb = 0
	pcidll = 0
	pcien = 0
	pcisysclk = 0
	sdramen = 1
WARNING:Xst:2211 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 169: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 170: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 171: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 182: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 182: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 182: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 182: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 182: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 182: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 182: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:2211 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 182: Instantiating black box module <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "CLKFX_DIVIDE =  20" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "CLKFX_MULTIPLY =  16" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dll0> in unit <clkgen_virtex2>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dll0> in unit <clkgen_virtex2>.
WARNING:Xst:2211 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 204: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 215: Unconnected output port 'CLK90' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 215: Unconnected output port 'CLK180' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 215: Unconnected output port 'CLK270' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 215: Unconnected output port 'CLK2X' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 215: Unconnected output port 'CLK2X180' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 215: Unconnected output port 'CLKDV' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 215: Unconnected output port 'CLKFX' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 215: Unconnected output port 'CLKFX180' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 215: Unconnected output port 'PSDONE' of component 'DCM'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 215: Unconnected output port 'STATUS' of component 'DCM'.
WARNING:Xst:2211 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/clkgen_unisim.vhd" line 215: Instantiating black box module <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "DSS_MODE =  NONE" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "FACTORY_JF =  C080" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <sd0.dll1> in unit <clkgen_virtex2>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <sd0.dll1> in unit <clkgen_virtex2>.
Entity <clkgen_virtex2> analyzed. Unit <clkgen_virtex2> generated.

Analyzing generic Entity <clkpad.1> in library <techmap> (Architecture <rtl>).
	arch = 2
	hf = 0
	level = 0
	tech = 14
	voltage = 3
Entity <clkpad.1> analyzed. Unit <clkpad.1> generated.

Analyzing generic Entity <unisim_clkpad.1> in library <techmap> (Architecture <rtl>).
	arch = 2
	hf = 0
	level = 0
	voltage = 3
WARNING:Xst:2211 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/pads_unisim.vhd" line 568: Instantiating black box module <IBUFG>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <g2.ttl0.ip> in unit <unisim_clkpad.1>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <g2.ttl0.ip> in unit <unisim_clkpad.1>.
    Set property "syn_noprune = TRUE" for unit <IBUFG>.
WARNING:Xst:2211 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/pads_unisim.vhd" line 569: Instantiating black box module <BUFG>.
Entity <unisim_clkpad.1> analyzed. Unit <unisim_clkpad.1> generated.

Analyzing generic Entity <clkpad.2> in library <techmap> (Architecture <rtl>).
	arch = 0
	hf = 0
	level = 0
	tech = 14
	voltage = 3
Entity <clkpad.2> analyzed. Unit <clkpad.2> generated.

Analyzing generic Entity <unisim_clkpad.2> in library <techmap> (Architecture <rtl>).
	arch = 0
	hf = 0
	level = 0
	voltage = 3
WARNING:Xst:2211 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/pads_unisim.vhd" line 513: Instantiating black box module <IBUFG>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <g0.ttl0.ip> in unit <unisim_clkpad.2>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <g0.ttl0.ip> in unit <unisim_clkpad.2>.
    Set property "syn_noprune = TRUE" for unit <IBUFG>.
Entity <unisim_clkpad.2> analyzed. Unit <unisim_clkpad.2> generated.

Analyzing generic Entity <outpad.1> in library <techmap> (Architecture <rtl>).
	level = 0
	slew = 1
	strength = 24
	tech = 14
	voltage = 3
Entity <outpad.1> analyzed. Unit <outpad.1> generated.

Analyzing generic Entity <unisim_outpad.1> in library <techmap> (Architecture <rtl>).
	level = 0
	slew = 1
	strength = 24
	voltage = 3
WARNING:Xst:2211 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/pads_unisim.vhd" line 207: Instantiating black box module <OBUF>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ttl0.fast0.op> in unit <unisim_outpad.1>.
    Set user-defined property "DRIVE =  24" for instance <ttl0.fast0.op> in unit <unisim_outpad.1>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ttl0.fast0.op> in unit <unisim_outpad.1>.
    Set user-defined property "SLEW =  FAST" for instance <ttl0.fast0.op> in unit <unisim_outpad.1>.
    Set property "syn_noprune = TRUE" for unit <OBUF>.
Entity <unisim_outpad.1> analyzed. Unit <unisim_outpad.1> generated.

Analyzing generic Entity <inpad.1> in library <techmap> (Architecture <rtl>).
	filter = 0
	level = 0
	strength = 0
	tech = 14
	voltage = 3
Entity <inpad.1> analyzed. Unit <inpad.1> generated.

Analyzing generic Entity <unisim_inpad> in library <techmap> (Architecture <rtl>).
	level = 0
	voltage = 3
WARNING:Xst:2211 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/techmap/unisim/pads_unisim.vhd" line 57: Instantiating black box module <IBUF>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ttl0.ip> in unit <unisim_inpad>.
    Set user-defined property "IOSTANDARD =  LVTTL" for instance <ttl0.ip> in unit <unisim_inpad>.
    Set property "syn_noprune = TRUE" for unit <IBUF>.
Entity <unisim_inpad> analyzed. Unit <unisim_inpad> generated.

Analyzing generic Entity <rstgen> in library <gaisler> (Architecture <rtl>).
	acthigh = 0
	scanen = 0
	syncrst = 0
Entity <rstgen> analyzed. Unit <rstgen> generated.

Analyzing generic Entity <ahbctrl> in library <grlib> (Architecture <rtl>).
	acdm = 0
	ahbtrace = 0
	arbdisable = 0
	asserterr = 0
	assertwarn = 0
	ccheck = 1
	cfgaddr = 4080
	cfgmask = 4080
	debug = 2
	defmast = 0
	devid = 1040
	disirq = 0
	enbusmon = 0
	fixbrst = 0
	fpnpen = 0
	hmstdisable = 0
	hslvdisable = 0
	icheck = 1
	index = 0
	ioaddr = 4095
	ioen = 1
	iomask = 4095
	mcheck = 1
	mprio = 0
	nahbm = 4
	nahbs = 8
	rrobin = 1
	split = 0
	timeout = 0
WARNING:Xst:790 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/amba/ahbctrl.vhd" line 167: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/amba/ahbctrl.vhd" line 494: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/amba/ahbctrl.vhd" line 503: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/amba/ahbctrl.vhd" line 543: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/amba/ahbctrl.vhd" line 567: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/amba/ahbctrl.vhd" line 581: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/grlib/amba/ahbctrl.vhd" line 345: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <msto(15).hbusreq>, <msto(15).hlock>, <msto(15).htrans>, <msto(15).haddr>, <msto(15).hwrite>, <msto(15).hsize>, <msto(15).hburst>, <msto(15).hprot>, <msto(15).hwdata>, <msto(15).hirq>, <msto(15).hconfig>, <msto(15).hindex>, <msto(14).hbusreq>, <msto(14).hlock>, <msto(14).htrans>, <msto(14).haddr>, <msto(14).hwrite>, <msto(14).hsize>, <msto(14).hburst>, <msto(14).hprot>, <msto(14).hwdata>, <msto(14).hirq>, <msto(14).hconfig>, <msto(14).hindex>, <msto(13).hbusreq>, <msto(13).hlock>, <msto(13).htrans>, <msto(13).haddr>, <msto(13).hwrite>, <msto(13).hsize>, <msto(13).hburst>, <msto(13).hprot>, <msto(13).hwdata>, <msto(13).hirq>, <msto(13).hconfig>, <msto(13).hindex>, <msto(12).hbusreq>, <msto(12).hlock>, <msto(12).htrans>, <msto(12).haddr>, <msto(12).hwrite>, <msto(12).hsize>, <msto(12).hburst>, <msto(12).hprot>, <msto(12).hwdata>, <msto(12).hirq>, <msto(12).hconfig>, <msto(12).hindex>, <msto(11).hbusreq>, <msto(11).hlock>, <msto(11).htrans>, <msto(11).haddr>, <msto(11).hwrite>, <msto(11).hsize>,
   <msto(11).hburst>, <msto(11).hprot>, <msto(11).hwdata>, <msto(11).hirq>, <msto(11).hconfig>, <msto(11).hindex>, <msto(10).hbusreq>, <msto(10).hlock>, <msto(10).htrans>, <msto(10).haddr>, <msto(10).hwrite>, <msto(10).hsize>, <msto(10).hburst>, <msto(10).hprot>, <msto(10).hwdata>, <msto(10).hirq>, <msto(10).hconfig>, <msto(10).hindex>, <msto(9).hbusreq>, <msto(9).hlock>, <msto(9).htrans>, <msto(9).haddr>, <msto(9).hwrite>, <msto(9).hsize>, <msto(9).hburst>, <msto(9).hprot>, <msto(9).hwdata>, <msto(9).hirq>, <msto(9).hconfig>, <msto(9).hindex>, <msto(8).hbusreq>, <msto(8).hlock>, <msto(8).htrans>, <msto(8).haddr>, <msto(8).hwrite>, <msto(8).hsize>, <msto(8).hburst>, <msto(8).hprot>, <msto(8).hwdata>, <msto(8).hirq>, <msto(8).hconfig>, <msto(8).hindex>, <msto(7).hbusreq>, <msto(7).hlock>, <msto(7).htrans>, <msto(7).haddr>, <msto(7).hwrite>, <msto(7).hsize>, <msto(7).hburst>, <msto(7).hprot>, <msto(7).hwdata>, <msto(7).hirq>, <msto(7).hconfig>, <msto(7).hindex>, <msto(6).hbusreq>, <msto(6).hlock>,
   <msto(6).htrans>, <msto(6).haddr>, <msto(6).hwrite>, <msto(6).hsize>, <msto(6).hburst>, <msto(6).hprot>, <msto(6).hwdata>, <msto(6).hirq>, <msto(6).hconfig>, <msto(6).hindex>, <msto(5).hbusreq>, <msto(5).hlock>, <msto(5).htrans>, <msto(5).haddr>, <msto(5).hwrite>, <msto(5).hsize>, <msto(5).hburst>, <msto(5).hprot>, <msto(5).hwdata>, <msto(5).hirq>, <msto(5).hconfig>, <msto(5).hindex>, <msto(4).hbusreq>, <msto(4).hlock>, <msto(4).htrans>, <msto(4).haddr>, <msto(4).hwrite>, <msto(4).hsize>, <msto(4).hburst>, <msto(4).hprot>, <msto(4).hwdata>, <msto(4).hirq>, <msto(4).hconfig>, <msto(4).hindex>, <msto(3).hbusreq>, <msto(3).hlock>, <msto(3).htrans>, <msto(3).haddr>, <msto(3).hwrite>, <msto(3).hsize>, <msto(3).hburst>, <msto(3).hprot>, <msto(3).hwdata>, <msto(3).hirq>, <msto(3).hconfig>, <msto(3).hindex>, <msto(2).hbusreq>, <msto(2).hlock>, <msto(2).htrans>, <msto(2).haddr>, <msto(2).hwrite>, <msto(2).hsize>, <msto(2).hburst>, <msto(2).hprot>, <msto(2).hwdata>, <msto(2).hirq>, <msto(2).hconfig>,
   <msto(2).hindex>, <msto(1).hbusreq>, <msto(1).hlock>, <msto(1).htrans>, <msto(1).haddr>, <msto(1).hwrite>, <msto(1).hsize>, <msto(1).hburst>, <msto(1).hprot>, <msto(1).hwdata>, <msto(1).hirq>, <msto(1).hconfig>, <msto(1).hindex>, <msto(0).hbusreq>, <msto(0).hlock>, <msto(0).htrans>, <msto(0).haddr>, <msto(0).hwrite>, <msto(0).hsize>, <msto(0).hburst>, <msto(0).hprot>, <msto(0).hwdata>, <msto(0).hirq>, <msto(0).hconfig>, <msto(0).hindex>, <slvo(0).hconfig>, <slvo(1).hconfig>, <slvo(2).hconfig>, <slvo(3).hconfig>, <slvo(4).hconfig>, <slvo(5).hconfig>, <slvo(6).hconfig>, <slvo(7).hconfig>, <slvo(0).hirq>, <slvo(1).hirq>, <slvo(2).hirq>, <slvo(3).hirq>, <slvo(4).hirq>, <slvo(5).hirq>, <slvo(6).hirq>, <slvo(7).hirq>
INFO:Xst:2679 - Register <r.ldefmst> in unit <ahbctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <r.lsplmst> in unit <ahbctrl> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <ahbctrl> analyzed. Unit <ahbctrl> generated.

Analyzing generic Entity <leon3s> in library <gaisler> (Architecture <rtl>).
	bp = 1
	cached = 0
	cp = 0
	dcen = 1
	disas = 0
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 1
	dsetlock = 0
	dsets = 2
	dsetsize = 4
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	fabtech = 14
	fpu = 0
	hindex = 0
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	ilramstart = 142
	irepl = 1
	isetlock = 0
	isets = 2
	isetsize = 8
	itlbnum = 8
	lddel = 1
	mac = 0
	memtech = 14
	mmuen = 1
	mmupgsz = 0
	notag = 0
	nwindows = 8
	nwp = 1
	pclow = 2
	pwd = 2
	rstaddr = 0
	scantest = 0
	smp = 0
	svt = 1
	tbuf = 2
	tlb_rep = 1
	tlb_type = 1
	v8 = 50
WARNING:Xst:37 - Detected unknown constraint/property "sync_set_reset". This constraint/property is not supported by the current software release and will be ignored.
Entity <leon3s> analyzed. Unit <leon3s> generated.

Analyzing generic Entity <proc3> in library <gaisler> (Architecture <rtl>).
	bp = 1
	cached = 0
	clk2x = 0
	cp = 0
	dcen = 1
	disas = 0
	dlinesize = 4
	dlram = 0
	dlramsize = 1
	dlramstart = 143
	drepl = 1
	dsetlock = 0
	dsets = 2
	dsetsize = 4
	dsnoop = 1
	dsu = 1
	dtlbnum = 2
	fabtech = 14
	fpu = 0
	hindex = 0
	icen = 1
	ilinesize = 8
	ilram = 0
	ilramsize = 1
	ilramstart = 142
	irepl = 1
	isetlock = 0
	isets = 2
	isetsize = 8
	itlbnum = 8
	lddel = 1
	mac = 0
	memtech = 14
	mmuen = 1
	mmupgsz = 0
	notag = 0
	nwindows = 8
	nwp = 1
	pclow = 2
	pwd = 2
	rstaddr = 0
	scantest = 0
	smp = 0
	svt = 1
	tbuf = 2
	tlb_rep = 1
	tlb_type = 1
	v8 = 50
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/proc3.vhd" line 152: Unconnected output port 'db_tmp_result' of component 'mul32'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/proc3.vhd" line 152: Unconnected output port 'db_prod_a' of component 'mul32'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/proc3.vhd" line 152: Unconnected output port 'db_prod_b' of component 'mul32'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/proc3.vhd" line 152: Unconnected output port 'db_number_bits_port' of component 'mul32'.
WARNING:Xst:753 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/proc3.vhd" line 152: Unconnected output port 'db_started' of component 'mul32'.
Entity <proc3> analyzed. Unit <proc3> generated.

Analyzing generic Entity <iu3> in library <gaisler> (Architecture <rtl>).
	bp = 1
	clk2x = 0
	cp = 0
	disas = 0
	dsets = 2
	dsu = 1
	fabtech = 14
	fpu = 0
	index = 0
	irfwt = 1
	isets = 2
	lddel = 1
	mac = 0
	notag = 0
	nwin = 8
	nwp = 1
	pclow = 2
	pwd = 2
	rstaddr = 0
	smp = 0
	svt = 1
	tbuf = 2
	v8 = 50
WARNING:Xst:790 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" line 1095: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:819 - "/home/nuno/repos/pdp/grlib-gpl-1.1.0-b4104/lib/gaisler/leon3/iu3.vhd" line 2355: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r.f.pc>, <r.f.branch>, <r.d.pc>, <r.d.inst>, <r.d.cwp>, <r.d.set>, <r.d.mexc>, <r.d.cnt>, <r.d.pv>, <r.d.annul>, <r.d.inull>, <r.d.step>, <r.d.divrdy>, <r.a.ctrl.pc>, <r.a.ctrl.inst>, <r.a.ctrl.cnt>, <r.a.ctrl.rd>, <r.a.ctrl.tt>, <r.a.ctrl.trap>, <r.a.ctrl.annul>, <r.a.ctrl.wreg>, <r.a.ctrl.wicc>, <r.a.ctrl.wy>, <r.a.ctrl.ld>, <r.a.ctrl.pv>, <r.a.ctrl.rett>, <r.a.rs1>, <r.a.rfa1>, <r.a.rfa2>, <r.a.rsel1>, <r.a.rsel2>, <r.a.rfe1>, <r.a.rfe2>, <r.a.cwp>, <r.a.imm>, <r.a.ldcheck1>, <r.a.ldcheck2>, <r.a.ldchkra>, <r.a.ldchkex>, <r.a.su>, <r.a.et>, <r.a.wovf>, <r.a.wunf>, <r.a.ticc>, <r.a.jmpl>, <r.a.step>, <r.a.mulstart>, <r.a.divstart>, <r.a.bp>, <r.a.nobp>, <r.e.ctrl.pc>, <r.e.ctrl.inst>, <r.e.ctrl.cnt>, <r.e.ctrl.rd>, <r.e.ctrl.tt>, <r.e.ctrl.trap>, <r.e.ctrl.annul>, <r.e.ctrl.wreg>, <r.e.ctrl.wicc>, <r.e.ctrl.wy>, <r.e.ctrl.ld>, <r.e.ctrl.pv>, <r.e.ctrl.rett>, <r.e.op1>, <r.e.op2>, <r.e.aluop>, <r.e.alusel>, <r.e.aluadd>, <r.e.alucin>, <r.e.ldbp1>, <r.e.ldbp2>, <r.e.invop2>, <r.e.shcnt>, <r.e.sari>,
   <r.e.shleft>, <r.e.ymsb>, <r.e.rd>, <r.e.jmpl>, <r.e.su>, <r.e.et>, <r.e.cwp>, <r.e.icc>, <r.e.mulstep>, <r.e.mul>, <r.e.mac>, <r.e.bp>, <r.m.ctrl.pc>, <r.m.ctrl.inst>, <r.m.ctrl.cnt>, <r.m.ctrl.rd>, <r.m.ctrl.tt>, <r.m.ctrl.trap>, <r.m.ctrl.annul>, <r.m.ctrl.wreg>, <r.m.ctrl.wicc>, <r.m.ctrl.wy>, <r.m.ctrl.ld>, <r.m.ctrl.pv>, <r.m.ctrl.rett>, <r.m.result>, <r.m.y>, <r.m.icc>, <r.m.nalign>, <r.m.dci.signed>, <r.m.dci.enaddr>, <r.m.dci.read>, <r.m.dci.write>, <r.m.dci.lock>, <r.m.dci.dsuen>, <r.m.dci.size>, <r.m.dci.asi>, <r.m.werr>, <r.m.wcwp>, <r.m.irqen>, <r.m.irqen2>, <r.m.mac>, <r.m.divz>, <r.m.su>, <r.m.mul>, <r.m.casa>, <r.m.casaz>, <r.x.ctrl.pc>, <r.x.ctrl.inst>, <r.x.ctrl.cnt>, <r.x.ctrl.rd>, <r.x.ctrl.tt>, <r.x.ctrl.trap>, <r.x.ctrl.annul>, <r.x.ctrl.wreg>, <r.x.ctrl.wicc>, <r.x.ctrl.wy>, <r.x.ctrl.ld>, <r.x.ctrl.pv>, <r.x.ctrl.rett>, <r.x.result>, <r.x.y>, <r.x.icc>, <r.x.annul_all>, <r.x.data>, <r.x.set>, <r.x.mexc>, <r.x.dci.signed>, <r.x.dci.enaddr>, <r.x.dci.read>, <r.x.dci.write>,
   <r.x.dci.lock>, <r.x.dci.dsuen>, <r.x.dci.size>, <r.x.dci.asi>, <r.x.laddr>, <r.x.rstate>, <r.x.npc>, <r.x.intack>, <r.x.ipend>, <r.x.mac>, <r.x.debug>, <r.x.nerror>, <r.w.s.cwp>, <r.w.s.icc>, <r.w.s.tt>, <r.w.s.tba>, <r.w.s.wim>, <r.w.s.pil>, <r.w.s.ec>, <r.w.s.ef>, <r.w.s.ps>, <r.w.s.s>, <r.w.s.et>, <r.w.s.y>, <r.w.s.asr18>, <r.w.s.svt>, <r.w.s.dwt>, <r.w.s.dbp>, <r.w.result>, <r.w.wa>, <r.w.wreg>, <r.w.except>, <wpr(0).addr>, <wpr(0).mask>, <wpr(0).exec>, <wpr(0).load>, <wpr(0).store>, <wpr(1).addr>, <wpr(1).mask>, <wpr(1).exec>, <wpr(1).load>, <wpr(1).store>, <wpr(2).addr>, <wpr(2).mask>, <wpr(2).exec>, <wpr(2).load>, <wpr(2).store>, <wpr(3).addr>, <wpr(3).mask>, <wpr(3).exec>, <wpr(3).load>, <wpr(3).store>, <dco.icdiag.addr>, <dco.icdiag.enable>, <dco.icdiag.read>, <dco.icdiag.tag>, <dco.icdiag.ctx>, <dco.icdiag.flush>, <dco.icdiag.ilramen>, <dco.icdiag.cctrl.burst>, <dco.icdiag.cctrl.dfrz>, <dco.icdiag.cctrl.ifrz>, <dco.icdiag.cctrl.dsnoop>, <dco.icdiag.cctrl.dcs>, <dco.icdiag.cctrl.ics>,
   <dco.icdiag.pflush>, <dco.icdiag.pflushaddr>, <dco.icdiag.pflushtyp>, <dco.icdiag.ilock>, <dco.icdiag.scanen>, <fpo.dbg.data>, <ico.cstat.cmiss>, <ico.cstat.tmiss>, <ico.cstat.chold>, <ico.cstat.mhold>
INFO:Xst:2679 - Register <r.a.ctrl.tt> in unit <iu3> has a constant value of 000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <r.e.mac> in unit <iu3> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <r.w.s.ef> in unit <iu3> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <iu3> analyzed. Unit <iu3> generated.

Analyzing generic Entity <mul32> in library <gaisler> (Architecture <behavioral>).
	infer = 1
	mac = 0
	multype = 3
	pipe = 1
	tech = 14
