X86_64 MP+po-mfence-mfence+mfence001
"PodWR MFencedRR MFencedRW Rfe MFencedRR Fre"
Cycle=Rfe MFencedRR Fre PodWR MFencedRR MFencedRW
Relax=PodWR
Safe=Rfe Fre MFencedRW MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:a=W,1:a=F,1:x=T
Com=Rf Fr
Orig=PodWR MFencedRR MFencedRW Rfe MFencedRR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0            | P1            ;
 movq $1,(x)   | movq (a),%rax ;
 movq (y),%rax | mfence        ;
 mfence        | movq (x),%rbx ;
 movq (z),%rbx |               ;
 mfence        |               ;
 movq $1,(a)   |               ;
exists (1:rax=1 /\ 1:rbx=0)
