Partition Merge report for nios2_quartus2_project
Thu Nov 15 23:27:23 2012
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Partition Merge Summary                                                            ;
+------------------------------------+-----------------------------------------------+
; Partition Merge Status             ; Successful - Thu Nov 15 23:27:23 2012         ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; nios2_quartus2_project                        ;
; Top-level Entity Name              ; nios2_quartus2_project                        ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 1,989                                         ;
;     Total combinational functions  ; 1,691                                         ;
;     Dedicated logic registers      ; 1,173                                         ;
; Total registers                    ; 1173                                          ;
; Total pins                         ; 10                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 175,232                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                  ;
+---------------------------+--------------+-----------+----------------+-------------------+---------------------------+---------+
; Name                      ; Type         ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection         ; Details ;
+---------------------------+--------------+-----------+----------------+-------------------+---------------------------+---------+
; PLD_CLOCKINPUT            ; post-fitting ; connected ; Top            ; post-synthesis    ; PLD_CLOCKINPUT            ; N/A     ;
; PLD_CLOCKINPUT            ; post-fitting ; connected ; Top            ; post-synthesis    ; PLD_CLOCKINPUT            ; N/A     ;
; auto_stp_external_clock_0 ; dynamic pin  ; connected ; Top            ; post-synthesis    ; auto_stp_external_clock_0 ; N/A     ;
+---------------------------+--------------+-----------+----------------+-------------------+---------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                      ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Estimated Total logic elements              ; 1526   ; 177              ; 286                            ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Total combinational functions               ; 1338   ; 167              ; 186                            ; 0                              ;
; Logic element usage by number of LUT inputs ;        ;                  ;                                ;                                ;
;     -- 4 input functions                    ; 663    ; 71               ; 79                             ; 0                              ;
;     -- 3 input functions                    ; 422    ; 72               ; 45                             ; 0                              ;
;     -- <=2 input functions                  ; 253    ; 24               ; 62                             ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Logic elements by mode                      ;        ;                  ;                                ;                                ;
;     -- normal mode                          ; 1175   ; 162              ; 156                            ; 0                              ;
;     -- arithmetic mode                      ; 163    ; 5                ; 30                             ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Total registers                             ; 846    ; 109              ; 218                            ; 0                              ;
;     -- Dedicated logic registers            ; 846    ; 109              ; 218                            ; 0                              ;
;     -- I/O registers                        ; 0      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Virtual pins                                ; 0      ; 0                ; 0                              ; 0                              ;
; I/O pins                                    ; 10     ; 0                ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0      ; 0                ; 0                              ; 0                              ;
; Total memory bits                           ; 175104 ; 0                ; 128                            ; 0                              ;
; Total RAM block bits                        ; 0      ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 1      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Connections                                 ;        ;                  ;                                ;                                ;
;     -- Input Connections                    ; 266    ; 171              ; 308                            ; 0                              ;
;     -- Registered Input Connections         ; 132    ; 117              ; 237                            ; 0                              ;
;     -- Output Connections                   ; 483    ; 261              ; 1                              ; 0                              ;
;     -- Registered Output Connections        ; 4      ; 260              ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Internal Connections                        ;        ;                  ;                                ;                                ;
;     -- Total Connections                    ; 10282  ; 1185             ; 1283                           ; 0                              ;
;     -- Registered Connections               ; 5157   ; 848              ; 724                            ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; External Connections                        ;        ;                  ;                                ;                                ;
;     -- Top                                  ; 192    ; 331              ; 226                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 331    ; 18               ; 83                             ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 226    ; 83               ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Partition Interface                         ;        ;                  ;                                ;                                ;
;     -- Input Ports                          ; 42     ; 38               ; 59                             ; 0                              ;
;     -- Output Ports                         ; 15     ; 54               ; 12                             ; 0                              ;
;     -- Bidir Ports                          ; 0      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Registered Ports                            ;        ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0      ; 3                ; 7                              ; 0                              ;
;     -- Registered Output Ports              ; 0      ; 44               ; 1                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Port Connectivity                           ;        ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0      ; 16               ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0      ; 0                ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0      ; 1                ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0      ; 26               ; 3                              ; 0                              ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------+----------+-------------+
; Name                                                                                                                                                                                               ; Partition                      ; Type          ; Location ; Status      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------+----------+-------------+
; LEDG[0]                                                                                                                                                                                            ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDG[0]                                                                                                                                                                                     ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[0]~output                                                                                                                                                                              ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; LEDG[1]                                                                                                                                                                                            ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDG[1]                                                                                                                                                                                     ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[1]~output                                                                                                                                                                              ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; LEDG[2]                                                                                                                                                                                            ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDG[2]                                                                                                                                                                                     ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[2]~output                                                                                                                                                                              ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; LEDG[3]                                                                                                                                                                                            ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDG[3]                                                                                                                                                                                     ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[3]~output                                                                                                                                                                              ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; LEDG[4]                                                                                                                                                                                            ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDG[4]                                                                                                                                                                                     ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[4]~output                                                                                                                                                                              ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; LEDG[5]                                                                                                                                                                                            ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDG[5]                                                                                                                                                                                     ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[5]~output                                                                                                                                                                              ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; LEDG[6]                                                                                                                                                                                            ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDG[6]                                                                                                                                                                                     ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[6]~output                                                                                                                                                                              ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; LEDG[7]                                                                                                                                                                                            ; Top                            ; Output Port   ; n/a      ;             ;
;     -- LEDG[7]                                                                                                                                                                                     ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- LEDG[7]~output                                                                                                                                                                              ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; PLD_CLOCKINPUT                                                                                                                                                                                     ; Top                            ; Input Port    ; n/a      ;             ;
;     -- PLD_CLOCKINPUT                                                                                                                                                                              ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- PLD_CLOCKINPUT~input                                                                                                                                                                        ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; altera_reserved_tck                                                                                                                                                                                ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                                                                                                                                                                         ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input                                                                                                                                                                   ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; altera_reserved_tdi                                                                                                                                                                                ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                                                                                                                                                                         ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input                                                                                                                                                                   ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; altera_reserved_tdo                                                                                                                                                                                ; Top                            ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                                                                                                                                                                         ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output                                                                                                                                                                  ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; altera_reserved_tms                                                                                                                                                                                ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                                                                                                                                                                         ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input                                                                                                                                                                   ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; auto_stp_external_clock_0                                                                                                                                                                          ; Top                            ; Input Port    ; n/a      ;             ;
;     -- auto_stp_external_clock_0                                                                                                                                                                   ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- auto_stp_external_clock_0~input                                                                                                                                                             ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;     -- sld_signaltap:auto_signaltap_0|acq_clk                                                                                                                                                      ; sld_signaltap:auto_signaltap_0 ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr             ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena             ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top                            ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top                            ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi             ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdo             ; Top                            ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_cpu_the_first_nios2_system_cpu_nios2_oci_the_first_nios2_system_cpu_jtag_debug_module_wrapper_first_nios2_system_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1            ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_clr                                                                                                                          ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_ena                                                                                                                          ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_ir_in_0_                                                                                                                     ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_ir_out_0_                                                                                                                    ; Top                            ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_irq                                                                                                                          ; Top                            ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_jtag_state_cdr                                                                                                               ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_jtag_state_sdr                                                                                                               ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_jtag_state_udr                                                                                                               ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_raw_tck                                                                                                                      ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_rti                                                                                                                          ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_shift                                                                                                                        ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_tck                                                                                                                          ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_tdi                                                                                                                          ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_tdo                                                                                                                          ; Top                            ; Output Port   ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_update                                                                                                                       ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
; jtag.bp.inst_jtag_uart_first_nios2_system_jtag_uart_alt_jtag_atlantic_usr1                                                                                                                         ; Top                            ; Input Port    ; n/a      ;             ;
;                                                                                                                                                                                                    ;                                ;               ;          ;             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------+----------+-------------+


+--------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                             ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 1,989                ;
;                                             ;                      ;
; Total combinational functions               ; 1691                 ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 813                  ;
;     -- 3 input functions                    ; 539                  ;
;     -- <=2 input functions                  ; 339                  ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 1493                 ;
;     -- arithmetic mode                      ; 198                  ;
;                                             ;                      ;
; Total registers                             ; 1173                 ;
;     -- Dedicated logic registers            ; 1173                 ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 10                   ;
; Total memory bits                           ; 175232               ;
; Maximum fan-out node                        ; PLD_CLOCKINPUT~input ;
; Maximum fan-out                             ; 906                  ;
; Total fan-out                               ; 12061                ;
; Average fan-out                             ; 3.97                 ;
+---------------------------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+
; first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_lpm_dram_bdp_component_module:first_nios2_system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9b2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; first_nios2_system_cpu_ociram_default_contents.mif ;
; first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_bfj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; first_nios2_system_cpu_rf_ram_a.mif                ;
; first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_cfj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; first_nios2_system_cpu_rf_ram_b.mif                ;
; first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                               ;
; first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                               ;
; first_nios2_system:inst|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_krf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; first_nios2_system_onchip_mem.hex                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m044:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128    ; None                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Partition Merge
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 15 23:27:19 2012
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 3 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2201 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 2041 logic cells
    Info (21064): Implemented 145 RAM segments
Info: Quartus II 32-bit Partition Merge was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 348 megabytes
    Info: Processing ended: Thu Nov 15 23:27:24 2012
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


