Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 21 16:47:02 2025
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CMOD_A7_35T_wrapper_timing_summary_routed.rpt -pb CMOD_A7_35T_wrapper_timing_summary_routed.pb -rpx CMOD_A7_35T_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CMOD_A7_35T_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                2           
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-8   Critical Warning  No common period between related clocks                           2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       71          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs         2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-16  Warning           Large setup violation                                             64          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (197)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (383)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: CMOD_A7_35T_i/blockdesign_0/controllers/clk_divider_1/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (197)
--------------------------------------------------
 There are 197 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (383)
--------------------------------
 There are 383 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -34.496    -1218.239                     64                 2013        0.022        0.000                      0                 2013       -0.808       -3.370                       9                  1197  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1         {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                                       {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                                    {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                                   {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1         {0.000 20.000}       40.000          25.000          
sys_clk                                             {0.000 41.666}       83.333          12.000          
  clk_out1_CMOD_A7_35T_clk_wiz_0                    {0.000 5.000}        10.000          100.000         
  clkfbout_CMOD_A7_35T_clk_wiz_0                    {0.000 41.666}       83.333          12.000          
sys_clk_pin                                         {0.000 41.660}       83.330          12.000          
  clk_out1_CMOD_A7_35T_clk_wiz_0_1                  {0.000 5.000}        10.000          100.004         
  clkfbout_CMOD_A7_35T_clk_wiz_0_1                  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1              -1.052       -1.052                      1                  942        0.038        0.000                      0                  942        1.367        0.000                       0                   782  
    CLKFBIN_1                                                                                                                                                                                         5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                                      4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                                    -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1                                                                                                                                                          37.845        0.000                       0                     3  
sys_clk                                                                                                                                                                                              16.667        0.000                       0                     1  
  clk_out1_CMOD_A7_35T_clk_wiz_0                        -24.329    -1066.738                     47                 1029        0.264        0.000                      0                 1029        4.500        0.000                       0                   385  
  clkfbout_CMOD_A7_35T_clk_wiz_0                                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                          16.670        0.000                       0                     1  
  clk_out1_CMOD_A7_35T_clk_wiz_0_1                      -24.312    -1065.960                     47                 1029        0.264        0.000                      0                 1029        4.500        0.000                       0                   385  
  clkfbout_CMOD_A7_35T_clk_wiz_0_1                                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_CMOD_A7_35T_clk_wiz_0             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1      -34.496     -150.432                     16                   16        0.299        0.000                      0                   16  
clk_out1_CMOD_A7_35T_clk_wiz_0_1           clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1      -34.485     -150.263                     16                   16        0.304        0.000                      0                   16  
clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  PixelClkIO_1                                     1.128        0.000                      0                   38        0.161        0.000                      0                   38  
clk_out1_CMOD_A7_35T_clk_wiz_0_1           clk_out1_CMOD_A7_35T_clk_wiz_0                 -24.329    -1066.738                     47                 1029        0.022        0.000                      0                 1029  
clk_out1_CMOD_A7_35T_clk_wiz_0             clk_out1_CMOD_A7_35T_clk_wiz_0_1               -24.329    -1066.755                     47                 1029        0.022        0.000                      0                 1029  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 ----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                          clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1        4.957        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                 
----------                                 ----------                                 --------                                 
(none)                                                                                clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                 From Clock                                 To Clock                                 
----------                                 ----------                                 --------                                 
(none)                                                                                                                           
(none)                                     CLKFBIN_1                                                                             
(none)                                     SerialClkIO_1                                                                         
(none)                                     clk_out1_CMOD_A7_35T_clk_wiz_0                                                        
(none)                                     clk_out1_CMOD_A7_35T_clk_wiz_0_1                                                      
(none)                                     clkfbout_CMOD_A7_35T_clk_wiz_0                                                        
(none)                                     clkfbout_CMOD_A7_35T_clk_wiz_0_1                                                      
(none)                                     clkfbout_blockdesign_inst_0_clk_wiz_0_0_1                                             
(none)                                                                                clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  
(none)                                                                                clk_out1_CMOD_A7_35T_clk_wiz_0             
(none)                                                                                clk_out1_CMOD_A7_35T_clk_wiz_0_1           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  To Clock:  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.052ns,  Total Violation       -1.052ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 3.452ns (44.854%)  route 4.244ns (55.146%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 8.166 - 6.734 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.556     1.556    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X45Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_fdre_C_Q)         0.456     2.012 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_y_o_reg[3]/Q
                         net (fo=14, routed)          1.991     4.003    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_y_i[3]
    SLICE_X45Y19         LUT4 (Prop_lut4_I3_O)        0.124     4.127 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.127    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_6_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.677 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.677    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__0_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.990 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1/O[3]
                         net (fo=2, routed)           0.588     5.578    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__1_carry__1_n_4
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     6.131 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__29_carry/O[0]
                         net (fo=1, routed)           0.600     6.731    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__29_carry_n_7
    SLICE_X43Y21         LUT2 (Prop_lut2_I1_O)        0.299     7.030 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry_i_1/O
                         net (fo=1, routed)           0.000     7.030    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.431 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 f  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry__0/O[1]
                         net (fo=1, routed)           0.801     8.566    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o2__35_carry__0_n_6
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.303     8.869 f  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_2/O
                         net (fo=1, routed)           0.264     9.133    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_2_n_0
    SLICE_X43Y23         LUT4 (Prop_lut4_I3_O)        0.119     9.252 r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     9.252    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_i_1_n_0
    SLICE_X43Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.432     8.166    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/clk
    SLICE_X43Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.246    
                         clock uncertainty           -0.121     8.125    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.075     8.200    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.200    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 -1.052    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 1.714ns (32.859%)  route 3.502ns (67.141%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 8.171 - 6.734 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.551     1.551    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X54Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     2.069 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_x_o_reg[5]/Q
                         net (fo=5, routed)           2.048     4.117    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_x_i[5]
    SLICE_X56Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.241 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.241    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/_carry__0_i_2_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.774 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.774    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/_carry__0_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.003 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/_carry__1/CO[2]
                         net (fo=1, routed)           1.454     6.458    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/_carry__1_n_1
    SLICE_X51Y23         LUT6 (Prop_lut6_I4_O)        0.310     6.768 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.768    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X51Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.437     8.171    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X51Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.251    
                         clock uncertainty           -0.121     8.130    
    SLICE_X51Y23         FDRE (Setup_fdre_C_D)        0.031     8.161    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.153ns (23.851%)  route 3.681ns (76.149%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 8.169 - 6.734 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.623     1.623    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X60Y28         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     2.141 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=2, routed)           0.830     2.972    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_3_in
    SLICE_X60Y27         LUT5 (Prop_lut5_I0_O)        0.156     3.128 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=6, routed)           0.822     3.949    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X59Y27         LUT5 (Prop_lut5_I1_O)        0.355     4.304 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_5__1/O
                         net (fo=7, routed)           0.985     5.290    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_5__1_n_0
    SLICE_X59Y27         LUT4 (Prop_lut4_I0_O)        0.124     5.414 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1/O
                         net (fo=1, routed)           1.044     6.458    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1_n_0
    SLICE_X54Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.435     8.169    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X54Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.080     8.249    
                         clock uncertainty           -0.121     8.128    
    SLICE_X54Y25         FDRE (Setup_fdre_C_D)       -0.063     8.065    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.664ns (34.844%)  route 3.112ns (65.156%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 8.167 - 6.734 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.549     1.549    CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/clk
    SLICE_X46Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     2.067 f  CMOD_A7_35T_i/blockdesign_0/paint_centerline_0/inst/pxl_y_o_reg[3]/Q
                         net (fo=5, routed)           2.072     4.140    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_y_i[3]
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.264 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o2_carry_i_5/O
                         net (fo=1, routed)           0.000     4.264    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o2_carry_i_5_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.797 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.797    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o2_carry_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.954 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           1.039     5.993    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o2_carry__0_n_2
    SLICE_X45Y23         LUT6 (Prop_lut6_I1_O)        0.332     6.325 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.325    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X45Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.433     8.167    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X45Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.094     8.261    
                         clock uncertainty           -0.121     8.140    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)        0.031     8.171    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.171    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.126ns (25.109%)  route 3.359ns (74.891%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 8.176 - 6.734 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.625     1.625    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X60Y30         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518     2.143 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          1.177     3.321    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X61Y29         LUT5 (Prop_lut5_I3_O)        0.152     3.473 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           0.586     4.058    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X59Y29         LUT3 (Prop_lut3_I0_O)        0.332     4.390 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4/O
                         net (fo=7, routed)           0.893     5.284    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_4_n_0
    SLICE_X58Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.408 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.702     6.110    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X55Y31         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.442     8.176    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X55Y31         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.080     8.256    
                         clock uncertainty           -0.121     8.135    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)       -0.067     8.068    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.664ns (36.076%)  route 2.948ns (63.924%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 8.169 - 6.734 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.555     1.555    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X46Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_y_o_reg[3]/Q
                         net (fo=5, routed)           1.779     3.852    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_y_i[3]
    SLICE_X46Y23         LUT2 (Prop_lut2_I1_O)        0.124     3.976 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o2_carry_i_5/O
                         net (fo=1, routed)           0.000     3.976    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o2_carry_i_5_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.509 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.509    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o2_carry_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.666 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           1.170     5.836    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o2_carry__0_n_2
    SLICE_X53Y24         LUT6 (Prop_lut6_I1_O)        0.332     6.168 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.168    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.435     8.169    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.249    
                         clock uncertainty           -0.121     8.128    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031     8.159    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  1.992    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_y_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 1.775ns (38.086%)  route 2.885ns (61.914%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 8.238 - 6.734 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.551     1.551    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/clk
    SLICE_X56Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_y_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.478     2.029 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_y_o_reg[1]/Q
                         net (fo=4, routed)           1.421     3.451    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_y_i[1]
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.295     3.746 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o2_carry_i_6/O
                         net (fo=1, routed)           0.000     3.746    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o2_carry_i_6_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.259 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.259    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o2_carry_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.416 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           1.464     5.880    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o2_carry__0_n_2
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.332     6.212 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     6.212    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.504     8.238    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/clk
    SLICE_X62Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.318    
                         clock uncertainty           -0.121     8.197    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.029     8.226    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.226    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.064ns (23.357%)  route 3.491ns (76.643%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 8.169 - 6.734 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.620     1.620    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X58Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[2]/Q
                         net (fo=9, routed)           1.466     3.542    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[2]
    SLICE_X50Y27         LUT4 (Prop_lut4_I3_O)        0.153     3.695 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_8__1/O
                         net (fo=5, routed)           1.175     4.870    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_8__1_n_0
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.331     5.201 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_4__1/O
                         net (fo=1, routed)           0.851     6.052    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_4__1_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.176 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.176    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_2[3]
    SLICE_X50Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.435     8.169    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X50Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.080     8.249    
                         clock uncertainty           -0.121     8.128    
    SLICE_X50Y25         FDRE (Setup_fdre_C_D)        0.077     8.205    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.205    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 0.890ns (19.357%)  route 3.708ns (80.643%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 8.243 - 6.734 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.554     1.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X50Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          1.410     3.482    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124     3.606 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1/O
                         net (fo=3, routed)           0.302     3.908    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1/O
                         net (fo=9, routed)           1.996     6.028    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0_n_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.152 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000     6.152    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X65Y18         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509     8.243    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y18         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.080     8.323    
                         clock uncertainty           -0.121     8.202    
    SLICE_X65Y18         FDSE (Setup_fdse_C_D)        0.032     8.234    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          8.234    
                         arrival time                          -6.152    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.086ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.890ns (19.379%)  route 3.703ns (80.621%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 8.243 - 6.734 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.554     1.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X50Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=10, routed)          1.410     3.482    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X50Y25         LUT3 (Prop_lut3_I1_O)        0.124     3.606 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1/O
                         net (fo=3, routed)           0.302     3.908    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_11__1_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.032 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1/O
                         net (fo=9, routed)           1.991     6.023    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0_n_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.147 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.147    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X65Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.509     8.243    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.080     8.323    
                         clock uncertainty           -0.121     8.202    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.031     8.233    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          8.233    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  2.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.557     0.557    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X35Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[4]/Q
                         net (fo=5, routed)           0.231     0.928    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_i[4]
    SLICE_X39Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.826     0.826    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X39Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[4]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X39Y15         FDRE (Hold_fdre_C_D)         0.070     0.891    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.712%)  route 0.304ns (68.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.558     0.558    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X35Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_y_o_reg[10]/Q
                         net (fo=5, routed)           0.304     1.002    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_i[10]
    SLICE_X40Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.827     0.827    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X40Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[10]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.063     0.885    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_y_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.593     0.593    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.789    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X65Y38         FDPE (Hold_fdpe_C_D)         0.075     0.668    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.792    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.075     0.671    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_y_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_y_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.141ns (59.880%)  route 0.094ns (40.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X47Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_y_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_y_o_reg[9]/Q
                         net (fo=5, routed)           0.094     0.789    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_y_i[9]
    SLICE_X46Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_y_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/clk
    SLICE_X46Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_y_o_reg[9]/C
                         clock pessimism             -0.255     0.567    
    SLICE_X46Y21         FDRE (Hold_fdre_C_D)         0.083     0.650    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_y_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.552     0.552    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X45Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/Q
                         net (fo=1, routed)           0.059     0.752    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_i
    SLICE_X44Y23         LUT6 (Prop_lut6_I0_O)        0.045     0.797 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     0.797    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.819     0.819    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/clk
    SLICE_X44Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism             -0.254     0.565    
    SLICE_X44Y23         FDRE (Hold_fdre_C_D)         0.092     0.657    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_y_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_y_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.192%)  route 0.101ns (41.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.559     0.559    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/clk
    SLICE_X53Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_y_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/inst/pxl_y_o_reg[6]/Q
                         net (fo=5, routed)           0.101     0.801    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_y_i[6]
    SLICE_X52Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_y_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.828     0.828    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X52Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_y_o_reg[6]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.083     0.655    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_y_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.164     0.760 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.815    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X64Y47         FDPE (Hold_fdpe_C_D)         0.060     0.656    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_y_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_y_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.556     0.556    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X49Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_y_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_y_o_reg[10]/Q
                         net (fo=5, routed)           0.127     0.824    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_y_i[10]
    SLICE_X51Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_y_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.826     0.826    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X51Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_y_o_reg[10]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X51Y20         FDRE (Hold_fdre_C_D)         0.070     0.662    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_y_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_y_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.904%)  route 0.126ns (47.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.557     0.557    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/clk
    SLICE_X55Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/inst/pxl_y_o_reg[4]/Q
                         net (fo=5, routed)           0.126     0.823    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_y_i[4]
    SLICE_X57Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_y_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.825     0.825    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X57Y21         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_y_o_reg[4]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.070     0.661    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_y_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X43Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X35Y19     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X38Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X37Y22     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X43Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X43Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X35Y19     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X35Y19     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X43Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X43Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X35Y19     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X35Y19     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X37Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X38Y24     CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y38    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y37    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y18    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y17    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y38    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y37    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y18    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y17    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0

Setup :           47  Failing Endpoints,  Worst Slack      -24.329ns,  Total Violation    -1066.738ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.329ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.920ns  (logic 14.241ns (41.984%)  route 19.679ns (58.016%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.111    31.987    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=2, routed)           0.745    33.062    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X44Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.449     8.473    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X44Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/C
                         clock pessimism              0.563     9.036    
                         clock uncertainty           -0.242     8.794    
    SLICE_X44Y2          FDRE (Setup_fdre_C_D)       -0.061     8.733    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                         -33.062    
  -------------------------------------------------------------------
                         slack                                -24.329    

Slack (VIOLATED) :        -24.328ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.917ns  (logic 14.241ns (41.988%)  route 19.676ns (58.012%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.111    31.987    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=2, routed)           0.742    33.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)       -0.067     8.730    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                         -33.058    
  -------------------------------------------------------------------
                         slack                                -24.328    

Slack (VIOLATED) :        -23.832ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.431ns  (logic 14.241ns (42.599%)  route 19.190ns (57.401%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.854    31.731    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X52Y2          LUT5 (Prop_lut5_I1_O)        0.329    32.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.512    32.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X51Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.453     8.477    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.040    
                         clock uncertainty           -0.242     8.798    
    SLICE_X51Y1          FDRE (Setup_fdre_C_D)       -0.058     8.740    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                         -32.572    
  -------------------------------------------------------------------
                         slack                                -23.832    

Slack (VIOLATED) :        -23.313ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.001ns  (logic 14.241ns (43.153%)  route 18.760ns (56.847%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.937    31.813    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y2          LUT5 (Prop_lut5_I1_O)        0.329    32.142 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[4]_i_1/O
                         net (fo=1, routed)           0.000    32.142    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[4]
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.453     8.477    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/C
                         clock pessimism              0.563     9.040    
                         clock uncertainty           -0.242     8.798    
    SLICE_X51Y2          FDRE (Setup_fdre_C_D)        0.032     8.830    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                         -32.142    
  -------------------------------------------------------------------
                         slack                                -23.313    

Slack (VIOLATED) :        -23.210ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.895ns  (logic 14.241ns (43.293%)  route 18.654ns (56.707%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    31.707    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y5          LUT5 (Prop_lut5_I1_O)        0.329    32.036 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[13]_i_1/O
                         net (fo=1, routed)           0.000    32.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[13]
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y5          FDRE (Setup_fdre_C_D)        0.029     8.826    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                         -32.036    
  -------------------------------------------------------------------
                         slack                                -23.210    

Slack (VIOLATED) :        -23.207ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.894ns  (logic 14.241ns (43.294%)  route 18.653ns (56.706%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    31.706    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.035 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[9]_i_1/O
                         net (fo=1, routed)           0.000    32.035    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[9]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.031     8.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                         -32.035    
  -------------------------------------------------------------------
                         slack                                -23.207    

Slack (VIOLATED) :        -23.205ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.893ns  (logic 14.241ns (43.295%)  route 18.652ns (56.705%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.829    31.705    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.034 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[8]_i_1/O
                         net (fo=1, routed)           0.000    32.034    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[8]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.032     8.829    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                         -32.034    
  -------------------------------------------------------------------
                         slack                                -23.205    

Slack (VIOLATED) :        -23.205ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.892ns  (logic 14.241ns (43.297%)  route 18.651ns (56.703%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.827    31.704    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y5          LUT5 (Prop_lut5_I1_O)        0.329    32.033 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[16]_i_1/O
                         net (fo=1, routed)           0.000    32.033    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[16]
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y5          FDRE (Setup_fdre_C_D)        0.031     8.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                         -32.033    
  -------------------------------------------------------------------
                         slack                                -23.205    

Slack (VIOLATED) :        -23.198ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.930ns  (logic 14.241ns (43.246%)  route 18.689ns (56.754%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.866    31.742    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.071 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[12]_i_1/O
                         net (fo=1, routed)           0.000    32.071    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[12]
    SLICE_X50Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X50Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X50Y6          FDRE (Setup_fdre_C_D)        0.077     8.874    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                         -32.071    
  -------------------------------------------------------------------
                         slack                                -23.198    

Slack (VIOLATED) :        -23.195ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.929ns  (logic 14.241ns (43.247%)  route 18.688ns (56.753%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.865    31.742    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X52Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.071 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_1/O
                         net (fo=1, routed)           0.000    32.071    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[2]
    SLICE_X52Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X52Y3          FDRE (Setup_fdre_C_D)        0.079     8.876    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                         -32.071    
  -------------------------------------------------------------------
                         slack                                -23.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.254ns (40.615%)  route 0.371ns (59.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           0.125    -0.314    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.246    -0.022    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045     0.023 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1/O
                         net (fo=1, routed)           0.000     0.023    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
                         clock pessimism              0.507    -0.333    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091    -0.242    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.491ns (73.589%)  route 0.176ns (26.411%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.065 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.504ns (74.094%)  route 0.176ns (25.906%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.078 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.078    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.527ns (74.941%)  route 0.176ns (25.059%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.101 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.101    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.529ns (75.012%)  route 0.176ns (24.988%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.103 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.103    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.273ns (62.118%)  route 0.166ns (37.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/Q
                         net (fo=1, routed)           0.166    -0.266    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[3]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.157 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.157    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_4
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.837    -0.834    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.134    -0.463    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.270    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.155    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.837    -0.834    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.134    -0.463    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg_n_0_[0]
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_3_n_0
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]_i_2_n_7
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X64Y0          FDRE (Hold_fdre_C_D)         0.134    -0.434    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134    -0.468    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.566    -0.598    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/Q
                         net (fo=2, routed)           0.176    -0.258    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.149 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[24]_i_1_n_4
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.836    -0.835    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.134    -0.464    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CMOD_A7_35T_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0
  To Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CMOD_A7_35T_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y6    CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1

Setup :           47  Failing Endpoints,  Worst Slack      -24.312ns,  Total Violation    -1065.960ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.312ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.920ns  (logic 14.241ns (41.984%)  route 19.679ns (58.016%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.111    31.987    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=2, routed)           0.745    33.062    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X44Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.449     8.473    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X44Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/C
                         clock pessimism              0.563     9.036    
                         clock uncertainty           -0.226     8.810    
    SLICE_X44Y2          FDRE (Setup_fdre_C_D)       -0.061     8.749    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                         -33.062    
  -------------------------------------------------------------------
                         slack                                -24.312    

Slack (VIOLATED) :        -24.312ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.917ns  (logic 14.241ns (41.988%)  route 19.676ns (58.012%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.111    31.987    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=2, routed)           0.742    33.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.226     8.813    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)       -0.067     8.746    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                         -33.058    
  -------------------------------------------------------------------
                         slack                                -24.312    

Slack (VIOLATED) :        -23.816ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.431ns  (logic 14.241ns (42.599%)  route 19.190ns (57.401%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.854    31.731    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X52Y2          LUT5 (Prop_lut5_I1_O)        0.329    32.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.512    32.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X51Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.453     8.477    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.040    
                         clock uncertainty           -0.226     8.814    
    SLICE_X51Y1          FDRE (Setup_fdre_C_D)       -0.058     8.756    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                         -32.572    
  -------------------------------------------------------------------
                         slack                                -23.816    

Slack (VIOLATED) :        -23.296ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.001ns  (logic 14.241ns (43.153%)  route 18.760ns (56.847%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.937    31.813    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y2          LUT5 (Prop_lut5_I1_O)        0.329    32.142 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[4]_i_1/O
                         net (fo=1, routed)           0.000    32.142    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[4]
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.453     8.477    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/C
                         clock pessimism              0.563     9.040    
                         clock uncertainty           -0.226     8.814    
    SLICE_X51Y2          FDRE (Setup_fdre_C_D)        0.032     8.846    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]
  -------------------------------------------------------------------
                         required time                          8.846    
                         arrival time                         -32.142    
  -------------------------------------------------------------------
                         slack                                -23.296    

Slack (VIOLATED) :        -23.194ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.895ns  (logic 14.241ns (43.293%)  route 18.654ns (56.707%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    31.707    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y5          LUT5 (Prop_lut5_I1_O)        0.329    32.036 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[13]_i_1/O
                         net (fo=1, routed)           0.000    32.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[13]
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.226     8.813    
    SLICE_X51Y5          FDRE (Setup_fdre_C_D)        0.029     8.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                         -32.036    
  -------------------------------------------------------------------
                         slack                                -23.194    

Slack (VIOLATED) :        -23.191ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.894ns  (logic 14.241ns (43.294%)  route 18.653ns (56.706%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    31.706    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.035 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[9]_i_1/O
                         net (fo=1, routed)           0.000    32.035    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[9]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.226     8.813    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.031     8.844    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                         -32.035    
  -------------------------------------------------------------------
                         slack                                -23.191    

Slack (VIOLATED) :        -23.189ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.893ns  (logic 14.241ns (43.295%)  route 18.652ns (56.705%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.829    31.705    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.034 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[8]_i_1/O
                         net (fo=1, routed)           0.000    32.034    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[8]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.226     8.813    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.032     8.845    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]
  -------------------------------------------------------------------
                         required time                          8.845    
                         arrival time                         -32.034    
  -------------------------------------------------------------------
                         slack                                -23.189    

Slack (VIOLATED) :        -23.189ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.892ns  (logic 14.241ns (43.297%)  route 18.651ns (56.703%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.827    31.704    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y5          LUT5 (Prop_lut5_I1_O)        0.329    32.033 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[16]_i_1/O
                         net (fo=1, routed)           0.000    32.033    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[16]
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.226     8.813    
    SLICE_X51Y5          FDRE (Setup_fdre_C_D)        0.031     8.844    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]
  -------------------------------------------------------------------
                         required time                          8.844    
                         arrival time                         -32.033    
  -------------------------------------------------------------------
                         slack                                -23.189    

Slack (VIOLATED) :        -23.181ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.930ns  (logic 14.241ns (43.246%)  route 18.689ns (56.754%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.866    31.742    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.071 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[12]_i_1/O
                         net (fo=1, routed)           0.000    32.071    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[12]
    SLICE_X50Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X50Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.226     8.813    
    SLICE_X50Y6          FDRE (Setup_fdre_C_D)        0.077     8.890    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                         -32.071    
  -------------------------------------------------------------------
                         slack                                -23.181    

Slack (VIOLATED) :        -23.178ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.929ns  (logic 14.241ns (43.247%)  route 18.688ns (56.753%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.865    31.742    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X52Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.071 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_1/O
                         net (fo=1, routed)           0.000    32.071    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[2]
    SLICE_X52Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.226     8.813    
    SLICE_X52Y3          FDRE (Setup_fdre_C_D)        0.079     8.892    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                         -32.071    
  -------------------------------------------------------------------
                         slack                                -23.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.254ns (40.615%)  route 0.371ns (59.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           0.125    -0.314    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.246    -0.022    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045     0.023 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1/O
                         net (fo=1, routed)           0.000     0.023    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
                         clock pessimism              0.507    -0.333    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091    -0.242    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.491ns (73.589%)  route 0.176ns (26.411%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.065 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.504ns (74.094%)  route 0.176ns (25.906%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.078 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.078    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.527ns (74.941%)  route 0.176ns (25.059%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.101 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.101    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.529ns (75.012%)  route 0.176ns (24.988%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.103 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.103    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.273ns (62.118%)  route 0.166ns (37.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/Q
                         net (fo=1, routed)           0.166    -0.266    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[3]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.157 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.157    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_4
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.837    -0.834    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.134    -0.463    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.270    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.155    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.837    -0.834    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.134    -0.463    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg_n_0_[0]
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_3_n_0
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]_i_2_n_7
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X64Y0          FDRE (Hold_fdre_C_D)         0.134    -0.434    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134    -0.468    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.566    -0.598    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/Q
                         net (fo=2, routed)           0.176    -0.258    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.149 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[24]_i_1_n_4
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.836    -0.835    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.134    -0.464    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_CMOD_A7_35T_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y3    CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CMOD_A7_35T_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y6    CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :           16  Failing Endpoints,  Worst Slack      -34.496ns,  Total Violation     -150.432ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -34.496ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        36.038ns  (logic 16.744ns (46.463%)  route 19.294ns (53.537%))
  Logic Levels:           41  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=5 LUT3=4 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 2001.442 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 1999.071 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572  1999.071    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518  1999.589 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961  2000.549    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124  2000.673 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456  2001.129    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124  2001.253 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906  2002.159    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150  2002.309 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447  2002.756    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332  2003.088 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000  2003.088    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2003.620 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422  2005.042    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153  2005.195 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702  2005.897    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327  2006.224 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000  2006.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580  2006.804 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223  2008.027    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331  2008.358 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708  2009.066    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331  2009.397 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000  2009.397    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  2009.773 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000  2009.773    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  2010.088 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872  2010.960    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335  2011.295 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872  2012.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332  2012.499 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000  2012.499    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  2012.897 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2012.897    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2013.231 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655  2013.886    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303  2014.189 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000  2014.189    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  2014.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999  2015.719    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124  2015.843 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732  2016.575    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124  2016.699 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555  2017.255    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124  2017.379 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677  2018.056    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656  2021.712 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825  2022.537    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  2023.193 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000  2023.193    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2023.307 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  2023.307    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  2023.421 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  2023.421    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  2023.643 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980  2024.623    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299  2024.922 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000  2024.922    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2025.455 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000  2025.455    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  2025.770 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656  2026.426    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307  2026.733 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811  2027.544    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526  2028.070 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000  2028.070    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  2028.292 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903  2029.195    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299  2029.494 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000  2029.494    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2030.044 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.968  2031.012    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I1_O)        0.124  2031.136 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          0.718  2031.854    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/rect_pos_y[5]
    SLICE_X47Y17         LUT1 (Prop_lut1_I0_O)        0.124  2031.978 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_6/O
                         net (fo=1, routed)           0.000  2031.978    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_6_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  2032.376 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000  2032.376    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2032.710 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.629  2033.340    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5_n_6
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.303  2033.643 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3/O
                         net (fo=1, routed)           0.000  2033.643    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536  2034.179 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.617  2034.795    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_n_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.313  2035.108 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2035.108    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.442  2001.442    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X45Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.442    
                         clock uncertainty           -0.861  2000.582    
    SLICE_X45Y15         FDRE (Setup_fdre_C_D)        0.031  2000.613    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.613    
                         arrival time                       -2035.108    
  -------------------------------------------------------------------
                         slack                                -34.496    

Slack (VIOLATED) :        -33.379ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        34.928ns  (logic 16.563ns (47.421%)  route 18.365ns (52.579%))
  Logic Levels:           40  (CARRY4=21 DSP48E1=1 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 2001.444 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 1999.064 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.565  1999.064    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X35Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456  1999.520 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[0]/Q
                         net (fo=38, routed)          1.200  2000.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[0]
    SLICE_X35Y2          LUT6 (Prop_lut6_I0_O)        0.124  2000.844 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__1_i_9/O
                         net (fo=4, routed)           0.326  2001.170    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__1_i_9_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I0_O)        0.124  2001.294 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__1_i_2/O
                         net (fo=26, routed)          1.236  2002.531    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__1_i_2_n_0
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.150  2002.681 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_i_2/O
                         net (fo=2, routed)           0.601  2003.282    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_i_2_n_0
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332  2003.614 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_i_6/O
                         net (fo=1, routed)           0.000  2003.614    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_i_6_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606  2004.220 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[3]
                         net (fo=4, routed)           0.956  2005.176    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_4
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.306  2005.482 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_1/O
                         net (fo=2, routed)           1.017  2006.498    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_1_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.124  2006.622 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_5/O
                         net (fo=1, routed)           0.000  2006.622    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2007.023 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000  2007.023    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2007.357 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/O[1]
                         net (fo=15, routed)          0.976  2008.334    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_6
    SLICE_X14Y10         LUT3 (Prop_lut3_I2_O)        0.303  2008.637 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_4/O
                         net (fo=1, routed)           0.841  2009.478    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_4_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526  2010.004 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000  2010.004    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2010.338 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[1]
                         net (fo=3, routed)           0.624  2010.962    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_6
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.303  2011.265 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_4/O
                         net (fo=1, routed)           0.644  2011.908    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_4_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  2012.458 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000  2012.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2012.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.627  2013.408    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_6
    SLICE_X14Y9          LUT2 (Prop_lut2_I0_O)        0.306  2013.714 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000  2013.714    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_4_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  2014.227 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=16, routed)          0.978  2015.205    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I3_O)        0.124  2015.329 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6/O
                         net (fo=3, routed)           0.955  2016.285    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I2_O)        0.124  2016.409 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.709  2017.118    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X9Y6           LUT6 (Prop_lut6_I4_O)        0.124  2017.242 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           0.526  2017.767    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[8])
                                                      3.656  2021.423 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721  2022.144    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  2022.781 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000  2022.781    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2022.898 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  2022.898    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2023.015 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  2023.015    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  2023.131 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  2023.131    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  2023.454 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865  2024.319    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306  2024.625 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000  2024.625    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  2025.026 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000  2025.026    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  2025.360 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991  2026.351    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303  2026.654 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000  2026.654    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  2027.204 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000  2027.204    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  2027.427 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860  2028.286    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299  2028.585 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000  2028.585    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2029.118 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.703  2029.821    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X9Y12          LUT5 (Prop_lut5_I1_O)        0.124  2029.945 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          0.786  2030.731    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/rect_pos_y[3]
    SLICE_X9Y13          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.663  2031.394 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_5/O[2]
                         net (fo=1, routed)           0.592  2031.986    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_5_n_5
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.302  2032.288 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_3/O
                         net (fo=1, routed)           0.000  2032.288    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  2032.821 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000  2032.821    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  2033.050 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.631  2033.681    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_n_1
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.310  2033.991 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2033.991    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X11Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.444  2001.444    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X11Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.444    
                         clock uncertainty           -0.861  2000.584    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)        0.029  2000.613    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.613    
                         arrival time                       -2033.992    
  -------------------------------------------------------------------
                         slack                                -33.379    

Slack (VIOLATED) :        -6.332ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.884ns  (logic 0.766ns (9.716%)  route 7.118ns (90.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 2001.433 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 1999.052 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.553  1999.052    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518  1999.570 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           4.190  2003.759    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[3]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.124  2003.883 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_a_INST_0/O
                         net (fo=1, routed)           2.928  2006.811    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/enable
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124  2006.935 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.935    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X45Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.433  2001.433    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X45Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.433    
                         clock uncertainty           -0.861  2000.573    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)        0.031  2000.604    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.604    
                         arrival time                       -2006.936    
  -------------------------------------------------------------------
                         slack                                 -6.332    

Slack (VIOLATED) :        -6.270ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.826ns  (logic 0.766ns (9.788%)  route 7.060ns (90.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 2001.437 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 1999.052 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.553  1999.052    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518  1999.570 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           4.001  2003.570    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[0]
    SLICE_X52Y23         LUT4 (Prop_lut4_I0_O)        0.124  2003.694 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_g_INST_0/O
                         net (fo=1, routed)           3.059  2006.753    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/enable
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124  2006.877 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.877    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X51Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.437  2001.437    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X51Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.437    
                         clock uncertainty           -0.861  2000.577    
    SLICE_X51Y23         FDRE (Setup_fdre_C_D)        0.031  2000.608    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.608    
                         arrival time                       -2006.878    
  -------------------------------------------------------------------
                         slack                                 -6.270    

Slack (VIOLATED) :        -6.125ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.727ns  (logic 0.766ns (9.913%)  route 6.961ns (90.087%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 2001.437 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 1999.052 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.553  1999.052    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518  1999.570 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           3.746  2003.315    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[0]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.124  2003.439 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_d_INST_0/O
                         net (fo=1, routed)           3.215  2006.655    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/enable
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124  2006.779 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.779    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.437  2001.437    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/clk
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.437    
                         clock uncertainty           -0.861  2000.577    
    SLICE_X52Y23         FDRE (Setup_fdre_C_D)        0.077  2000.654    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.654    
                         arrival time                       -2006.779    
  -------------------------------------------------------------------
                         slack                                 -6.125    

Slack (VIOLATED) :        -6.114ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.666ns  (logic 0.704ns (9.183%)  route 6.962ns (90.817%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 2001.501 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 1999.118 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.619  1999.118    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456  1999.574 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           3.898  2003.472    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X58Y24         LUT4 (Prop_lut4_I2_O)        0.124  2003.596 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           3.064  2006.660    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/enable
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124  2006.784 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.784    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.501  2001.501    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.501    
                         clock uncertainty           -0.861  2000.641    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.029  2000.670    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.670    
                         arrival time                       -2006.784    
  -------------------------------------------------------------------
                         slack                                 -6.114    

Slack (VIOLATED) :        -6.103ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.659ns  (logic 0.704ns (9.192%)  route 6.955ns (90.808%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 2001.502 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 1999.118 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.619  1999.118    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456  1999.574 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           4.044  2003.618    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124  2003.742 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           2.911  2006.653    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/enable
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124  2006.777 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.777    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.502  2001.502    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X62Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.502    
                         clock uncertainty           -0.861  2000.642    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.032  2000.674    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.674    
                         arrival time                       -2006.777    
  -------------------------------------------------------------------
                         slack                                 -6.103    

Slack (VIOLATED) :        -6.099ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.655ns  (logic 0.704ns (9.197%)  route 6.951ns (90.803%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 2001.503 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 1999.118 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.619  1999.118    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456  1999.574 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           3.896  2003.470    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[3]
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.124  2003.594 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           3.055  2006.649    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/enable
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124  2006.773 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.773    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.503  2001.503    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X59Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.503    
                         clock uncertainty           -0.861  2000.643    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.031  2000.674    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.674    
                         arrival time                       -2006.773    
  -------------------------------------------------------------------
                         slack                                 -6.099    

Slack (VIOLATED) :        -5.880ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.435ns  (logic 0.704ns (9.468%)  route 6.731ns (90.532%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 2001.504 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 1999.118 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.619  1999.118    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456  1999.574 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           3.980  2003.554    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124  2003.678 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_g_INST_0/O
                         net (fo=1, routed)           2.751  2006.429    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/enable
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.124  2006.553 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.553    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.504  2001.504    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/clk
    SLICE_X62Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.504    
                         clock uncertainty           -0.861  2000.644    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.029  2000.673    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.673    
                         arrival time                       -2006.553    
  -------------------------------------------------------------------
                         slack                                 -5.880    

Slack (VIOLATED) :        -5.878ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.008ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@2000.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@1999.992ns)
  Data Path Delay:        7.432ns  (logic 0.766ns (10.307%)  route 6.666ns (89.693%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 2001.435 - 2000.000 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 1999.052 - 1999.992 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                   1999.992  1999.992 r  
    L17                                               0.000  1999.992 r  sys_clk (IN)
                         net (fo=0)                   0.000  1999.992    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2001.468 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2002.701    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  1995.736 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  1997.402    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  1997.498 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.553  1999.052    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518  1999.570 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           3.908  2003.478    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[0]
    SLICE_X52Y24         LUT4 (Prop_lut4_I1_O)        0.124  2003.602 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_f_INST_0/O
                         net (fo=1, routed)           2.757  2006.359    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/enable
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124  2006.483 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  2006.483    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   2000.000  2000.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  2000.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  2001.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1998.328 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1999.909    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2000.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.435  2001.435    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  2001.435    
                         clock uncertainty           -0.861  2000.575    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031  2000.606    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       2000.606    
                         arrival time                       -2006.483    
  -------------------------------------------------------------------
                         slack                                 -5.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.231ns (8.612%)  route 2.451ns (91.388%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.262     0.793    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.838 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_f_INST_0/O
                         net (fo=1, routed)           1.189     2.027    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/enable
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.072 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.072    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.821     0.821    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.861     1.681    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.092     1.773    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.231ns (8.476%)  route 2.494ns (91.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.287     0.818    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X48Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.863 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           1.207     2.071    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/enable
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.116 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.116    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.821     0.821    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/clk
    SLICE_X50Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.861     1.681    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.121     1.802    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.231ns (8.305%)  route 2.550ns (91.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.582    -0.582    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.441 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           1.294     0.853    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[2]
    SLICE_X58Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.898 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           1.256     2.155    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/enable
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.200 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.200    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.848     0.848    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.861     1.708    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.091     1.799    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.231ns (8.283%)  route 2.558ns (91.717%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.363     0.894    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.939 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_g_INST_0/O
                         net (fo=1, routed)           1.195     2.134    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/enable
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.179 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.179    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X51Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X51Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.861     1.682    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092     1.774    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.231ns (8.140%)  route 2.607ns (91.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.582    -0.582    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.441 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           1.338     0.897    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[0]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.942 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           1.269     2.211    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/enable
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.256 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.256    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.850     0.850    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X62Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.861     1.710    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.092     1.802    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.231ns (8.122%)  route 2.613ns (91.878%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.582    -0.582    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           1.253     0.812    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[0]
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.857 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           1.360     2.217    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/enable
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.262 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.262    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.849     0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X59Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.861     1.709    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.092     1.801    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.231ns (8.095%)  route 2.623ns (91.905%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.582    -0.582    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.441 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           1.267     0.826    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[3]
    SLICE_X59Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.871 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_f_INST_0/O
                         net (fo=1, routed)           1.356     2.227    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/enable
    SLICE_X59Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.272 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.272    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.851     0.851    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/clk
    SLICE_X59Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.861     1.711    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.092     1.803    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.231ns (7.975%)  route 2.666ns (92.025%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.256     0.787    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X52Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.832 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           1.410     2.242    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/enable
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.287 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.287    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.821     0.821    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X50Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.861     1.681    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.121     1.802    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.254ns (8.719%)  route 2.659ns (91.281%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           1.419     0.973    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[3]
    SLICE_X47Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.018 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           1.240     2.258    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/enable
    SLICE_X44Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.303 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.303    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.819     0.819    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/clk
    SLICE_X44Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.861     1.679    
    SLICE_X44Y23         FDRE (Hold_fdre_C_D)         0.092     1.771    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.254ns (8.582%)  route 2.706ns (91.418%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.861ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           1.458     1.012    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[2]
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.057 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_d_INST_0/O
                         net (fo=1, routed)           1.247     2.305    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/enable
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.350 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/clk
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.861     1.682    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.120     1.802    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.547    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :           16  Failing Endpoints,  Worst Slack      -34.485ns,  Total Violation     -150.263ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -34.485ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        36.038ns  (logic 16.744ns (46.463%)  route 19.294ns (53.537%))
  Logic Levels:           41  (CARRY4=19 DSP48E1=1 LUT1=1 LUT2=5 LUT3=4 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 6311.207 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 6308.829 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572  6308.829    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518  6309.347 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961  6310.307    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124  6310.431 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456  6310.887    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124  6311.011 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906  6311.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150  6312.067 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447  6312.514    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332  6312.846 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000  6312.846    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6313.378 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422  6314.800    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153  6314.953 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702  6315.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327  6315.982 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000  6315.982    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580  6316.562 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223  6317.786    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331  6318.117 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708  6318.825    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331  6319.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000  6319.156    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  6319.532 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000  6319.532    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  6319.847 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872  6320.718    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335  6321.053 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872  6321.925    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332  6322.257 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000  6322.257    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  6322.655 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000  6322.655    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  6322.989 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655  6323.644    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303  6323.947 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000  6323.947    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  6324.479 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999  6325.478    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124  6325.602 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732  6326.334    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124  6326.458 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555  6327.013    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124  6327.137 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677  6327.815    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656  6331.471 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825  6332.296    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656  6332.952 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000  6332.952    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6333.065 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  6333.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  6333.179 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  6333.179    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6333.401 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980  6334.381    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299  6334.680 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000  6334.680    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6335.213 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000  6335.213    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  6335.528 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656  6336.185    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307  6336.492 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811  6337.303    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526  6337.829 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000  6337.829    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6338.051 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903  6338.953    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299  6339.252 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000  6339.252    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6339.802 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.968  6340.770    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I1_O)        0.124  6340.894 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          0.718  6341.612    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/rect_pos_y[5]
    SLICE_X47Y17         LUT1 (Prop_lut1_I0_O)        0.124  6341.736 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_6/O
                         net (fo=1, routed)           0.000  6341.736    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_6_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398  6342.134 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000  6342.134    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  6342.468 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.629  6343.097    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5_n_6
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.303  6343.400 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3/O
                         net (fo=1, routed)           0.000  6343.400    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536  6343.937 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.617  6344.553    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_n_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.313  6344.866 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6344.866    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.442  6311.207    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X45Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.207    
                         clock uncertainty           -0.856  6310.351    
    SLICE_X45Y15         FDRE (Setup_fdre_C_D)        0.031  6310.381    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.381    
                         arrival time                       -6344.866    
  -------------------------------------------------------------------
                         slack                                -34.485    

Slack (VIOLATED) :        -33.368ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        34.928ns  (logic 16.563ns (47.421%)  route 18.365ns (52.579%))
  Logic Levels:           40  (CARRY4=21 DSP48E1=1 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 6311.208 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 6308.822 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.565  6308.822    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X35Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.456  6309.278 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[0]/Q
                         net (fo=38, routed)          1.200  6310.478    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[0]
    SLICE_X35Y2          LUT6 (Prop_lut6_I0_O)        0.124  6310.602 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__1_i_9/O
                         net (fo=4, routed)           0.326  6310.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__1_i_9_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I0_O)        0.124  6311.052 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__1_i_2/O
                         net (fo=26, routed)          1.236  6312.289    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2_carry__1_i_2_n_0
    SLICE_X28Y5          LUT2 (Prop_lut2_I1_O)        0.150  6312.438 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_i_2/O
                         net (fo=2, routed)           0.601  6313.040    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_i_2_n_0
    SLICE_X28Y6          LUT3 (Prop_lut3_I0_O)        0.332  6313.372 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_i_6/O
                         net (fo=1, routed)           0.000  6313.372    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_i_6_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606  6313.978 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1/O[3]
                         net (fo=4, routed)           0.956  6314.934    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__72_carry__1_n_4
    SLICE_X29Y10         LUT5 (Prop_lut5_I0_O)        0.306  6315.240 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_1/O
                         net (fo=2, routed)           1.017  6316.256    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_1_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.124  6316.380 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_5/O
                         net (fo=1, routed)           0.000  6316.380    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_i_5_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  6316.781 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4/CO[3]
                         net (fo=1, routed)           0.000  6316.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__4_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  6317.115 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5/O[1]
                         net (fo=15, routed)          0.976  6318.092    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__110_carry__5_n_6
    SLICE_X14Y10         LUT3 (Prop_lut3_I2_O)        0.303  6318.395 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_4/O
                         net (fo=1, routed)           0.841  6319.236    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_i_4_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526  6319.762 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000  6319.762    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__2_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  6320.096 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3/O[1]
                         net (fo=3, routed)           0.624  6320.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__211_carry__3_n_6
    SLICE_X9Y7           LUT3 (Prop_lut3_I1_O)        0.303  6321.023 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_4/O
                         net (fo=1, routed)           0.644  6321.667    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_i_4_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550  6322.216 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000  6322.216    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__3_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  6322.540 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.627  6323.166    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__291_carry__4_n_6
    SLICE_X14Y9          LUT2 (Prop_lut2_I0_O)        0.306  6323.472 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000  6323.472    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_i_4_n_0
    SLICE_X14Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513  6323.985 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5/CO[3]
                         net (fo=16, routed)          0.978  6324.964    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data2__366_carry__5_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I3_O)        0.124  6325.088 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6/O
                         net (fo=3, routed)           0.955  6326.043    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_6_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I2_O)        0.124  6326.167 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[7]_INST_0_i_1_comp/O
                         net (fo=1, routed)           0.709  6326.876    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[7]_INST_0_i_1_n_0_alias
    SLICE_X9Y6           LUT6 (Prop_lut6_I4_O)        0.124  6327.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0_comp_1/O
                         net (fo=1, routed)           0.526  6327.526    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[7]_P[8])
                                                      3.656  6331.182 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721  6331.902    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637  6332.540 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000  6332.540    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.657 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000  6332.657    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.774 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  6332.774    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  6332.891 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000  6332.891    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  6333.214 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865  6334.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306  6334.385 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000  6334.385    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  6334.786 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000  6334.786    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  6335.120 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991  6336.111    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303  6336.415 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000  6336.415    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  6336.964 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000  6336.964    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  6337.187 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860  6338.046    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299  6338.345 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000  6338.345    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6338.878 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.703  6339.581    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X9Y12          LUT5 (Prop_lut5_I1_O)        0.124  6339.705 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          0.786  6340.491    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/rect_pos_y[3]
    SLICE_X9Y13          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.663  6341.154 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_5/O[2]
                         net (fo=1, routed)           0.592  6341.747    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_5_n_5
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.302  6342.048 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_3/O
                         net (fo=1, routed)           0.000  6342.048    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  6342.582 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000  6342.582    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  6342.811 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.631  6343.441    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_n_1
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.310  6343.751 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6343.751    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X11Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.444  6311.208    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X11Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.208    
                         clock uncertainty           -0.856  6310.353    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)        0.029  6310.381    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.381    
                         arrival time                       -6343.750    
  -------------------------------------------------------------------
                         slack                                -33.368    

Slack (VIOLATED) :        -6.321ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        7.884ns  (logic 0.766ns (9.716%)  route 7.118ns (90.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 6311.198 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 6308.810 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.553  6308.810    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518  6309.328 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           4.190  6313.518    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[3]
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.124  6313.642 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_a_INST_0/O
                         net (fo=1, routed)           2.928  6316.570    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/enable
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124  6316.694 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.694    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_i_1_n_0
    SLICE_X45Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.433  6311.198    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/clk
    SLICE_X45Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.198    
                         clock uncertainty           -0.856  6310.342    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)        0.031  6310.373    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.372    
                         arrival time                       -6316.693    
  -------------------------------------------------------------------
                         slack                                 -6.321    

Slack (VIOLATED) :        -6.259ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        7.826ns  (logic 0.766ns (9.788%)  route 7.060ns (90.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 6311.202 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 6308.810 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.553  6308.810    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518  6309.328 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           4.001  6313.329    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[0]
    SLICE_X52Y23         LUT4 (Prop_lut4_I0_O)        0.124  6313.453 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_g_INST_0/O
                         net (fo=1, routed)           3.059  6316.512    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/enable
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124  6316.636 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.636    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X51Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.437  6311.202    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X51Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.202    
                         clock uncertainty           -0.856  6310.346    
    SLICE_X51Y23         FDRE (Setup_fdre_C_D)        0.031  6310.376    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.376    
                         arrival time                       -6316.635    
  -------------------------------------------------------------------
                         slack                                 -6.259    

Slack (VIOLATED) :        -6.114ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        7.727ns  (logic 0.766ns (9.913%)  route 6.961ns (90.087%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 6311.202 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 6308.810 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.553  6308.810    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518  6309.328 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           3.746  6313.073    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[0]
    SLICE_X53Y23         LUT4 (Prop_lut4_I0_O)        0.124  6313.197 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_d_INST_0/O
                         net (fo=1, routed)           3.215  6316.413    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/enable
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124  6316.537 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.537    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.437  6311.202    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/clk
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.202    
                         clock uncertainty           -0.856  6310.346    
    SLICE_X52Y23         FDRE (Setup_fdre_C_D)        0.077  6310.423    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.422    
                         arrival time                       -6316.537    
  -------------------------------------------------------------------
                         slack                                 -6.114    

Slack (VIOLATED) :        -6.104ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        7.666ns  (logic 0.704ns (9.183%)  route 6.962ns (90.817%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 6311.266 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 6308.875 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.619  6308.876    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456  6309.332 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           3.898  6313.230    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X58Y24         LUT4 (Prop_lut4_I2_O)        0.124  6313.354 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           3.064  6316.418    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/enable
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124  6316.542 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.542    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.501  6311.266    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.266    
                         clock uncertainty           -0.856  6310.410    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.029  6310.438    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.438    
                         arrival time                       -6316.542    
  -------------------------------------------------------------------
                         slack                                 -6.104    

Slack (VIOLATED) :        -6.092ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        7.659ns  (logic 0.704ns (9.192%)  route 6.955ns (90.808%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 6311.267 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 6308.875 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.619  6308.876    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456  6309.332 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           4.044  6313.376    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[1]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.124  6313.500 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           2.911  6316.411    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/enable
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124  6316.535 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.535    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.502  6311.267    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X62Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.267    
                         clock uncertainty           -0.856  6310.411    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.032  6310.443    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.442    
                         arrival time                       -6316.535    
  -------------------------------------------------------------------
                         slack                                 -6.092    

Slack (VIOLATED) :        -6.088ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        7.655ns  (logic 0.704ns (9.197%)  route 6.951ns (90.803%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 6311.268 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 6308.875 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.619  6308.876    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456  6309.332 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           3.896  6313.229    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[3]
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.124  6313.353 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           3.055  6316.407    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/enable
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124  6316.531 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.531    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.503  6311.268    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X59Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.268    
                         clock uncertainty           -0.856  6310.412    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.031  6310.442    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.442    
                         arrival time                       -6316.531    
  -------------------------------------------------------------------
                         slack                                 -6.088    

Slack (VIOLATED) :        -5.870ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        7.435ns  (logic 0.704ns (9.468%)  route 6.731ns (90.532%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 6311.269 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 6308.875 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.619  6308.876    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456  6309.332 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           3.980  6313.312    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124  6313.437 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_g_INST_0/O
                         net (fo=1, routed)           2.751  6316.188    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/enable
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.124  6316.312 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.312    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.504  6311.269    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/clk
    SLICE_X62Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.269    
                         clock uncertainty           -0.856  6310.413    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.029  6310.441    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.441    
                         arrival time                       -6316.311    
  -------------------------------------------------------------------
                         slack                                 -5.870    

Slack (VIOLATED) :        -5.867ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.015ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6309.764ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@6309.750ns)
  Data Path Delay:        7.432ns  (logic 0.766ns (10.307%)  route 6.666ns (89.693%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 6311.200 - 6309.764 ) 
    Source Clock Delay      (SCD):    -0.940ns = ( 6308.810 - 6309.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                   6309.750  6309.750 r  
    L17                                               0.000  6309.750 r  sys_clk (IN)
                         net (fo=0)                   0.000  6309.750    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  6311.226 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  6312.458    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  6305.494 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666  6307.160    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  6307.256 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.553  6308.810    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.518  6309.328 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           3.908  6313.236    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[0]
    SLICE_X52Y24         LUT4 (Prop_lut4_I1_O)        0.124  6313.360 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_f_INST_0/O
                         net (fo=1, routed)           2.757  6316.117    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/enable
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124  6316.241 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  6316.241    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                   6309.764  6309.764 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  6309.764 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457  6311.222    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  6308.092 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  6309.673    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  6309.764 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.435  6311.200    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.000  6311.200    
                         clock uncertainty           -0.856  6310.344    
    SLICE_X53Y24         FDRE (Setup_fdre_C_D)        0.031  6310.375    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       6310.375    
                         arrival time                       -6316.241    
  -------------------------------------------------------------------
                         slack                                 -5.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.231ns (8.612%)  route 2.451ns (91.388%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.262     0.793    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X52Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.838 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_f_INST_0/O
                         net (fo=1, routed)           1.189     2.027    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/enable
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.072 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.072    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.821     0.821    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/clk
    SLICE_X53Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.856     1.677    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.092     1.769    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.231ns (8.476%)  route 2.494ns (91.524%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.287     0.818    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X48Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.863 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           1.207     2.071    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/enable
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.116 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.116    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.821     0.821    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/clk
    SLICE_X50Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.856     1.677    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.121     1.798    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.231ns (8.305%)  route 2.550ns (91.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.582    -0.582    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.441 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           1.294     0.853    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[2]
    SLICE_X58Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.898 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           1.256     2.155    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/enable
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.200 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.200    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.848     0.848    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/clk
    SLICE_X59Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.856     1.704    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.091     1.795    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.231ns (8.283%)  route 2.558ns (91.717%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.363     0.894    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X52Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.939 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_g_INST_0/O
                         net (fo=1, routed)           1.195     2.134    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/enable
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.179 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.179    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_i_1_n_0
    SLICE_X51Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/clk
    SLICE_X51Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.856     1.678    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092     1.770    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_6/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.231ns (8.140%)  route 2.607ns (91.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.582    -0.582    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.441 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           1.338     0.897    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[0]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.942 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           1.269     2.211    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/enable
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.256 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.256    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.850     0.850    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/clk
    SLICE_X62Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.856     1.706    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.092     1.798    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.231ns (8.122%)  route 2.613ns (91.878%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.582    -0.582    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/Q
                         net (fo=7, routed)           1.253     0.812    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[0]
    SLICE_X58Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.857 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_c_INST_0/O
                         net (fo=1, routed)           1.360     2.217    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/enable
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.045     2.262 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.262    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.849     0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/clk
    SLICE_X59Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.856     1.705    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.092     1.797    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_2/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.231ns (8.095%)  route 2.623ns (91.905%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.582    -0.582    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.441 f  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           1.267     0.826    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state[3]
    SLICE_X59Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.871 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/seg_f_INST_0/O
                         net (fo=1, routed)           1.356     2.227    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/enable
    SLICE_X59Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.272 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.272    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.851     0.851    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/clk
    SLICE_X59Y27         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.856     1.707    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.092     1.799    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_5/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.231ns (7.975%)  route 2.666ns (92.025%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/Q
                         net (fo=7, routed)           1.256     0.787    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[1]
    SLICE_X52Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.832 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_e_INST_0/O
                         net (fo=1, routed)           1.410     2.242    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/enable
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.287 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.287    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_i_1_n_0
    SLICE_X50Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.821     0.821    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/clk
    SLICE_X50Y24         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.856     1.677    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.121     1.798    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_4/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.254ns (8.719%)  route 2.659ns (91.281%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/Q
                         net (fo=7, routed)           1.419     0.973    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[3]
    SLICE_X47Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.018 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_b_INST_0/O
                         net (fo=1, routed)           1.240     2.258    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/enable
    SLICE_X44Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.303 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.303    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.819     0.819    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/clk
    SLICE_X44Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.856     1.675    
    SLICE_X44Y23         FDRE (Hold_fdre_C_D)         0.092     1.767    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_1/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.254ns (8.582%)  route 2.706ns (91.418%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.856ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.712ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.554    -0.610    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/Q
                         net (fo=7, routed)           1.458     1.012    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state[2]
    SLICE_X53Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.057 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/seg_d_INST_0/O
                         net (fo=1, routed)           1.247     2.305    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/enable
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.045     2.350 r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_i_1_n_0
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/clk
    SLICE_X52Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.856     1.678    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.120     1.798    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_3/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.552    





---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 0.419ns (5.672%)  route 6.969ns (94.328%))
  Logic Levels:           0  
  Clock Path Skew:        3.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.635     1.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.969     9.023    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y17         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y17         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.151    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 0.419ns (5.895%)  route 6.689ns (94.105%))
  Logic Levels:           0  
  Clock Path Skew:        3.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.635     1.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.689     8.744    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.151    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 0.419ns (5.934%)  route 6.642ns (94.066%))
  Logic Levels:           0  
  Clock Path Skew:        3.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.635     1.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.642     8.697    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.144    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 0.419ns (6.073%)  route 6.480ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.635     1.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.480     8.534    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.144    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.419ns (6.117%)  route 6.431ns (93.883%))
  Logic Levels:           0  
  Clock Path Skew:        3.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.635     1.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.431     8.485    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.146    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 0.419ns (6.384%)  route 6.144ns (93.616%))
  Logic Levels:           0  
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 11.497 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.635     1.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.144     8.198    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y37         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.534    11.497    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y37         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.316    11.181    
    OLOGIC_X1Y37         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.157    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 0.419ns (6.396%)  route 6.132ns (93.604%))
  Logic Levels:           0  
  Clock Path Skew:        3.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.635     1.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.132     8.187    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.146    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 0.419ns (6.531%)  route 5.996ns (93.469%))
  Logic Levels:           0  
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 11.497 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.635     1.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.996     8.051    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.534    11.497    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.316    11.181    
    OLOGIC_X1Y38         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.157    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.518ns (8.544%)  route 5.545ns (91.456%))
  Logic Levels:           0  
  Clock Path Skew:        3.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.624     1.624    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y28         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.518     2.142 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.545     7.687    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    10.543    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 0.419ns (7.616%)  route 5.083ns (92.384%))
  Logic Levels:           0  
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.624     1.624    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y28         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDSE (Prop_fdse_C_Q)         0.419     2.043 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           5.083     7.126    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.479     8.213    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.798    10.372    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.372    
                         arrival time                          -7.126    
  -------------------------------------------------------------------
                         slack                                  3.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.141ns (6.380%)  route 2.069ns (93.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.587     0.587    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y30         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.069     2.797    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.635    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.141ns (6.353%)  route 2.078ns (93.647%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.585     0.585    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X62Y28         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.078     2.804    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.634    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.128ns (5.903%)  route 2.040ns (94.097%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.588     0.588    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y18         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.128     0.716 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.040     2.756    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.586    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.128ns (5.902%)  route 2.041ns (94.098%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.587     0.587    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y30         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDSE (Prop_fdse_C_Q)         0.128     0.715 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.041     2.755    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     2.582    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.164ns (7.372%)  route 2.060ns (92.628%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.586     0.586    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y29         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     0.750 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.060     2.810    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y25         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.634    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.141ns (6.313%)  route 2.093ns (93.687%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.585     0.585    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X62Y28         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.093     2.818    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.634    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.164ns (7.337%)  route 2.071ns (92.663%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.586     0.586    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y29         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDSE (Prop_fdse_C_Q)         0.164     0.750 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.071     2.821    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.634    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.141ns (6.304%)  route 2.096ns (93.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.585     0.585    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X62Y28         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.096     2.821    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.634    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.164ns (7.304%)  route 2.081ns (92.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.585     0.585    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y28         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDSE (Prop_fdse_C_Q)         0.164     0.749 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.081     2.830    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.634    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.141ns (6.238%)  route 2.119ns (93.762%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.588     0.588    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y18         FDSE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDSE (Prop_fdse_C_Q)         0.141     0.729 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.119     2.848    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.822     0.822    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0

Setup :           47  Failing Endpoints,  Worst Slack      -24.329ns,  Total Violation    -1066.738ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.329ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.920ns  (logic 14.241ns (41.984%)  route 19.679ns (58.016%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.111    31.987    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=2, routed)           0.745    33.062    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X44Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.449     8.473    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X44Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/C
                         clock pessimism              0.563     9.036    
                         clock uncertainty           -0.242     8.794    
    SLICE_X44Y2          FDRE (Setup_fdre_C_D)       -0.061     8.733    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                         -33.062    
  -------------------------------------------------------------------
                         slack                                -24.329    

Slack (VIOLATED) :        -24.328ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.917ns  (logic 14.241ns (41.988%)  route 19.676ns (58.012%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.111    31.987    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=2, routed)           0.742    33.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)       -0.067     8.730    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                         -33.058    
  -------------------------------------------------------------------
                         slack                                -24.328    

Slack (VIOLATED) :        -23.832ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.431ns  (logic 14.241ns (42.599%)  route 19.190ns (57.401%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.854    31.731    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X52Y2          LUT5 (Prop_lut5_I1_O)        0.329    32.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.512    32.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X51Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.453     8.477    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.040    
                         clock uncertainty           -0.242     8.798    
    SLICE_X51Y1          FDRE (Setup_fdre_C_D)       -0.058     8.740    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.740    
                         arrival time                         -32.572    
  -------------------------------------------------------------------
                         slack                                -23.832    

Slack (VIOLATED) :        -23.313ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        33.001ns  (logic 14.241ns (43.153%)  route 18.760ns (56.847%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.937    31.813    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y2          LUT5 (Prop_lut5_I1_O)        0.329    32.142 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[4]_i_1/O
                         net (fo=1, routed)           0.000    32.142    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[4]
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.453     8.477    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/C
                         clock pessimism              0.563     9.040    
                         clock uncertainty           -0.242     8.798    
    SLICE_X51Y2          FDRE (Setup_fdre_C_D)        0.032     8.830    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                         -32.142    
  -------------------------------------------------------------------
                         slack                                -23.313    

Slack (VIOLATED) :        -23.210ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.895ns  (logic 14.241ns (43.293%)  route 18.654ns (56.707%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    31.707    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y5          LUT5 (Prop_lut5_I1_O)        0.329    32.036 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[13]_i_1/O
                         net (fo=1, routed)           0.000    32.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[13]
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y5          FDRE (Setup_fdre_C_D)        0.029     8.826    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                         -32.036    
  -------------------------------------------------------------------
                         slack                                -23.210    

Slack (VIOLATED) :        -23.207ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.894ns  (logic 14.241ns (43.294%)  route 18.653ns (56.706%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    31.706    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.035 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[9]_i_1/O
                         net (fo=1, routed)           0.000    32.035    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[9]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.031     8.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                         -32.035    
  -------------------------------------------------------------------
                         slack                                -23.207    

Slack (VIOLATED) :        -23.205ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.893ns  (logic 14.241ns (43.295%)  route 18.652ns (56.705%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.829    31.705    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.034 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[8]_i_1/O
                         net (fo=1, routed)           0.000    32.034    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[8]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.032     8.829    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                         -32.034    
  -------------------------------------------------------------------
                         slack                                -23.205    

Slack (VIOLATED) :        -23.205ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.892ns  (logic 14.241ns (43.297%)  route 18.651ns (56.703%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.827    31.704    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y5          LUT5 (Prop_lut5_I1_O)        0.329    32.033 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[16]_i_1/O
                         net (fo=1, routed)           0.000    32.033    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[16]
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y5          FDRE (Setup_fdre_C_D)        0.031     8.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                         -32.033    
  -------------------------------------------------------------------
                         slack                                -23.205    

Slack (VIOLATED) :        -23.198ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.930ns  (logic 14.241ns (43.246%)  route 18.689ns (56.754%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.866    31.742    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.071 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[12]_i_1/O
                         net (fo=1, routed)           0.000    32.071    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[12]
    SLICE_X50Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X50Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X50Y6          FDRE (Setup_fdre_C_D)        0.077     8.874    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                         -32.071    
  -------------------------------------------------------------------
                         slack                                -23.198    

Slack (VIOLATED) :        -23.195ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.929ns  (logic 14.241ns (43.247%)  route 18.688ns (56.753%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.865    31.742    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X52Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.071 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_1/O
                         net (fo=1, routed)           0.000    32.071    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[2]
    SLICE_X52Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.797    
    SLICE_X52Y3          FDRE (Setup_fdre_C_D)        0.079     8.876    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                         -32.071    
  -------------------------------------------------------------------
                         slack                                -23.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.254ns (40.615%)  route 0.371ns (59.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           0.125    -0.314    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.246    -0.022    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045     0.023 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1/O
                         net (fo=1, routed)           0.000     0.023    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
                         clock pessimism              0.507    -0.333    
                         clock uncertainty            0.242    -0.090    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.001    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.491ns (73.589%)  route 0.176ns (26.411%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.065 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.504ns (74.094%)  route 0.176ns (25.906%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.078 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.078    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.527ns (74.941%)  route 0.176ns (25.059%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.101 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.101    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.529ns (75.012%)  route 0.176ns (24.988%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.103 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.103    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.273ns (62.118%)  route 0.166ns (37.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/Q
                         net (fo=1, routed)           0.166    -0.266    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[3]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.157 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.157    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_4
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.837    -0.834    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.242    -0.354    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.134    -0.220    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.270    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.155    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.837    -0.834    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.242    -0.354    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.134    -0.220    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg_n_0_[0]
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_3_n_0
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]_i_2_n_7
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X64Y0          FDRE (Hold_fdre_C_D)         0.134    -0.191    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134    -0.225    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.566    -0.598    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/Q
                         net (fo=2, routed)           0.176    -0.258    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.149 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[24]_i_1_n_4
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.836    -0.835    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.242    -0.355    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.134    -0.221    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1

Setup :           47  Failing Endpoints,  Worst Slack      -24.329ns,  Total Violation    -1066.755ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.329ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.920ns  (logic 14.241ns (41.984%)  route 19.679ns (58.016%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.111    31.987    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=2, routed)           0.745    33.062    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X44Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.449     8.473    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X44Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica/C
                         clock pessimism              0.563     9.036    
                         clock uncertainty           -0.242     8.793    
    SLICE_X44Y2          FDRE (Setup_fdre_C_D)       -0.061     8.732    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]_replica
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                         -33.062    
  -------------------------------------------------------------------
                         slack                                -24.329    

Slack (VIOLATED) :        -24.328ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.917ns  (logic 14.241ns (41.988%)  route 19.676ns (58.012%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          1.111    31.987    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.316 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[5]_i_1/O
                         net (fo=2, routed)           0.742    33.058    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[5]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)       -0.067     8.729    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[5]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                         -33.058    
  -------------------------------------------------------------------
                         slack                                -24.328    

Slack (VIOLATED) :        -23.832ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.431ns  (logic 14.241ns (42.599%)  route 19.190ns (57.401%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.854    31.731    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X52Y2          LUT5 (Prop_lut5_I1_O)        0.329    32.060 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[3]_i_1/O
                         net (fo=1, routed)           0.512    32.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[3]
    SLICE_X51Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.453     8.477    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]/C
                         clock pessimism              0.563     9.040    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y1          FDRE (Setup_fdre_C_D)       -0.058     8.739    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                         -32.572    
  -------------------------------------------------------------------
                         slack                                -23.832    

Slack (VIOLATED) :        -23.313ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.001ns  (logic 14.241ns (43.153%)  route 18.760ns (56.847%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.937    31.813    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y2          LUT5 (Prop_lut5_I1_O)        0.329    32.142 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[4]_i_1/O
                         net (fo=1, routed)           0.000    32.142    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[4]
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.453     8.477    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]/C
                         clock pessimism              0.563     9.040    
                         clock uncertainty           -0.242     8.797    
    SLICE_X51Y2          FDRE (Setup_fdre_C_D)        0.032     8.829    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[4]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                         -32.142    
  -------------------------------------------------------------------
                         slack                                -23.313    

Slack (VIOLATED) :        -23.211ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.895ns  (logic 14.241ns (43.293%)  route 18.654ns (56.707%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    31.707    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y5          LUT5 (Prop_lut5_I1_O)        0.329    32.036 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[13]_i_1/O
                         net (fo=1, routed)           0.000    32.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[13]
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X51Y5          FDRE (Setup_fdre_C_D)        0.029     8.825    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[13]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                         -32.036    
  -------------------------------------------------------------------
                         slack                                -23.211    

Slack (VIOLATED) :        -23.208ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.894ns  (logic 14.241ns (43.294%)  route 18.653ns (56.706%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.830    31.706    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.035 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[9]_i_1/O
                         net (fo=1, routed)           0.000    32.035    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[9]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.031     8.827    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                         -32.035    
  -------------------------------------------------------------------
                         slack                                -23.208    

Slack (VIOLATED) :        -23.206ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.893ns  (logic 14.241ns (43.295%)  route 18.652ns (56.705%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.829    31.705    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.034 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[8]_i_1/O
                         net (fo=1, routed)           0.000    32.034    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[8]
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.032     8.828    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[8]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                         -32.034    
  -------------------------------------------------------------------
                         slack                                -23.206    

Slack (VIOLATED) :        -23.206ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.892ns  (logic 14.241ns (43.297%)  route 18.651ns (56.703%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.827    31.704    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X51Y5          LUT5 (Prop_lut5_I1_O)        0.329    32.033 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[16]_i_1/O
                         net (fo=1, routed)           0.000    32.033    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[16]
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y5          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X51Y5          FDRE (Setup_fdre_C_D)        0.031     8.827    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[16]
  -------------------------------------------------------------------
                         required time                          8.827    
                         arrival time                         -32.033    
  -------------------------------------------------------------------
                         slack                                -23.206    

Slack (VIOLATED) :        -23.198ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.930ns  (logic 14.241ns (43.246%)  route 18.689ns (56.754%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.866    31.742    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X50Y6          LUT5 (Prop_lut5_I1_O)        0.329    32.071 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[12]_i_1/O
                         net (fo=1, routed)           0.000    32.071    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[12]
    SLICE_X50Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X50Y6          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X50Y6          FDRE (Setup_fdre_C_D)        0.077     8.873    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[12]
  -------------------------------------------------------------------
                         required time                          8.873    
                         arrival time                         -32.071    
  -------------------------------------------------------------------
                         slack                                -23.198    

Slack (VIOLATED) :        -23.195ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@10.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        32.929ns  (logic 14.241ns (43.247%)  route 18.688ns (56.753%))
  Logic Levels:           51  (CARRY4=32 LUT2=1 LUT3=7 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.634    -0.859    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X62Y12         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456    -0.403 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]/Q
                         net (fo=30, routed)          1.330     0.927    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo_counter_reg[5]
    SLICE_X57Y12         LUT3 (Prop_lut3_I1_O)        0.152     1.079 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446/O
                         net (fo=4, routed)           0.938     2.018    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_446_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.332     2.350 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478/O
                         net (fo=1, routed)           0.000     2.350    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_478_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.748 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471/CO[3]
                         net (fo=1, routed)           0.000     2.748    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_471_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460/CO[3]
                         net (fo=1, routed)           0.000     2.862    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_460_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437/CO[3]
                         net (fo=1, routed)           0.000     2.976    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_437_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404/CO[3]
                         net (fo=1, routed)           0.000     3.090    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_404_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351/CO[3]
                         net (fo=1, routed)           0.000     3.204    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_351_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425/CO[3]
                         net (fo=1, routed)           0.000     3.318    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_425_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.631 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384/O[3]
                         net (fo=2, routed)           1.337     4.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_384_n_4
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.301     5.268 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289/O
                         net (fo=2, routed)           0.816     6.084    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_289_n_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.355     6.439 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293/O
                         net (fo=1, routed)           0.000     6.439    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_293_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.952 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210/CO[3]
                         net (fo=1, routed)           0.000     6.952    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_210_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.069 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.069    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_58_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.288 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287/O[0]
                         net (fo=3, routed)           0.595     7.883    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_287_n_7
    SLICE_X57Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.178 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59/O
                         net (fo=2, routed)           0.846     9.024    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_59_n_0
    SLICE_X61Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.148 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41/O
                         net (fo=2, routed)           0.538     9.686    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_41_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45/O
                         net (fo=1, routed)           0.000     9.810    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_45_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.186 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.186    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_36_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144/CO[3]
                         net (fo=1, routed)           0.000    10.303    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_144_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.626 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95/O[1]
                         net (fo=20, routed)          0.860    11.486    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_95_n_6
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.306    11.792 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249/O
                         net (fo=1, routed)           0.000    11.792    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_249_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.342 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168/CO[3]
                         net (fo=1, routed)           0.000    12.342    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_168_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.564 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113/O[0]
                         net (fo=3, routed)           0.941    13.505    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_113_n_7
    SLICE_X64Y14         LUT4 (Prop_lut4_I1_O)        0.299    13.804 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166/O
                         net (fo=1, routed)           0.000    13.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_166_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.337 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104/CO[3]
                         net (fo=1, routed)           0.000    14.337    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_104_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.454 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.454    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_45_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.708 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22/CO[0]
                         net (fo=92, routed)          0.669    15.376    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_22_n_3
    SLICE_X63Y9          LUT3 (Prop_lut3_I0_O)        0.367    15.743 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132/O
                         net (fo=187, routed)         1.238    16.981    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_132_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I3_O)        0.124    17.105 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381/O
                         net (fo=2, routed)           0.845    17.951    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_381_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.075 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385/O
                         net (fo=1, routed)           0.000    18.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_385_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.608 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318/CO[3]
                         net (fo=1, routed)           0.000    18.608    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_318_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.725 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222/CO[3]
                         net (fo=1, routed)           0.000    18.725    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_222_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.842 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    18.842    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_157_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.959 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97/CO[3]
                         net (fo=1, routed)           0.000    18.959    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]_i_97_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.076    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_42_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37/O[2]
                         net (fo=2, routed)           0.807    20.122    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_37_n_5
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.330    20.452 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14/O
                         net (fo=2, routed)           0.708    21.160    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_14_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.331    21.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18/O
                         net (fo=1, routed)           0.000    21.491    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[6]_i_18_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.867 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.867    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]_i_11_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.106 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11/O[2]
                         net (fo=2, routed)           1.288    23.394    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_11_n_5
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.327    23.721 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4/O
                         net (fo=2, routed)           0.859    24.580    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_4_n_0
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.348    24.928 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8/O
                         net (fo=1, routed)           0.000    24.928    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[10]_i_8_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.308 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.308    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[10]_i_2_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.631 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2/O[1]
                         net (fo=11, routed)          0.827    26.458    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[14]_i_2_n_6
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.306    26.764 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191/O
                         net (fo=1, routed)           0.646    27.410    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_191_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.917 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123/CO[3]
                         net (fo=1, routed)           0.000    27.917    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_123_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54/O[2]
                         net (fo=3, routed)           0.721    28.877    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_54_n_5
    SLICE_X51Y7          LUT6 (Prop_lut6_I0_O)        0.302    29.179 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35/O
                         net (fo=1, routed)           1.014    30.194    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[22]_i_35_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.720 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.720    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_16_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.877 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5/CO[1]
                         net (fo=23, routed)          0.865    31.742    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[22]_i_5_n_2
    SLICE_X52Y3          LUT5 (Prop_lut5_I1_O)        0.329    32.071 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm[2]_i_1/O
                         net (fo=1, routed)           0.000    32.071    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/p_1_in[2]
    SLICE_X52Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.452     8.476    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y3          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]/C
                         clock pessimism              0.563     9.039    
                         clock uncertainty           -0.242     8.796    
    SLICE_X52Y3          FDRE (Setup_fdre_C_D)        0.079     8.875    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[2]
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                         -32.071    
  -------------------------------------------------------------------
                         slack                                -23.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.254ns (40.615%)  route 0.371ns (59.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           0.125    -0.314    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 f  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.246    -0.022    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045     0.023 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1/O
                         net (fo=1, routed)           0.000     0.023    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X35Y45         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg/C
                         clock pessimism              0.507    -0.333    
                         clock uncertainty            0.242    -0.090    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     0.001    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.491ns (73.589%)  route 0.176ns (26.411%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.065 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.504ns (74.094%)  route 0.176ns (25.906%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.078 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.078    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.527ns (74.941%)  route 0.176ns (25.059%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.101 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.101    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.529ns (75.012%)  route 0.176ns (24.988%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.108 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.108    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.068 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.068    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[16]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.028 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.028    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[20]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.012 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.012    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.103 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.103    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.829    -0.841    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.507    -0.334    
                         clock uncertainty            0.242    -0.091    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     0.043    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.273ns (62.118%)  route 0.166ns (37.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/Q
                         net (fo=1, routed)           0.166    -0.266    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[3]
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.157 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.157    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_4
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.837    -0.834    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.242    -0.354    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.134    -0.220    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.270    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg_n_0_[0]
    SLICE_X8Y0           LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter[0]_i_3_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.155 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.155    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]_i_2_n_7
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.837    -0.834    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.242    -0.354    
    SLICE_X8Y0           FDRE (Hold_fdre_C_D)         0.134    -0.220    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.596    -0.568    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.404 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.241    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg_n_0_[0]
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.045    -0.196 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.196    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_3_n_0
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.126 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.126    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]_i_2_n_7
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.242    -0.325    
    SLICE_X64Y0          FDRE (Hold_fdre_C_D)         0.134    -0.191    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.562    -0.602    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.176    -0.262    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.153 r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.831    -0.840    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/clk_i
    SLICE_X34Y46         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134    -0.225    CMOD_A7_35T_i/blockdesign_0/clk_divider_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_CMOD_A7_35T_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise@0.000ns - clk_out1_CMOD_A7_35T_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.273ns (60.866%)  route 0.176ns (39.134%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.566    -0.598    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/Q
                         net (fo=2, routed)           0.176    -0.258    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]
    SLICE_X8Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.149 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[24]_i_1_n_4
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.836    -0.835    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X8Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]/C
                         clock pessimism              0.237    -0.598    
                         clock uncertainty            0.242    -0.355    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.134    -0.221    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.639     1.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.520     8.254    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.639     1.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.520     8.254    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.639     1.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.520     8.254    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.639     1.639    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     8.191    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.520     8.254    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDPE (Recov_fdpe_C_PRE)     -0.530     7.700    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  5.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.596     0.596    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X64Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X65Y47         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDPE (Remov_fdpe_C_PRE)     -0.148     0.461    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.466    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.069ns  (logic 0.124ns (5.992%)  route 1.945ns (94.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.418     1.418    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.542 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     2.069    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.516     1.516    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.069ns  (logic 0.124ns (5.992%)  route 1.945ns (94.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.418     1.418    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.542 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     2.069    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.516     1.516    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.592     0.592    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0[0]
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.520     1.520    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.000ns (0.000%)  route 0.261ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.261     0.261    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0[0]
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X65Y48         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.694%)  route 0.745ns (94.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.573     0.573    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.618 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.790    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.694%)  route 0.745ns (94.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.573     0.573    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.618 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.790    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.864     0.864    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           201 Endpoints
Min Delay           201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.935ns  (logic 12.051ns (38.957%)  route 18.884ns (61.043%))
  Logic Levels:           25  (CARRY4=13 DSP48E1=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          6.240     7.688    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/controller_switch_IBUF_alias
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0_comp/O
                         net (fo=1, routed)           0.785     8.597    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_P[8])
                                                      3.656    12.253 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721    12.974    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.611 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.611    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.728    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.845    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865    15.150    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306    15.456 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    15.456    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.857 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    15.857    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.191 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991    17.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303    17.485 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.035 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.035    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860    19.117    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.416    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.864    20.813    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    20.937 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          3.221    24.158    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[8]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.543 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9/CO[3]
                         net (fo=1, routed)           0.000    24.543    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.877 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9/O[1]
                         net (fo=4, routed)           0.962    25.838    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9_n_6
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.303    26.141 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    26.141    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    26.632 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.348    27.981    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index225_in
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.351    28.332 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.467    28.798    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.328    29.126 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.742    29.868    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    29.992 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_2/O
                         net (fo=1, routed)           0.819    30.811    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_2_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124    30.935 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1/O
                         net (fo=1, routed)           0.000    30.935    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1_n_0
    SLICE_X38Y22         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.412ns  (logic 11.927ns (39.219%)  route 18.485ns (60.781%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          6.240     7.688    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/controller_switch_IBUF_alias
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0_comp/O
                         net (fo=1, routed)           0.785     8.597    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_P[8])
                                                      3.656    12.253 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721    12.974    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.611 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.611    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.728    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.845    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865    15.150    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306    15.456 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    15.456    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.857 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    15.857    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.191 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991    17.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303    17.485 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.035 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.035    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860    19.117    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.416    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.864    20.813    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    20.937 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          3.221    24.158    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[8]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.543 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9/CO[3]
                         net (fo=1, routed)           0.000    24.543    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.877 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9/O[1]
                         net (fo=4, routed)           0.962    25.838    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9_n_6
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.303    26.141 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    26.141    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    26.632 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.348    27.981    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index225_in
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.351    28.332 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.467    28.798    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.328    29.126 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    30.098    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    30.222 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    30.412    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.412ns  (logic 11.927ns (39.219%)  route 18.485ns (60.781%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          6.240     7.688    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/controller_switch_IBUF_alias
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0_comp/O
                         net (fo=1, routed)           0.785     8.597    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_P[8])
                                                      3.656    12.253 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721    12.974    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.611 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.611    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.728    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.845    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865    15.150    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306    15.456 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    15.456    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.857 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    15.857    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.191 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991    17.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303    17.485 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.035 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.035    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860    19.117    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.416    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.864    20.813    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    20.937 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          3.221    24.158    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[8]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.543 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9/CO[3]
                         net (fo=1, routed)           0.000    24.543    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.877 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9/O[1]
                         net (fo=4, routed)           0.962    25.838    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9_n_6
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.303    26.141 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    26.141    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    26.632 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.348    27.981    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index225_in
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.351    28.332 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.467    28.798    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.328    29.126 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    30.098    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    30.222 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    30.412    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.412ns  (logic 11.927ns (39.219%)  route 18.485ns (60.781%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          6.240     7.688    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/controller_switch_IBUF_alias
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0_comp/O
                         net (fo=1, routed)           0.785     8.597    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_P[8])
                                                      3.656    12.253 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721    12.974    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.611 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.611    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.728    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.845    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865    15.150    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306    15.456 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    15.456    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.857 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    15.857    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.191 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991    17.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303    17.485 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.035 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.035    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860    19.117    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.416    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.864    20.813    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    20.937 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          3.221    24.158    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[8]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.543 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9/CO[3]
                         net (fo=1, routed)           0.000    24.543    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.877 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9/O[1]
                         net (fo=4, routed)           0.962    25.838    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9_n_6
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.303    26.141 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    26.141    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    26.632 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.348    27.981    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index225_in
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.351    28.332 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.467    28.798    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.328    29.126 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    30.098    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    30.222 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    30.412    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.412ns  (logic 11.927ns (39.219%)  route 18.485ns (60.781%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          6.240     7.688    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/controller_switch_IBUF_alias
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0_comp/O
                         net (fo=1, routed)           0.785     8.597    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_P[8])
                                                      3.656    12.253 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721    12.974    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.611 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.611    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.728    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.845    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865    15.150    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306    15.456 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    15.456    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.857 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    15.857    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.191 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991    17.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303    17.485 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.035 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.035    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860    19.117    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.416    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.864    20.813    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    20.937 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          3.221    24.158    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[8]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.543 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9/CO[3]
                         net (fo=1, routed)           0.000    24.543    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.877 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9/O[1]
                         net (fo=4, routed)           0.962    25.838    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9_n_6
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.303    26.141 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    26.141    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    26.632 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.348    27.981    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index225_in
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.351    28.332 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.467    28.798    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.328    29.126 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    30.098    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    30.222 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    30.412    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.968ns  (logic 11.927ns (39.800%)  route 18.041ns (60.200%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          6.240     7.688    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/controller_switch_IBUF_alias
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0_comp/O
                         net (fo=1, routed)           0.785     8.597    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_P[8])
                                                      3.656    12.253 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721    12.974    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.611 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.611    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.728    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.845    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865    15.150    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306    15.456 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    15.456    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.857 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    15.857    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.191 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991    17.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303    17.485 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.035 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.035    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860    19.117    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.416    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.864    20.813    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    20.937 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          3.221    24.158    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[8]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.543 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9/CO[3]
                         net (fo=1, routed)           0.000    24.543    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.877 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9/O[1]
                         net (fo=4, routed)           0.962    25.838    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9_n_6
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.303    26.141 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    26.141    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    26.632 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.348    27.981    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index225_in
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.351    28.332 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.467    28.798    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.328    29.126 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.718    29.844    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124    29.968 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[1]_i_1/O
                         net (fo=1, routed)           0.000    29.968    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[1]_i_1_n_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.964ns  (logic 11.927ns (39.806%)  route 18.037ns (60.194%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=1 IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          6.240     7.688    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/controller_switch_IBUF_alias
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0_comp/O
                         net (fo=1, routed)           0.785     8.597    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_P[8])
                                                      3.656    12.253 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721    12.974    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.611 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.611    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.728    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.845    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865    15.150    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306    15.456 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    15.456    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.857 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    15.857    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.191 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991    17.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303    17.485 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.035 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.035    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860    19.117    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.416    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.864    20.813    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    20.937 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          3.221    24.158    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[8]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.543 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9/CO[3]
                         net (fo=1, routed)           0.000    24.543    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.877 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9/O[1]
                         net (fo=4, routed)           0.962    25.838    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9_n_6
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.303    26.141 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    26.141    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    26.632 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.348    27.981    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index225_in
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.351    28.332 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.467    28.798    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.328    29.126 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.714    29.840    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.124    29.964 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[0]_i_1/O
                         net (fo=1, routed)           0.000    29.964    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[0]_i_1_n_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.963ns  (logic 11.922ns (39.790%)  route 18.041ns (60.210%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          6.240     7.688    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/controller_switch_IBUF_alias
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0_comp/O
                         net (fo=1, routed)           0.785     8.597    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_P[8])
                                                      3.656    12.253 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721    12.974    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.611 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.611    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.728    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.845    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865    15.150    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306    15.456 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    15.456    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.857 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    15.857    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.191 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991    17.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303    17.485 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.035 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.035    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860    19.117    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.416    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.864    20.813    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    20.937 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          3.221    24.158    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[8]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.543 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9/CO[3]
                         net (fo=1, routed)           0.000    24.543    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.877 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9/O[1]
                         net (fo=4, routed)           0.962    25.838    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9_n_6
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.303    26.141 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    26.141    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    26.632 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.348    27.981    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index225_in
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.351    28.332 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.467    28.798    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.328    29.126 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.718    29.844    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT5 (Prop_lut5_I2_O)        0.119    29.963 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_2/O
                         net (fo=1, routed)           0.000    29.963    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_2_n_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.958ns  (logic 11.921ns (39.794%)  route 18.037ns (60.206%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          6.240     7.688    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/controller_switch_IBUF_alias
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0_comp/O
                         net (fo=1, routed)           0.785     8.597    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_P[8])
                                                      3.656    12.253 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721    12.974    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.611 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.611    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.728    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.845    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865    15.150    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306    15.456 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    15.456    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.857 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    15.857    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.191 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991    17.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303    17.485 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.035 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.035    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860    19.117    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.416    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.864    20.813    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I1_O)        0.124    20.937 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          3.221    24.158    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[8]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.543 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9/CO[3]
                         net (fo=1, routed)           0.000    24.543    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__9_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.877 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9/O[1]
                         net (fo=4, routed)           0.962    25.838    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5__9_n_6
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.303    26.141 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    26.141    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_3__4_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    26.632 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index2_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           1.348    27.981    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l_index225_in
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.351    28.332 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.467    28.798    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.328    29.126 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.714    29.840    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.118    29.958 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[2]_i_1/O
                         net (fo=1, routed)           0.000    29.958    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[2]_i_1_n_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.736ns  (logic 11.467ns (38.565%)  route 18.268ns (61.435%))
  Logic Levels:           24  (CARRY4=13 DSP48E1=1 IBUF=1 LUT2=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          6.240     7.688    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/controller_switch_IBUF_alias
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0_comp/O
                         net (fo=1, routed)           0.785     8.597    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_P[8])
                                                      3.656    12.253 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721    12.974    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.611 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.611    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.728    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.845    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865    15.150    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306    15.456 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    15.456    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.857 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    15.857    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.191 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991    17.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303    17.485 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.035 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.035    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860    19.117    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.416    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.706    20.655    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X9Y12          LUT5 (Prop_lut5_I1_O)        0.124    20.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[7]_INST_0/O
                         net (fo=20, routed)          2.347    23.126    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[7]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    23.502 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.803    24.304    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_5_n_7
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.295    24.599 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.000    24.599    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_1__21_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.000 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.000    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.228 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.892    26.121    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X36Y20         LUT4 (Prop_lut4_I1_O)        0.313    26.434 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.837    28.271    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/point_r
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.124    28.395 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_4/O
                         net (fo=2, routed)           0.502    28.897    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u__0
    SLICE_X58Y25         LUT5 (Prop_lut5_I1_O)        0.119    29.016 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[3]_i_1/O
                         net (fo=8, routed)           0.719    29.736    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u
    SLICE_X59Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/C
    SLICE_X33Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/Q
                         net (fo=6, routed)           0.134     0.275    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.320 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.320    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1_n_0
    SLICE_X33Y23         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.750%)  route 0.136ns (42.250%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge_r_reg/C
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge_r_reg/Q
                         net (fo=33, routed)          0.136     0.277    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/p_0_in[0]
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.322 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_i_1/O
                         net (fo=1, routed)           0.000     0.322    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_i_1_n_0
    SLICE_X38Y22         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/C
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/Q
                         net (fo=9, routed)           0.179     0.320    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[0]
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.042     0.362 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[1]_i_1_n_0
    SLICE_X33Y20         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right[0]
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/plusOp[1]
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.183ns (50.310%)  route 0.181ns (49.690%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.181     0.322    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left[1]
    SLICE_X59Y23         LUT3 (Prop_lut3_I1_O)        0.042     0.364 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/plusOp__0[2]
    SLICE_X59Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/C
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/Q
                         net (fo=9, routed)           0.179     0.320    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[0]
    SLICE_X33Y20         LUT4 (Prop_lut4_I3_O)        0.045     0.365 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[0]_i_1_n_0
    SLICE_X33Y20         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right[0]
    SLICE_X59Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/plusOp[0]
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.181     0.322    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right[0]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.043     0.365 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/plusOp[3]
    SLICE_X59Y25         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.716%)  route 0.181ns (49.284%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.181     0.322    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left[1]
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.367 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/plusOp__0[1]
    SLICE_X59Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/C
    SLICE_X33Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[0]/Q
                         net (fo=9, routed)           0.181     0.322    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[0]
    SLICE_X33Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.367 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.367    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[2]_i_1_n_0
    SLICE_X33Y20         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.367 f  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     4.942    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.610 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.271    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.367 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     4.965    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.053 f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.067    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.609    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.322ns  (logic 2.321ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.672     5.110    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.582 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.583    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_OB)    1.849     7.431 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.431    hdmi_out_data_n[2]
    V5                                                                r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 2.320ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.672     5.110    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.582 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.583    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_O)     1.848     7.430 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.430    hdmi_out_data_p[2]
    U5                                                                r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.678     5.116    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.588 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.589    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_OB)    1.837     7.426 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.426    hdmi_out_clk_n
    W3                                                                r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.678     5.116    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.588 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.589    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_O)     1.836     7.425 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.425    hdmi_out_clk_p
    V3                                                                r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 2.314ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.664     5.102    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.574 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.575    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_OB)    1.842     7.417 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.417    hdmi_out_data_n[0]
    W4                                                                r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.314ns  (logic 2.313ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.664     5.102    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.574 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.575    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_O)     1.841     7.416 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.416    hdmi_out_data_p[0]
    W5                                                                r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.301ns  (logic 2.300ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.104    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.576 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.577    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_OB)    1.828     7.405 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.405    hdmi_out_data_n[1]
    V4                                                                r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.300ns  (logic 2.299ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575     1.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.598     1.598    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.104    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.576 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.577    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_O)     1.827     7.404 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.404    hdmi_out_data_p[1]
    U4                                                                r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.953ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.581     1.711    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.888 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.889    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_O)     0.776     2.665 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.665    hdmi_out_data_p[1]
    U4                                                                r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.954ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.581     1.711    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.888 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.889    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_OB)    0.777     2.666 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.666    hdmi_out_data_n[1]
    V4                                                                r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.967ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.580     1.710    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.887 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.888    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_O)     0.790     2.678 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.678    hdmi_out_data_p[0]
    W5                                                                r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.968ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.580     1.710    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.887 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.888    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_OB)    0.791     2.679 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.679    hdmi_out_data_n[0]
    W4                                                                r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.717    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.894 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.895    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_O)     0.785     2.680 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.680    hdmi_out_clk_p
    V3                                                                r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.717    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.894 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.895    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_OB)    0.786     2.681 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.681    hdmi_out_clk_n
    W3                                                                r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.974ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.714    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.891 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.892    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_O)     0.797     2.689 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.689    hdmi_out_data_p[2]
    U5                                                                r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.975ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.554     0.554    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.714    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.891 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.892    CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_OB)    0.798     2.690 r  CMOD_A7_35T_i/blockdesign_0/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.690    hdmi_out_data_n[2]
    V5                                                                r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.603ns  (logic 17.169ns (41.268%)  route 24.434ns (58.732%))
  Logic Levels:           43  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.742    39.615    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    39.739 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_2/O
                         net (fo=1, routed)           0.819    40.558    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_2_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124    40.682 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1/O
                         net (fo=1, routed)           0.000    40.682    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1_n_0
    SLICE_X38Y22         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.080ns  (logic 17.045ns (41.492%)  route 24.035ns (58.508%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    39.845    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    39.969 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    40.160    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.080ns  (logic 17.045ns (41.492%)  route 24.035ns (58.508%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    39.845    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    39.969 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    40.160    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.080ns  (logic 17.045ns (41.492%)  route 24.035ns (58.508%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    39.845    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    39.969 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    40.160    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.080ns  (logic 17.045ns (41.492%)  route 24.035ns (58.508%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    39.845    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    39.969 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    40.160    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.636ns  (logic 17.045ns (41.945%)  route 23.591ns (58.055%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.718    39.591    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124    39.715 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[1]_i_1/O
                         net (fo=1, routed)           0.000    39.715    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[1]_i_1_n_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.632ns  (logic 17.045ns (41.949%)  route 23.587ns (58.051%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=5 LUT3=4 LUT4=5 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.714    39.587    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.124    39.711 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[0]_i_1/O
                         net (fo=1, routed)           0.000    39.711    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[0]_i_1_n_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.631ns  (logic 17.040ns (41.938%)  route 23.591ns (58.062%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.718    39.591    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT5 (Prop_lut5_I2_O)        0.119    39.710 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_2/O
                         net (fo=1, routed)           0.000    39.710    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_2_n_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.626ns  (logic 17.039ns (41.941%)  route 23.587ns (58.059%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.714    39.587    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.118    39.705 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[2]_i_1/O
                         net (fo=1, routed)           0.000    39.705    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[2]_i_1_n_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.569ns  (logic 16.116ns (39.725%)  route 24.453ns (60.275%))
  Logic Levels:           42  (CARRY4=18 DSP48E1=1 LUT2=6 LUT3=4 LUT4=6 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.968    31.021    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I1_O)        0.124    31.145 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.764    33.908    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[5]
    SLICE_X15Y17         LUT4 (Prop_lut4_I0_O)        0.124    34.032 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_i_6/O
                         net (fo=1, routed)           0.000    34.032    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_i_6_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.430 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry/CO[3]
                         net (fo=1, routed)           0.000    34.430    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.587 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry__0/CO[1]
                         net (fo=2, routed)           1.536    36.124    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry__0_n_2
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.329    36.453 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.956    37.409    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.533 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.177    38.710    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.124    38.834 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[9]_i_3/O
                         net (fo=4, routed)           0.690    39.524    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[9]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I3_O)        0.124    39.648 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    39.648    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1_n_0
    SLICE_X33Y23         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_l
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.822ns  (logic 1.345ns (47.667%)  route 1.477ns (52.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.592    -0.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X4Y8           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/Q
                         net (fo=1, routed)           1.477     1.046    trigger_l_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     2.250 r  trigger_l_OBUF_inst/O
                         net (fo=0)                   0.000     2.250    trigger_l
    A15                                                               r  trigger_l (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.623ns  (logic 1.351ns (37.291%)  route 2.272ns (62.709%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.170     2.981    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y20         LUT4 (Prop_lut4_I0_O)        0.045     3.026 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_i_1/O
                         net (fo=1, routed)           0.000     3.026    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.715ns  (logic 1.351ns (36.367%)  route 2.364ns (63.633%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.262     3.073    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.045     3.118 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_i_1/O
                         net (fo=1, routed)           0.000     3.118    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_i_1_n_0
    SLICE_X38Y22         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.789ns  (logic 1.385ns (36.548%)  route 2.404ns (63.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X60Y7          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/Q
                         net (fo=1, routed)           2.404     1.997    trigger_r_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.218 r  trigger_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.218    trigger_r
    A14                                                               r  trigger_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.821ns  (logic 1.351ns (35.361%)  route 2.470ns (64.639%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.312     3.123    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     3.168 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.224    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.821ns  (logic 1.351ns (35.361%)  route 2.470ns (64.639%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.312     3.123    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     3.168 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.224    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.821ns  (logic 1.351ns (35.361%)  route 2.470ns (64.639%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.312     3.123    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     3.168 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.224    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.821ns  (logic 1.351ns (35.361%)  route 2.470ns (64.639%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.312     3.123    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     3.168 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.224    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.075ns  (logic 1.396ns (34.257%)  route 2.679ns (65.743%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.309     3.120    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.045     3.165 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_2/O
                         net (fo=1, routed)           0.268     3.433    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_2_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.045     3.478 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1/O
                         net (fo=1, routed)           0.000     3.478    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1_n_0
    SLICE_X38Y22         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.128ns  (logic 1.269ns (30.741%)  route 2.859ns (69.259%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X31Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[14]/Q
                         net (fo=1, routed)           0.220    -0.242    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[14]
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.197 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=10, routed)          0.616     0.419    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.464 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.188     0.652    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[4]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     1.223 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=17, routed)          0.508     1.731    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.045     1.776 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          0.399     2.174    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[0]
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.044     2.218 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.218    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry_i_4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.345 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.345    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.390 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.549     2.939    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry__0_n_2
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.116     3.055 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.198     3.254    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X39Y22         LUT2 (Prop_lut2_I0_O)        0.045     3.299 r  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          0.182     3.480    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X39Y22         LUT4 (Prop_lut4_I0_O)        0.045     3.525 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge_r_i_1/O
                         net (fo=1, routed)           0.000     3.525    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge_r_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge_r_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.603ns  (logic 17.169ns (41.268%)  route 24.434ns (58.732%))
  Logic Levels:           43  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=1 LUT6=9)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.742    39.615    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.124    39.739 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_2/O
                         net (fo=1, routed)           0.819    40.558    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_2_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124    40.682 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1/O
                         net (fo=1, routed)           0.000    40.682    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1_n_0
    SLICE_X38Y22         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.080ns  (logic 17.045ns (41.492%)  route 24.035ns (58.508%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    39.845    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    39.969 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    40.160    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.080ns  (logic 17.045ns (41.492%)  route 24.035ns (58.508%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    39.845    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    39.969 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    40.160    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.080ns  (logic 17.045ns (41.492%)  route 24.035ns (58.508%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    39.845    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    39.969 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    40.160    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.080ns  (logic 17.045ns (41.492%)  route 24.035ns (58.508%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.972    39.845    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    39.969 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    40.160    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.636ns  (logic 17.045ns (41.945%)  route 23.591ns (58.055%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.718    39.591    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.124    39.715 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[1]_i_1/O
                         net (fo=1, routed)           0.000    39.715    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[1]_i_1_n_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.632ns  (logic 17.045ns (41.949%)  route 23.587ns (58.051%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=5 LUT3=4 LUT4=5 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.714    39.587    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.124    39.711 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[0]_i_1/O
                         net (fo=1, routed)           0.000    39.711    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[0]_i_1_n_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.631ns  (logic 17.040ns (41.938%)  route 23.591ns (58.062%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.718    39.591    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT5 (Prop_lut5_I2_O)        0.119    39.710 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_2/O
                         net (fo=1, routed)           0.000    39.710    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_2_n_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.626ns  (logic 17.039ns (41.941%)  route 23.587ns (58.059%))
  Logic Levels:           42  (CARRY4=19 DSP48E1=1 LUT2=4 LUT3=4 LUT4=5 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.950    31.003    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.124    31.127 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          2.440    33.567    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    34.222 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4/CO[3]
                         net (fo=1, routed)           0.000    34.222    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_10__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.535 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2/O[3]
                         net (fo=4, routed)           1.690    36.225    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry_i_9__2_n_4
    SLICE_X32Y19         LUT4 (Prop_lut4_I0_O)        0.306    36.531 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    36.531    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/i__carry__0_i_4__2_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    36.988 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index1_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           0.987    37.976    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r_index10_in
    SLICE_X35Y17         LUT6 (Prop_lut6_I0_O)        0.329    38.305 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.445    38.749    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_6_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124    38.873 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           0.714    39.587    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X36Y21         LUT5 (Prop_lut5_I1_O)        0.118    39.705 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[2]_i_1/O
                         net (fo=1, routed)           0.000    39.705    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[2]_i_1_n_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.569ns  (logic 16.116ns (39.725%)  route 24.453ns (60.275%))
  Logic Levels:           42  (CARRY4=18 DSP48E1=1 LUT2=6 LUT3=4 LUT4=6 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.572    -0.921    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X52Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.518    -0.403 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[1]/Q
                         net (fo=35, routed)          0.961     0.558    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[1]
    SLICE_X52Y2          LUT6 (Prop_lut6_I3_O)        0.124     0.682 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10/O
                         net (fo=7, routed)           0.456     1.138    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__1_i_10_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124     1.262 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1/O
                         net (fo=18, routed)          0.906     2.167    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2_carry__2_i_1_n_0
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.150     2.317 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2/O
                         net (fo=2, routed)           0.447     2.765    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_2_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.332     3.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5/O
                         net (fo=1, routed)           0.000     3.097    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_i_5_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.629 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2/CO[3]
                         net (fo=47, routed)          1.422     5.051    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__28_carry__2_n_0
    SLICE_X47Y8          LUT3 (Prop_lut3_I2_O)        0.153     5.204 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3/O
                         net (fo=6, routed)           0.702     5.906    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_3_n_0
    SLICE_X47Y7          LUT4 (Prop_lut4_I0_O)        0.327     6.233 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6/O
                         net (fo=1, routed)           0.000     6.233    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_i_6_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.813 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6/O[2]
                         net (fo=10, routed)          1.223     8.036    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__110_carry__6_n_5
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.331     8.367 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1/O
                         net (fo=2, routed)           0.708     9.075    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_1_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.331     9.406 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.406    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_i_5_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.782 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.782    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__2_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.097 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3/O[3]
                         net (fo=2, routed)           0.872    10.968    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__211_carry__3_n_4
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.335    11.303 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2/O
                         net (fo=2, routed)           0.872    12.175    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_2_n_0
    SLICE_X48Y11         LUT4 (Prop_lut4_I3_O)        0.332    12.507 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.507    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_i_6_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4/O[1]
                         net (fo=3, routed)           0.655    13.894    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__291_carry__4_n_6
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.303    14.197 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.197    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_i_4_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.729 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5/CO[3]
                         net (fo=17, routed)          0.999    15.728    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data2__366_carry__5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    15.852 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10/O
                         net (fo=6, routed)           0.732    16.584    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_10_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.708 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555    17.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[4]_INST_0_i_1_n_0_alias
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124    17.387 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.677    18.065    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    21.721 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    22.546    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    23.202 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.202    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.316 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.316    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.430 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.430    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.652 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    24.632    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    24.931 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    24.931    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.464 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.464    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.779 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    26.435    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    26.742 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    27.553    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.079 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.079    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.301 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    29.203    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    29.502 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    29.502    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.052 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.968    31.021    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I1_O)        0.124    31.145 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          2.764    33.908    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[5]
    SLICE_X15Y17         LUT4 (Prop_lut4_I0_O)        0.124    34.032 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_i_6/O
                         net (fo=1, routed)           0.000    34.032    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_i_6_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.430 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry/CO[3]
                         net (fo=1, routed)           0.000    34.430    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.587 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry__0/CO[1]
                         net (fo=2, routed)           1.536    36.124    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_r2_carry__0_n_2
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.329    36.453 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_r_INST_0/O
                         net (fo=6, routed)           0.956    37.409    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op2[0]
    SLICE_X39Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.533 f  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.177    38.710    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X33Y23         LUT2 (Prop_lut2_I1_O)        0.124    38.834 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[9]_i_3/O
                         net (fo=4, routed)           0.690    39.524    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[9]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I3_O)        0.124    39.648 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    39.648    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter[4]_i_1_n_0
    SLICE_X33Y23         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_l
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.822ns  (logic 1.345ns (47.667%)  route 1.477ns (52.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.592    -0.572    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X4Y8           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/trigger_reg/Q
                         net (fo=1, routed)           1.477     1.046    trigger_l_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     2.250 r  trigger_l_OBUF_inst/O
                         net (fo=0)                   0.000     2.250    trigger_l
    A15                                                               r  trigger_l (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.623ns  (logic 1.351ns (37.291%)  route 2.272ns (62.709%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.170     2.981    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y20         LUT4 (Prop_lut4_I0_O)        0.045     3.026 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_i_1/O
                         net (fo=1, routed)           0.000     3.026    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_i_1_n_0
    SLICE_X36Y20         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.715ns  (logic 1.351ns (36.367%)  route 2.364ns (63.633%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.262     3.073    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X38Y22         LUT6 (Prop_lut6_I1_O)        0.045     3.118 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_i_1/O
                         net (fo=1, routed)           0.000     3.118    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_i_1_n_0
    SLICE_X38Y22         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.789ns  (logic 1.385ns (36.548%)  route 2.404ns (63.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.593    -0.571    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X60Y7          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/trigger_reg/Q
                         net (fo=1, routed)           2.404     1.997    trigger_r_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.218 r  trigger_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.218    trigger_r
    A14                                                               r  trigger_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.821ns  (logic 1.351ns (35.361%)  route 2.470ns (64.639%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.312     3.123    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     3.168 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.224    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.821ns  (logic 1.351ns (35.361%)  route 2.470ns (64.639%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.312     3.123    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     3.168 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.224    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.821ns  (logic 1.351ns (35.361%)  route 2.470ns (64.639%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.312     3.123    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     3.168 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.224    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDCE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.821ns  (logic 1.351ns (35.361%)  route 2.470ns (64.639%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.312     3.123    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y21         LUT6 (Prop_lut6_I4_O)        0.045     3.168 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.056     3.224    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_0
    SLICE_X36Y21         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.075ns  (logic 1.396ns (34.257%)  route 2.679ns (65.743%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.567    -0.597    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X51Y2          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.250    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/distance_mm_reg_n_0_[6]
    SLICE_X52Y3          LUT5 (Prop_lut5_I2_O)        0.045    -0.205 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2/O
                         net (fo=46, routed)          0.442     0.237    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[8]_INST_0_i_2_n_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I1_O)        0.045     0.282 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[6]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.105     0.387    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[6]_INST_0_i_1_n_0_alias
    SLICE_X53Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.432 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[6]_INST_0_comp/O
                         net (fo=1, routed)           0.272     0.705    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[6]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      0.571     1.276 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=16, routed)          0.649     1.925    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X46Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0/O
                         net (fo=31, routed)          0.273     2.243    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_r_pos_y[1]
    SLICE_X39Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.288 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3/O
                         net (fo=1, routed)           0.000     2.288    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_i_3_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.443 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry/CO[3]
                         net (fo=1, routed)           0.000     2.443    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.482 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__0_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.547 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1/CO[2]
                         net (fo=2, routed)           0.154     2.701    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/p_1_out_carry__1_n_1
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.110     2.811 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_paddle_INST_0/O
                         net (fo=4, routed)           0.309     3.120    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_paddle
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.045     3.165 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_2/O
                         net (fo=1, routed)           0.268     3.433    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_2_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.045     3.478 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1/O
                         net (fo=1, routed)           0.000     3.478    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_i_1_n_0
    SLICE_X38Y22         FDPE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.128ns  (logic 1.269ns (30.741%)  route 2.859ns (69.259%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.561    -0.603    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X31Y11         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg[14]/Q
                         net (fo=1, routed)           0.220    -0.242    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/distance_mm_reg_n_0_[14]
    SLICE_X32Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.197 f  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/data[8]_INST_0_i_2/O
                         net (fo=10, routed)          0.616     0.419    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[8]_INST_0_i_2_n_0_alias_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.045     0.464 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[4]_INST_0_comp/O
                         net (fo=1, routed)           0.188     0.652    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[4]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_P[19])
                                                      0.571     1.223 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=17, routed)          0.508     1.731    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.045     1.776 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          0.399     2.174    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/paddle_l_pos_y[0]
    SLICE_X12Y17         LUT4 (Prop_lut4_I0_O)        0.044     2.218 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.218    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry_i_4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.345 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.345    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.390 f  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry__0/CO[1]
                         net (fo=2, routed)           0.549     2.939    CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_paddle_l2_carry__0_n_2
    SLICE_X36Y20         LUT4 (Prop_lut4_I2_O)        0.116     3.055 r  CMOD_A7_35T_i/blockdesign_0/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.198     3.254    CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Op1[0]
    SLICE_X39Y22         LUT2 (Prop_lut2_I0_O)        0.045     3.299 r  CMOD_A7_35T_i/blockdesign_0/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          0.182     3.480    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge
    SLICE_X39Y22         LUT4 (Prop_lut4_I0_O)        0.045     3.525 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge_r_i_1/O
                         net (fo=1, routed)           0.000     3.525    CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge_r_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/collision_ball_edge_r_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  sys_clk (IN)
                         net (fo=0)                   0.000    41.667    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.996 f  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CMOD_A7_35T_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  sys_clk (IN)
                         net (fo=0)                   0.000    41.665    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.994 f  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CMOD_A7_35T_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    CMOD_A7_35T_i/clk_wiz/inst/clkfbout_buf_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_inst_0_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_inst_0_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_inst_0_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 f  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.575    21.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    20.000 f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_buf_blockdesign_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_inst_0_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkfbout_buf_blockdesign_inst_0_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.822ns  (logic 11.648ns (46.928%)  route 13.174ns (53.072%))
  Logic Levels:           22  (CARRY4=13 DSP48E1=1 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          6.240     7.688    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/controller_switch_IBUF_alias
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[1]_INST_0_comp/O
                         net (fo=1, routed)           0.785     8.597    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[1]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[1]_P[8])
                                                      3.656    12.253 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[8]
                         net (fo=5, routed)           0.721    12.974    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_97
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.611 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.611    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.728 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.728    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.845 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.845    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.962 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.962    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.285 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          0.865    15.150    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X5Y10          LUT2 (Prop_lut2_I1_O)        0.306    15.456 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    15.456    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_118_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.857 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    15.857    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.191 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62/O[1]
                         net (fo=3, routed)           0.991    17.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_62_n_6
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.303    17.485 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    17.485    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_38_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.035 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.035    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.257 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.860    19.117    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_7
    SLICE_X8Y12          LUT4 (Prop_lut4_I1_O)        0.299    19.416 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.416    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_12_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.949 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=13, routed)          0.703    20.652    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X9Y12          LUT5 (Prop_lut5_I1_O)        0.124    20.776 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=21, routed)          0.786    21.562    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/rect_pos_y[3]
    SLICE_X9Y13          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.663    22.225 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_5/O[2]
                         net (fo=1, routed)           0.592    22.817    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry_i_5_n_5
    SLICE_X10Y14         LUT2 (Prop_lut2_I1_O)        0.302    23.119 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_3/O
                         net (fo=1, routed)           0.000    23.119    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_i_3_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.652 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.652    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__0_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.881 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.631    24.512    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/__10_carry__1_n_1
    SLICE_X11Y16         LUT6 (Prop_lut6_I2_O)        0.310    24.822 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    24.822    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X11Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.444     1.444    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X11Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.753ns  (logic 11.641ns (47.031%)  route 13.111ns (52.969%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=35, routed)          4.629     6.077    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/controller_switch_IBUF_alias
    SLICE_X47Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.201 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/data[5]_INST_0_i_1_comp_1/O
                         net (fo=1, routed)           0.831     7.032    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/data[5]_INST_0_i_1_n_0_alias
    SLICE_X53Y9          LUT5 (Prop_lut5_I2_O)        0.124     7.156 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_r_o[5]_INST_0_comp_1/O
                         net (fo=1, routed)           0.544     7.700    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_r[5]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_B[5]_P[8])
                                                      3.656    11.356 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0/P[8]
                         net (fo=5, routed)           0.825    12.182    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y0_n_97
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.838 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.838    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_7_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.952 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.952    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.066 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.066    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.288 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[0]
                         net (fo=11, routed)          0.980    14.268    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_7
    SLICE_X50Y10         LUT2 (Prop_lut2_I0_O)        0.299    14.567 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    14.567    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_127_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.100 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96/CO[3]
                         net (fo=1, routed)           0.000    15.100    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_96_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.415 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64/O[3]
                         net (fo=3, routed)           0.656    16.071    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_64_n_4
    SLICE_X51Y20         LUT3 (Prop_lut3_I2_O)        0.307    16.378 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=1, routed)           0.811    17.188    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.714 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.714    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.936 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[0]
                         net (fo=3, routed)           0.903    18.839    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_7
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.299    19.138 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    19.138    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.688 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=12, routed)          0.968    20.656    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X50Y20         LUT5 (Prop_lut5_I1_O)        0.124    20.780 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0/O
                         net (fo=20, routed)          0.718    21.498    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/rect_pos_y[5]
    SLICE_X47Y17         LUT1 (Prop_lut1_I0_O)        0.124    21.622 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_6/O
                         net (fo=1, routed)           0.000    21.622    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_6_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.020 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.020    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry_i_5_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.354 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.629    22.984    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__0_i_5_n_6
    SLICE_X47Y15         LUT2 (Prop_lut2_I1_O)        0.303    23.287 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.287    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_i_3_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    23.823 f  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.617    24.440    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/__10_carry__1_n_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.313    24.753 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    24.753    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.442     1.442    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X45Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.357ns  (logic 2.558ns (40.237%)  route 3.799ns (59.763%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[4]/C
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[4]/Q
                         net (fo=62, routed)          2.224     2.702    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/rect_pos_y[4]
    SLICE_X30Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575     3.277 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.277    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry_i_5_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.592 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.983     4.575    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0_i_5_n_4
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.307     4.882 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.882    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1_i_2_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.452 f  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1/CO[2]
                         net (fo=1, routed)           0.592     6.044    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1_n_1
    SLICE_X35Y19         LUT5 (Prop_lut5_I3_O)        0.313     6.357 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o0/O
                         net (fo=1, routed)           0.000     6.357    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o0_n_0
    SLICE_X35Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.457     1.457    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.433     1.433    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X35Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.578ns (52.538%)  route 0.522ns (47.462%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDCE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[1]/C
    SLICE_X38Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/position_ball_0/inst/y_pos_reg[1]/Q
                         net (fo=67, routed)          0.319     0.483    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/rect_pos_y[1]
    SLICE_X36Y17         LUT2 (Prop_lut2_I1_O)        0.045     0.528 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry_i_3/O
                         net (fo=1, routed)           0.000     0.528    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry_i_3_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.683 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry/CO[3]
                         net (fo=1, routed)           0.000     0.683    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.722 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.722    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__0_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.787 f  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1/CO[2]
                         net (fo=1, routed)           0.203     0.990    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/__20_carry__1_n_1
    SLICE_X35Y19         LUT5 (Prop_lut5_I3_O)        0.110     1.100 r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o0/O
                         net (fo=1, routed)           0.000     1.100    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o0_n_0
    SLICE_X35Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.821     0.821    CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/clk
    SLICE_X35Y19         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_ball/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 game_reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.202ns  (logic 0.270ns (12.285%)  route 1.931ns (87.715%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  game_reset (IN)
                         net (fo=0)                   0.000     0.000    game_reset
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  game_reset_IBUF_inst/O
                         net (fo=14, routed)          1.931     2.157    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/lopt
    SLICE_X45Y15         LUT6 (Prop_lut6_I5_O)        0.045     2.202 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.202    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.828     0.828    CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/clk
    SLICE_X45Y15         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_r/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.747ns  (logic 1.152ns (41.942%)  route 1.595ns (58.058%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=1 FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value_reg[2]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_buttons_0/inst/current_value_reg[2]/Q
                         net (fo=6, routed)           0.470     0.634    CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_1[2]
    SLICE_X9Y5           LUT5 (Prop_lut5_I0_O)        0.045     0.679 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0_comp_1/O
                         net (fo=1, routed)           0.204     0.883    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/controller_value_l[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[2]_P[19])
                                                      0.571     1.454 r  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=17, routed)          0.466     1.920    CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X9Y12          LUT5 (Prop_lut5_I2_O)        0.045     1.965 f  CMOD_A7_35T_i/blockdesign_0/position_paddles_0/inst/paddle_l_pos_y[2]_INST_0_replica/O
                         net (fo=4, routed)           0.224     2.189    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/paddle_l_pos_y[2]_repN_alias
    SLICE_X11Y14         LUT4 (Prop_lut4_I1_O)        0.049     2.238 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.238    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o2_carry_i_3_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.357 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.357    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o2_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.402 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.231     2.633    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o2_carry__0_n_2
    SLICE_X11Y16         LUT6 (Prop_lut6_I1_O)        0.114     2.747 r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.747    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X11Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_inst_0_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.817     0.817    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clk_hdmi_blockdesign_inst_0_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  CMOD_A7_35T_i/blockdesign_0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.829     0.829    CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/clk
    SLICE_X11Y16         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_paddle_l/inst/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.141ns  (logic 1.947ns (19.199%)  route 8.194ns (80.801%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          7.526     8.988    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X65Y0          LUT4 (Prop_lut4_I3_O)        0.152     9.140 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_4/O
                         net (fo=1, routed)           0.669     9.809    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_4_n_0
    SLICE_X65Y0          LUT6 (Prop_lut6_I4_O)        0.332    10.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.141    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]
    SLICE_X65Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.967ns  (logic 1.938ns (19.444%)  route 8.029ns (80.556%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          7.269     8.732    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X65Y1          LUT5 (Prop_lut5_I4_O)        0.153     8.885 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.284     9.169    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3_n_0
    SLICE_X65Y1          LUT5 (Prop_lut5_I4_O)        0.322     9.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.476     9.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.905ns  (logic 1.711ns (17.274%)  route 8.194ns (82.726%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          7.761     9.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.348 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_3/O
                         net (fo=1, routed)           0.433     9.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_3_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I3_O)        0.124     9.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.263ns  (logic 1.939ns (20.932%)  route 7.324ns (79.068%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          6.161     7.624    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X10Y1          LUT5 (Prop_lut5_I4_O)        0.148     7.772 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.833     8.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3_n_0
    SLICE_X9Y1           LUT5 (Prop_lut5_I4_O)        0.328     8.933 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.330     9.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]
    SLICE_X9Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.451    -1.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X9Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.047ns  (logic 1.961ns (21.675%)  route 7.086ns (78.325%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          6.402     7.865    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X12Y1          LUT4 (Prop_lut4_I3_O)        0.150     8.015 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_4/O
                         net (fo=1, routed)           0.684     8.699    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_4_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I4_O)        0.348     9.047 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.047    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]
    SLICE_X12Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.451    -1.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X12Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.955ns  (logic 1.711ns (19.107%)  route 7.244ns (80.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          6.577     8.040    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124     8.164 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_2/O
                         net (fo=1, routed)           0.667     8.831    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_2_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.955    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]
    SLICE_X9Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.451    -1.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X9Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 sensor_l
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.594ns (19.896%)  route 6.417ns (80.104%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  sensor_l (IN)
                         net (fo=0)                   0.000     0.000    sensor_l
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sensor_l_IBUF_inst/O
                         net (fo=2, routed)           5.225     6.695    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/echo
    SLICE_X9Y0           LUT4 (Prop_lut4_I1_O)        0.124     6.819 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          1.192     8.011    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.516    -1.460    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[28]/C

Slack:                    inf
  Source:                 sensor_l
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.594ns (19.896%)  route 6.417ns (80.104%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  sensor_l (IN)
                         net (fo=0)                   0.000     0.000    sensor_l
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sensor_l_IBUF_inst/O
                         net (fo=2, routed)           5.225     6.695    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/echo
    SLICE_X9Y0           LUT4 (Prop_lut4_I1_O)        0.124     6.819 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          1.192     8.011    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.516    -1.460    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[29]/C

Slack:                    inf
  Source:                 sensor_l
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.594ns (19.896%)  route 6.417ns (80.104%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  sensor_l (IN)
                         net (fo=0)                   0.000     0.000    sensor_l
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sensor_l_IBUF_inst/O
                         net (fo=2, routed)           5.225     6.695    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/echo
    SLICE_X9Y0           LUT4 (Prop_lut4_I1_O)        0.124     6.819 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          1.192     8.011    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.516    -1.460    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[30]/C

Slack:                    inf
  Source:                 sensor_l
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.594ns (19.897%)  route 6.417ns (80.103%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  sensor_l (IN)
                         net (fo=0)                   0.000     0.000    sensor_l
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sensor_l_IBUF_inst/O
                         net (fo=2, routed)           5.225     6.695    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/echo
    SLICE_X9Y0           LUT4 (Prop_lut4_I1_O)        0.124     6.819 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          1.192     8.011    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.517    -1.459    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X7Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.321%)  route 0.137ns (51.679%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/Q
                         net (fo=5, routed)           0.137     0.265    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[1]
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.849    -0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.189%)  route 0.149ns (53.811%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/Q
                         net (fo=3, routed)           0.149     0.277    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[3]
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.849    -0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.108%)  route 0.186ns (56.892%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/Q
                         net (fo=4, routed)           0.186     0.327    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[2]
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.849    -0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.162%)  route 0.210ns (59.838%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.210     0.351    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[0]
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.849    -0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.548%)  route 0.353ns (71.452%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.353     0.494    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[1]
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.452%)  route 0.355ns (71.548%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/Q
                         net (fo=3, routed)           0.355     0.496    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[3]
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.756%)  route 0.367ns (72.244%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/Q
                         net (fo=6, routed)           0.367     0.508    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[0]
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.128ns (23.047%)  route 0.427ns (76.953%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/Q
                         net (fo=4, routed)           0.427     0.555    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[2]
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.262ns (17.281%)  route 1.253ns (82.719%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.470    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X65Y1          LUT6 (Prop_lut6_I2_O)        0.045     1.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.515    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.268ns (15.677%)  route 1.440ns (84.323%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.315     1.532    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X65Y0          LUT4 (Prop_lut4_I1_O)        0.051     1.583 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          0.125     1.708    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_CMOD_A7_35T_clk_wiz_0_1

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.141ns  (logic 1.947ns (19.199%)  route 8.194ns (80.801%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          7.526     8.988    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X65Y0          LUT4 (Prop_lut4_I3_O)        0.152     9.140 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_4/O
                         net (fo=1, routed)           0.669     9.809    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_4_n_0
    SLICE_X65Y0          LUT6 (Prop_lut6_I4_O)        0.332    10.141 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.141    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[1]
    SLICE_X65Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.967ns  (logic 1.938ns (19.444%)  route 8.029ns (80.556%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          7.269     8.732    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X65Y1          LUT5 (Prop_lut5_I4_O)        0.153     8.885 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.284     9.169    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_3_n_0
    SLICE_X65Y1          LUT5 (Prop_lut5_I4_O)        0.322     9.491 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.476     9.967    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[2]
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.905ns  (logic 1.711ns (17.274%)  route 8.194ns (82.726%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          7.761     9.224    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/reset_i
    SLICE_X65Y1          LUT2 (Prop_lut2_I0_O)        0.124     9.348 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_3/O
                         net (fo=1, routed)           0.433     9.781    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_3_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I3_O)        0.124     9.905 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.905    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.520    -1.456    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.263ns  (logic 1.939ns (20.932%)  route 7.324ns (79.068%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          6.161     7.624    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X10Y1          LUT5 (Prop_lut5_I4_O)        0.148     7.772 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3/O
                         net (fo=2, routed)           0.833     8.605    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_3_n_0
    SLICE_X9Y1           LUT5 (Prop_lut5_I4_O)        0.328     8.933 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.330     9.263    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[2]
    SLICE_X9Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.451    -1.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X9Y0           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.047ns  (logic 1.961ns (21.675%)  route 7.086ns (78.325%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          6.402     7.865    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X12Y1          LUT4 (Prop_lut4_I3_O)        0.150     8.015 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_4/O
                         net (fo=1, routed)           0.684     8.699    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_4_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I4_O)        0.348     9.047 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.047    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[1]
    SLICE_X12Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.451    -1.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X12Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.955ns  (logic 1.711ns (19.107%)  route 7.244ns (80.893%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=34, routed)          6.577     8.040    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/reset_i
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124     8.164 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_2/O
                         net (fo=1, routed)           0.667     8.831    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_2_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.955    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state[0]
    SLICE_X9Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.451    -1.525    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X9Y1           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 sensor_l
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.594ns (19.896%)  route 6.417ns (80.104%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  sensor_l (IN)
                         net (fo=0)                   0.000     0.000    sensor_l
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sensor_l_IBUF_inst/O
                         net (fo=2, routed)           5.225     6.695    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/echo
    SLICE_X9Y0           LUT4 (Prop_lut4_I1_O)        0.124     6.819 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          1.192     8.011    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.516    -1.460    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[28]/C

Slack:                    inf
  Source:                 sensor_l
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.594ns (19.896%)  route 6.417ns (80.104%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  sensor_l (IN)
                         net (fo=0)                   0.000     0.000    sensor_l
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sensor_l_IBUF_inst/O
                         net (fo=2, routed)           5.225     6.695    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/echo
    SLICE_X9Y0           LUT4 (Prop_lut4_I1_O)        0.124     6.819 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          1.192     8.011    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.516    -1.460    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[29]/C

Slack:                    inf
  Source:                 sensor_l
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.594ns (19.896%)  route 6.417ns (80.104%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  sensor_l (IN)
                         net (fo=0)                   0.000     0.000    sensor_l
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sensor_l_IBUF_inst/O
                         net (fo=2, routed)           5.225     6.695    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/echo
    SLICE_X9Y0           LUT4 (Prop_lut4_I1_O)        0.124     6.819 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          1.192     8.011    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.516    -1.460    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X7Y7           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[30]/C

Slack:                    inf
  Source:                 sensor_l
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.011ns  (logic 1.594ns (19.897%)  route 6.417ns (80.103%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  sensor_l (IN)
                         net (fo=0)                   0.000     0.000    sensor_l
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sensor_l_IBUF_inst/O
                         net (fo=2, routed)           5.225     6.695    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/echo
    SLICE_X9Y0           LUT4 (Prop_lut4_I1_O)        0.124     6.819 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          1.192     8.011    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         1.517    -1.459    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/clk
    SLICE_X7Y6           FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_0/inst/wait_echo_start_counter_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.321%)  route 0.137ns (51.679%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[1]/Q
                         net (fo=5, routed)           0.137     0.265    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[1]
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.849    -0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.189%)  route 0.149ns (53.811%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[3]/Q
                         net (fo=3, routed)           0.149     0.277    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[3]
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.849    -0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.108%)  route 0.186ns (56.892%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[2]/Q
                         net (fo=4, routed)           0.186     0.327    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[2]
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.849    -0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.162%)  route 0.210ns (59.838%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/C
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.210     0.351    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/value[0]
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.849    -0.822    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/clk
    SLICE_X58Y26         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.548%)  route 0.353ns (71.452%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[1]/Q
                         net (fo=5, routed)           0.353     0.494    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[1]
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X53Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[1]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.452%)  route 0.355ns (71.548%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[3]/Q
                         net (fo=3, routed)           0.355     0.496    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[3]
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[3]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.756%)  route 0.367ns (72.244%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[0]/Q
                         net (fo=6, routed)           0.367     0.508    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[0]
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[0]/C

Slack:                    inf
  Source:                 CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.128ns (23.047%)  route 0.427ns (76.953%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  CMOD_A7_35T_i/blockdesign_0/score_counter_0/inst/score_left_u_reg[2]/Q
                         net (fo=4, routed)           0.427     0.555    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/value[2]
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.822    -0.849    CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/clk
    SLICE_X54Y23         FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/inst/state_reg[2]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.262ns (17.281%)  route 1.253ns (82.719%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.470    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X65Y1          LUT6 (Prop_lut6_I2_O)        0.045     1.515 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.515    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state[0]
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X65Y1          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 sensor_r
                            (input port)
  Destination:            CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_CMOD_A7_35T_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.268ns (15.677%)  route 1.440ns (84.323%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  sensor_r (IN)
                         net (fo=0)                   0.000     0.000    sensor_r
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sensor_r_IBUF_inst/O
                         net (fo=2, routed)           1.315     1.532    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/echo
    SLICE_X65Y0          LUT4 (Prop_lut4_I1_O)        0.051     1.583 r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1/O
                         net (fo=31, routed)          0.125     1.708    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter[0]_i_1_n_0
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_CMOD_A7_35T_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    CMOD_A7_35T_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CMOD_A7_35T_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    CMOD_A7_35T_i/clk_wiz/inst/clk_in1_CMOD_A7_35T_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  CMOD_A7_35T_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    CMOD_A7_35T_i/clk_wiz/inst/clk_out1_CMOD_A7_35T_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  CMOD_A7_35T_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=384, routed)         0.867    -0.804    CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/clk
    SLICE_X64Y0          FDRE                                         r  CMOD_A7_35T_i/blockdesign_0/controllers/controller_ultrasoni_1/inst/wait_echo_start_counter_reg[0]/C





