Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Sun Aug 25 07:28:06 2019
| Host             : ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file xilinx_dma_pcie_ep_power_routed.rpt -pb xilinx_dma_pcie_ep_power_summary_routed.pb -rpx xilinx_dma_pcie_ep_power_routed.rpx
| Design           : xilinx_dma_pcie_ep
| Device           : xcvu9p-flgb2104-2LV-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.627        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.237        |
| Device Static (W)        | 2.390        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.105 |       15 |       --- |             --- |
| CLB Logic                |     0.030 |    70617 |       --- |             --- |
|   LUT as Logic           |     0.022 |    24097 |   1182240 |            2.04 |
|   LUT as Distributed RAM |     0.003 |     2292 |    591840 |            0.39 |
|   Register               |     0.002 |    33218 |   2364480 |            1.40 |
|   LUT as Shift Register  |     0.002 |      463 |    591840 |            0.08 |
|   CARRY8                 |    <0.001 |      434 |    147780 |            0.29 |
|   BUFG                   |    <0.001 |        2 |       240 |            0.83 |
|   Others                 |     0.000 |     1117 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     2284 |   1182240 |            0.19 |
| Signals                  |     0.071 |    75523 |       --- |             --- |
| Block RAM                |     0.134 |       48 |      2160 |            2.22 |
| URAM                     |     0.060 |       64 |       960 |            6.67 |
| PLL                      |     0.051 |        1 |       --- |             --- |
| DSPs                     |     0.003 |       19 |      6840 |            0.28 |
| I/O                      |     0.061 |        6 |       702 |            0.85 |
| GTY                      |     0.632 |        2 |        76 |            2.63 |
| Hard IPs                 |     0.090 |        1 |       --- |             --- |
|   PCIE                   |     0.090 |        1 |       --- |             --- |
| Static Power             |     2.390 |          |           |                 |
| Total                    |     3.627 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.720 |     1.463 |       0.725 |      0.738 |
| Vccint_io  |       0.850 |     0.264 |       0.001 |      0.263 |
| Vccbram    |       0.850 |     0.045 |       0.028 |      0.016 |
| Vccaux     |       1.800 |     0.678 |       0.028 |      0.649 |
| Vccaux_io  |       1.800 |     0.190 |       0.005 |      0.185 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.028 |       0.028 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |
| MGTYAVcc   |       0.900 |     0.157 |       0.110 |      0.047 |
| MGTYAVtt   |       1.200 |     0.392 |       0.369 |      0.024 |
| MGTYVccaux |       1.800 |     0.024 |       0.021 |      0.003 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                         | Domain                                                                                                                                                                                                                                                                                                                                                                         | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                            | mem_clk_inst/inst/clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                           |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                                                                                                                                                                              |            50.0 |
| free_run_clock_p_in                                                                                                                                                                                                                                                                                                                                                                           | free_run_clock_p_in                                                                                                                                                                                                                                                                                                                                                            |             2.5 |
| qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                            | xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                     |             0.2 |
| qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                         | xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                  |            10.0 |
| qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                            | xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                     |             0.2 |
| qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                         | xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                  |            10.0 |
| sys_clk                                                                                                                                                                                                                                                                                                                                                                                       | sys_clk_p                                                                                                                                                                                                                                                                                                                                                                      |            10.0 |
| user_clk                                                                                                                                                                                                                                                                                                                                                                                      | xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                   |             8.0 |
| xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                               |             4.0 |
| xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1]                                                               |             4.0 |
| xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/txoutclkmon |             8.0 |
| xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                             | xdma_0_i/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                    |          1000.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| xilinx_dma_pcie_ep                       |     1.237 |
|   dbg_hub                                |     0.002 |
|     inst                                 |     0.002 |
|       BSCANID.u_xsdbm_id                 |     0.002 |
|   mem_clk_inst                           |     0.105 |
|     inst                                 |     0.105 |
|       clkin1_ibufds                      |     0.054 |
|   multi_core_top_inst                    |     0.114 |
|     genblk1[0].cn_top_inst               |     0.113 |
|       cn_ml_inst                         |     0.032 |
|       cryptonightR_ram_inst_0            |     0.017 |
|       cryptonightR_ram_inst_1            |     0.017 |
|       cryptonightR_ram_inst_2            |     0.017 |
|       cryptonightR_ram_inst_3            |     0.018 |
|   u_ila_0                                |     0.014 |
|     inst                                 |     0.014 |
|       ila_core_inst                      |     0.014 |
|   xdma_0_i                               |     0.986 |
|     inst                                 |     0.986 |
|       pcie4_ip_i                         |     0.911 |
|       ram_top                            |     0.014 |
|       udma_wrapper                       |     0.061 |
|   xdma_app_i                             |     0.010 |
|     axi4_amm_bridge_dma_inst             |     0.001 |
|       inst                               |     0.001 |
|     axi_clock_converter_128D32AW_inst    |     0.006 |
|       inst                               |     0.006 |
|     axilite_clock_converter_32d32aw_inst |     0.001 |
|       inst                               |     0.001 |
+------------------------------------------+-----------+


