info x 83 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 selection
term mark 98 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 7 0 257 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 2 0 0 162 7 0 257 100 50 50 10 10 0 0 0 0 RSTInstd_logicRISING_EDGECLK
var add 3 0 0 162 7 0 257 100 50 50 10 10 0 0 0 0 ENInstd_logicRISING_EDGECLK
var add 4 0 0 162 7 0 257 100 50 50 10 10 0 0 0 0 DINInstd_logicRISING_EDGECLK
var add 5 0 0 162 7 0 257 100 50 50 10 10 0 0 0 0 ROTInstd_logicRISING_EDGECLK
var add 6 1 0 164 8 0 257 100 50 50 10 10 0 0 0 0 SELInstd_logic_vectorRISING_EDGECLK
var add 7 0 0 162 9 0 257 100 50 50 10 10 0 0 0 0 OUT1Outstd_logicRISING_EDGECLK
var add 8 0 0 162 9 0 257 100 50 50 10 10 0 0 0 0 OUT2Outstd_logicRISING_EDGECLK
var add 9 0 0 162 9 0 257 100 50 50 10 10 0 0 0 0 OUT3Outstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 85 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 96 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 6 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 6 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 6 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 6 16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 6 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 6 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 6 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 6 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 6 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 6 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 6 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 6 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 6 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 6 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 6 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 6 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 6 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 6 76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 01
cell fill 6 80 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10
cell fill 6 92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 6 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
cell fill 6 108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00
cell fill 6 116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11
time info 50 50 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 2672210626 30321836 0 0 0 0 0 0 0 0 0 0 0 0 0 select.vhd
utd true 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 170 11 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = select.vhd
Sun Sep 08 18:01:39 2013
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2.25000000000000
