// Seed: 1350156988
module module_0;
  assign id_1 = 1 ? 1 : id_1;
endmodule
module module_1 (
    input tri id_0
    , id_9,
    output uwire id_1,
    output logic id_2,
    inout wor id_3,
    output supply1 id_4,
    output tri id_5,
    input supply1 id_6,
    input tri0 id_7
);
  always_latch @(id_3 or id_3) if (id_3) id_2 <= 1;
  module_0 modCall_1 ();
  assign id_1 = 1;
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output uwire id_7
);
  assign #1 id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
