<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu11p-flga2577-1-e</Part>
        <TopModelName>weight_quant</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>2</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>64</Best-caseLatency>
            <Average-caseLatency>64</Average-caseLatency>
            <Worst-caseLatency>64</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.640 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.640 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.640 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>2</PipelineInitiationInterval>
            <PipelineDepth>65</PipelineDepth>
            <Interval-min>2</Interval-min>
            <Interval-max>2</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>Weight_quantization/src/weight_quant.cpp:10</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>25</DSP>
            <FF>4820</FF>
            <LUT>5019</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9216</DSP>
            <FF>2592000</FF>
            <LUT>1296000</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>weight_quant</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>weight_quant</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>weight_quant</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>weight_quant</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>weight_quant</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>weight_quant</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_address0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_ce0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_q0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_address1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_ce1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_q1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_address0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_ce0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_q0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_address1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_ce1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_q1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_address0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_ce0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_q0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_address1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_ce1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_q1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_0_address0</name>
            <Object>output_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_0_ce0</name>
            <Object>output_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_0_we0</name>
            <Object>output_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_0_d0</name>
            <Object>output_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_0_address1</name>
            <Object>output_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_0_ce1</name>
            <Object>output_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_0_we1</name>
            <Object>output_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_0_d1</name>
            <Object>output_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_1_address0</name>
            <Object>output_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_1_ce0</name>
            <Object>output_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_1_we0</name>
            <Object>output_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_1_d0</name>
            <Object>output_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_1_address1</name>
            <Object>output_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_1_ce1</name>
            <Object>output_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_1_we1</name>
            <Object>output_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_1_d1</name>
            <Object>output_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_2_address0</name>
            <Object>output_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_2_ce0</name>
            <Object>output_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_2_we0</name>
            <Object>output_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_2_d0</name>
            <Object>output_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_2_address1</name>
            <Object>output_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_2_ce1</name>
            <Object>output_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_2_we1</name>
            <Object>output_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_2_d1</name>
            <Object>output_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>weight_quant</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_generic_round_float_s_fu_288</InstName>
                    <ModuleName>generic_round_float_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>288</ID>
                    <BindInstances>data_fu_133_p2 mask_table_U one_half_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_round_float_s_fu_297</InstName>
                    <ModuleName>generic_round_float_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>297</ID>
                    <BindInstances>data_fu_133_p2 mask_table_U one_half_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_round_float_s_fu_306</InstName>
                    <ModuleName>generic_round_float_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>306</ID>
                    <BindInstances>data_fu_133_p2 mask_table_U one_half_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_round_float_s_fu_315</InstName>
                    <ModuleName>generic_round_float_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>315</ID>
                    <BindInstances>data_fu_133_p2 mask_table_U one_half_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_round_float_s_fu_324</InstName>
                    <ModuleName>generic_round_float_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>324</ID>
                    <BindInstances>data_fu_133_p2 mask_table_U one_half_table_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U4 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U5 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U6 fadd_32ns_32ns_32_3_full_dsp_1_U7 fadd_32ns_32ns_32_3_full_dsp_1_U7 fadd_32ns_32ns_32_3_full_dsp_1_U8 fdiv_32ns_32ns_32_7_no_dsp_1_U14 ddiv_64ns_64ns_64_13_no_dsp_1_U31 fmul_32ns_32ns_32_2_max_dsp_1_U9 fdiv_32ns_32ns_32_7_no_dsp_1_U15 fmul_32ns_32ns_32_2_max_dsp_1_U10 fdiv_32ns_32ns_32_7_no_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U11 fdiv_32ns_32ns_32_7_no_dsp_1_U17 fmul_32ns_32ns_32_2_max_dsp_1_U12 fdiv_32ns_32ns_32_7_no_dsp_1_U18 fmul_32ns_32ns_32_2_max_dsp_1_U13 fdiv_32ns_32ns_32_7_no_dsp_1_U14 fmul_32ns_32ns_32_2_max_dsp_1_U9 fdiv_32ns_32ns_32_7_no_dsp_1_U15 fmul_32ns_32ns_32_2_max_dsp_1_U10 fdiv_32ns_32ns_32_7_no_dsp_1_U16 fmul_32ns_32ns_32_2_max_dsp_1_U11 fdiv_32ns_32ns_32_7_no_dsp_1_U17 fmul_32ns_32ns_32_2_max_dsp_1_U12 fdiv_32ns_32ns_32_7_no_dsp_1_U18</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>generic_round_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.444</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:159</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>115</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>209</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="data_fu_133_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:182" STORAGESUBTYPE="" URAM="0" VARIABLE="data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="mask_table_U" SOURCE="" STORAGESIZE="23 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="mask_table"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="one_half_table_U" SOURCE="" STORAGESIZE="24 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="one_half_table"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>weight_quant</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>2</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>64</Best-caseLatency>
                    <Average-caseLatency>64</Average-caseLatency>
                    <Worst-caseLatency>64</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.640 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.640 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineDepth>65</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Weight_quantization/src/weight_quant.cpp:10</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>25</DSP>
                    <AVAIL_DSP>9216</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4820</FF>
                    <AVAIL_FF>2592000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5019</LUT>
                    <AVAIL_LUT>1296000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Weight_quantization/src/weight_quant.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U4" SOURCE="Weight_quantization/src/weight_quant.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Weight_quantization/src/weight_quant.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U5" SOURCE="Weight_quantization/src/weight_quant.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Weight_quantization/src/weight_quant.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U6" SOURCE="Weight_quantization/src/weight_quant.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U7" SOURCE="Weight_quantization/src/weight_quant.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U7" SOURCE="Weight_quantization/src/weight_quant.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U8" SOURCE="Weight_quantization/src/weight_quant.h:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_7_no_dsp_1_U14" SOURCE="Weight_quantization/src/weight_quant.h:17" STORAGESUBTYPE="" URAM="0" VARIABLE="mean"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="12" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_13_no_dsp_1_U31" SOURCE="Weight_quantization/src/weight_quant.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U9" SOURCE="Weight_quantization/src/weight_quant.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_7_no_dsp_1_U15" SOURCE="Weight_quantization/src/weight_quant.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="div1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U10" SOURCE="Weight_quantization/src/weight_quant.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_7_no_dsp_1_U16" SOURCE="Weight_quantization/src/weight_quant.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="div16_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U11" SOURCE="Weight_quantization/src/weight_quant.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_7_no_dsp_1_U17" SOURCE="Weight_quantization/src/weight_quant.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="div16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U12" SOURCE="Weight_quantization/src/weight_quant.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_7_no_dsp_1_U18" SOURCE="Weight_quantization/src/weight_quant.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="div16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U13" SOURCE="Weight_quantization/src/weight_quant.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_7_no_dsp_1_U14" SOURCE="Weight_quantization/src/weight_quant.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="div16_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U9" SOURCE="Weight_quantization/src/weight_quant.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_7_no_dsp_1_U15" SOURCE="Weight_quantization/src/weight_quant.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="div16_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U10" SOURCE="Weight_quantization/src/weight_quant.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_7_no_dsp_1_U16" SOURCE="Weight_quantization/src/weight_quant.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="div16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U11" SOURCE="Weight_quantization/src/weight_quant.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_7_no_dsp_1_U17" SOURCE="Weight_quantization/src/weight_quant.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="div16_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U12" SOURCE="Weight_quantization/src/weight_quant.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="p_x_assign_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_7_no_dsp_1_U18" SOURCE="Weight_quantization/src/weight_quant.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="div16_2_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_0_address0" name="input_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_0_ce0" name="input_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_q0" name="input_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_0_address1" name="input_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_0_ce1" name="input_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_q1" name="input_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1_address0" name="input_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_1_ce0" name="input_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_q0" name="input_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1_address1" name="input_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_1_ce1" name="input_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_q1" name="input_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_2_address0" name="input_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_2_ce0" name="input_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_q0" name="input_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_2_address1" name="input_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_2_ce1" name="input_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_q1" name="input_2_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_0_address0" name="output_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_0_ce0" name="output_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_0_we0" name="output_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_0_d0" name="output_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_0_address1" name="output_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_0_ce1" name="output_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_0_we1" name="output_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_0_d1" name="output_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_1_address0" name="output_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_1_ce0" name="output_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_1_we0" name="output_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_1_d0" name="output_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_1_address1" name="output_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_1_ce1" name="output_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_1_we1" name="output_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_1_d1" name="output_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_2_address0" name="output_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_2_ce0" name="output_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_2_we0" name="output_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_2_d0" name="output_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_2_address1" name="output_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_2_ce1" name="output_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_2_we1" name="output_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_2_d1" name="output_2_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="input_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="input_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="input_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="input_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="input_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="input_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="output_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="output_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="output_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="output_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="output_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="output_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="input_0_address0">out, 2</column>
                    <column name="input_0_address1">out, 2</column>
                    <column name="input_0_q0">in, 32</column>
                    <column name="input_0_q1">in, 32</column>
                    <column name="input_1_address0">out, 2</column>
                    <column name="input_1_address1">out, 2</column>
                    <column name="input_1_q0">in, 32</column>
                    <column name="input_1_q1">in, 32</column>
                    <column name="input_2_address0">out, 2</column>
                    <column name="input_2_address1">out, 2</column>
                    <column name="input_2_q0">in, 32</column>
                    <column name="input_2_q1">in, 32</column>
                    <column name="output_0_address0">out, 2</column>
                    <column name="output_0_address1">out, 2</column>
                    <column name="output_0_d0">out, 32</column>
                    <column name="output_0_d1">out, 32</column>
                    <column name="output_1_address0">out, 2</column>
                    <column name="output_1_address1">out, 2</column>
                    <column name="output_1_d0">out, 32</column>
                    <column name="output_1_d1">out, 32</column>
                    <column name="output_2_address0">out, 2</column>
                    <column name="output_2_address1">out, 2</column>
                    <column name="output_2_d0">out, 32</column>
                    <column name="output_2_d1">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, float*</column>
                    <column name="output">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_0_address0, port, offset</column>
                    <column name="input">input_0_ce0, port, </column>
                    <column name="input">input_0_q0, port, </column>
                    <column name="input">input_0_address1, port, offset</column>
                    <column name="input">input_0_ce1, port, </column>
                    <column name="input">input_0_q1, port, </column>
                    <column name="input">input_1_address0, port, offset</column>
                    <column name="input">input_1_ce0, port, </column>
                    <column name="input">input_1_q0, port, </column>
                    <column name="input">input_1_address1, port, offset</column>
                    <column name="input">input_1_ce1, port, </column>
                    <column name="input">input_1_q1, port, </column>
                    <column name="input">input_2_address0, port, offset</column>
                    <column name="input">input_2_ce0, port, </column>
                    <column name="input">input_2_q0, port, </column>
                    <column name="input">input_2_address1, port, offset</column>
                    <column name="input">input_2_ce1, port, </column>
                    <column name="input">input_2_q1, port, </column>
                    <column name="output">output_0_address0, port, offset</column>
                    <column name="output">output_0_ce0, port, </column>
                    <column name="output">output_0_we0, port, </column>
                    <column name="output">output_0_d0, port, </column>
                    <column name="output">output_0_address1, port, offset</column>
                    <column name="output">output_0_ce1, port, </column>
                    <column name="output">output_0_we1, port, </column>
                    <column name="output">output_0_d1, port, </column>
                    <column name="output">output_1_address0, port, offset</column>
                    <column name="output">output_1_ce0, port, </column>
                    <column name="output">output_1_we0, port, </column>
                    <column name="output">output_1_d0, port, </column>
                    <column name="output">output_1_address1, port, offset</column>
                    <column name="output">output_1_ce1, port, </column>
                    <column name="output">output_1_we1, port, </column>
                    <column name="output">output_1_d1, port, </column>
                    <column name="output">output_2_address0, port, offset</column>
                    <column name="output">output_2_ce0, port, </column>
                    <column name="output">output_2_we0, port, </column>
                    <column name="output">output_2_d0, port, </column>
                    <column name="output">output_2_address1, port, offset</column>
                    <column name="output">output_2_ce1, port, </column>
                    <column name="output">output_2_we1, port, </column>
                    <column name="output">output_2_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="Weight_quantization/src/weight_quant.cpp:8" status="valid" parentFunction="weight_quant" variable="input" isDirective="0" options="variable=input complete dim=2"/>
        <Pragma type="array_partition" location="Weight_quantization/src/weight_quant.cpp:9" status="valid" parentFunction="weight_quant" variable="output" isDirective="0" options="variable=output complete dim=2"/>
        <Pragma type="pipeline" location="Weight_quantization/src/weight_quant.cpp:10" status="valid" parentFunction="weight_quant" variable="" isDirective="0" options="II=2"/>
        <Pragma type="unroll" location="Weight_quantization/src/weight_quant.cpp:17" status="valid" parentFunction="weight_quant" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Weight_quantization/src/weight_quant.cpp:20" status="valid" parentFunction="weight_quant" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

