--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Timer.twx Timer.ncd -o Timer.twr Timer.pcf -ucf
TimerPin.ucf

Design file:              Timer.ncd
Physical constraint file: Timer.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock pause_SW to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
blink_dot   |        11.613(R)|      SLOW  |         6.608(R)|      FAST  |pause_SW_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock reset_SW to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A_7         |        11.726(R)|      SLOW  |         6.209(R)|      FAST  |XLXN_123          |   0.000|
            |        12.467(F)|      SLOW  |         6.883(F)|      FAST  |XLXI_35/XLXN_2    |   0.000|
            |        12.036(F)|      SLOW  |         6.481(F)|      FAST  |XLXI_42/XLXN_2    |   0.000|
B_7         |        11.900(R)|      SLOW  |         6.558(R)|      FAST  |XLXN_123          |   0.000|
            |        12.797(F)|      SLOW  |         7.232(F)|      FAST  |XLXI_35/XLXN_2    |   0.000|
            |        12.210(F)|      SLOW  |         6.782(F)|      FAST  |XLXI_42/XLXN_2    |   0.000|
C_7         |        11.810(R)|      SLOW  |         6.462(R)|      FAST  |XLXN_123          |   0.000|
            |        12.895(F)|      SLOW  |         7.136(F)|      FAST  |XLXI_35/XLXN_2    |   0.000|
            |        12.028(F)|      SLOW  |         6.842(F)|      FAST  |XLXI_42/XLXN_2    |   0.000|
D_7         |        11.486(R)|      SLOW  |         6.250(R)|      FAST  |XLXN_123          |   0.000|
            |        12.340(F)|      SLOW  |         6.915(F)|      FAST  |XLXI_35/XLXN_2    |   0.000|
            |        11.729(F)|      SLOW  |         6.394(F)|      FAST  |XLXI_42/XLXN_2    |   0.000|
E_7         |        11.931(R)|      SLOW  |         6.271(R)|      FAST  |XLXN_123          |   0.000|
            |        13.016(F)|      SLOW  |         6.945(F)|      FAST  |XLXI_35/XLXN_2    |   0.000|
            |        11.994(F)|      SLOW  |         6.705(F)|      FAST  |XLXI_42/XLXN_2    |   0.000|
F_7         |        11.722(R)|      SLOW  |         6.344(R)|      FAST  |XLXN_123          |   0.000|
            |        12.374(F)|      SLOW  |         7.101(F)|      FAST  |XLXI_35/XLXN_2    |   0.000|
            |        11.785(F)|      SLOW  |         6.456(F)|      FAST  |XLXI_42/XLXN_2    |   0.000|
G_7         |        11.561(R)|      SLOW  |         6.312(R)|      FAST  |XLXN_123          |   0.000|
            |        12.353(F)|      SLOW  |         6.884(F)|      FAST  |XLXI_35/XLXN_2    |   0.000|
            |        11.871(F)|      SLOW  |         6.378(F)|      FAST  |XLXI_42/XLXN_2    |   0.000|
blink_dot   |        10.940(R)|      SLOW  |         6.203(R)|      FAST  |XLXI_40/XLXN_11   |   0.000|
            |        11.341(R)|      SLOW  |         6.564(R)|      FAST  |XLXN_123          |   0.000|
com0        |        10.685(R)|      SLOW  |         6.224(R)|      FAST  |XLXN_123          |   0.000|
com1        |        10.570(R)|      SLOW  |         6.155(R)|      FAST  |XLXN_123          |   0.000|
com2        |        10.433(R)|      SLOW  |         6.034(R)|      FAST  |XLXN_123          |   0.000|
com3        |        10.399(R)|      SLOW  |         5.962(R)|      FAST  |XLXN_123          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_20MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_20MHz      |    1.428|         |         |    1.360|
pause_SW       |    6.747|         |    6.991|         |
reset_SW       |    2.015|    2.015|    2.259|    2.259|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pause_SW
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pause_SW       |    0.935|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_SW
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pause_SW       |    8.222|         |    4.438|         |
reset_SW       |    1.478|   -0.197|   -0.277|    2.522|
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 29 01:33:36 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



