/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dmisc.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 9/14/09 4:19p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Sep 11 19:43:17 2009
 *                 MD5 Checksum         957f01e03a68c1766fd2e8ad6484f5f9
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7468/rdb/a0/bchp_dmisc.h $
 * 
 * Hydra_Software_Devel/1   9/14/09 4:19p albertl
 * SW7468-3: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DMISC_H__
#define BCHP_DMISC_H__

/***************************************************************************
 *DMISC - BVN MAD Top Misc Registers
 ***************************************************************************/
#define BCHP_DMISC_SOFT_RESET                    0x00468000 /* BVN Middle Soft Reset */
#define BCHP_DMISC_BVND_MAD_0_CLOCK_CTRL         0x00468010 /* BVN MAD_TOP MAD_0 clock control register */
#define BCHP_DMISC_SCRATCH_0                     0x00468014 /* Scratch Register */

/***************************************************************************
 *SOFT_RESET - BVN Middle Soft Reset
 ***************************************************************************/
/* DMISC :: SOFT_RESET :: reserved0 [31:02] */
#define BCHP_DMISC_SOFT_RESET_reserved0_MASK                       0xfffffffc
#define BCHP_DMISC_SOFT_RESET_reserved0_SHIFT                      2

/* DMISC :: SOFT_RESET :: HSCL [01:01] */
#define BCHP_DMISC_SOFT_RESET_HSCL_MASK                            0x00000002
#define BCHP_DMISC_SOFT_RESET_HSCL_SHIFT                           1

/* DMISC :: SOFT_RESET :: MAD_0 [00:00] */
#define BCHP_DMISC_SOFT_RESET_MAD_0_MASK                           0x00000001
#define BCHP_DMISC_SOFT_RESET_MAD_0_SHIFT                          0

/***************************************************************************
 *BVND_MAD_0_CLOCK_CTRL - BVN MAD_TOP MAD_0 clock control register
 ***************************************************************************/
/* DMISC :: BVND_MAD_0_CLOCK_CTRL :: reserved0 [31:01] */
#define BCHP_DMISC_BVND_MAD_0_CLOCK_CTRL_reserved0_MASK            0xfffffffe
#define BCHP_DMISC_BVND_MAD_0_CLOCK_CTRL_reserved0_SHIFT           1

/* DMISC :: BVND_MAD_0_CLOCK_CTRL :: CLK_FREE_RUN_MODE [00:00] */
#define BCHP_DMISC_BVND_MAD_0_CLOCK_CTRL_CLK_FREE_RUN_MODE_MASK    0x00000001
#define BCHP_DMISC_BVND_MAD_0_CLOCK_CTRL_CLK_FREE_RUN_MODE_SHIFT   0

/***************************************************************************
 *SCRATCH_0 - Scratch Register
 ***************************************************************************/
/* DMISC :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_DMISC_SCRATCH_0_VALUE_MASK                            0xffffffff
#define BCHP_DMISC_SCRATCH_0_VALUE_SHIFT                           0

#endif /* #ifndef BCHP_DMISC_H__ */

/* End of File */
