Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:53:45
gem5 executing on mnemosyne.ecn.purdue.edu, pid 17612
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/streamcluster/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dd0fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dd13ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dd20ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dd29ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dd32ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dcbbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dcc4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dcceef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dcd7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dcdfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dce9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dcf1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc7aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc83ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc8cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc96ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc9fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dca8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dcb0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc3bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc43ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc4def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc55ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc5fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc68ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc71ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dbfaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc02ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc0cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc15ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc1fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc28ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dc32ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dbbaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dbc3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dbccef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dbd4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dbdeef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dbe6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dbf0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dbf8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db82ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db8aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db95ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db9eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dba8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dbb1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dbb9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db44ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db4cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db56ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db5eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db67ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db70ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db79ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db03ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db0cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db16ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db1eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db27ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db2fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699db38ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dac1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f699dacaef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699dad3be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699dadb668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699dae50f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699dae5b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699daed5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699daf7048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699daf7a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da7f518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da7ff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da879e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da91470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da91eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da99940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699daa33c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699daa3e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699daac898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699dab4320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699dab4d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da3e7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da47278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da47cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da51748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da5a1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da5ac18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da626a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da6c128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da6cb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da745f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9fd080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9fdac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da07550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da07f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da0fa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da194a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da19ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da22978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da29400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da29e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699da338d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9bc358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9bcda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9c5828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9d02b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9d0cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9d7780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9e1208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9e1c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9e96d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9f2160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9f2ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d97b630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9830b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d983b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d98b588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d98bfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d996a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d99e4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d99ef28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9a89b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9b2438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d9b2e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d93a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d943390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f699d943dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d94b748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d94b978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d94bba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d94bdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d957048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d957278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d9574a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d9576d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d957908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d957b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d957d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d957f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d961208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d961438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d961668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d961898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d961ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d961cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d961f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d96d198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d96d3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d96d5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d96d828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d96da58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d96dc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d96deb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d979128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d979358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d979588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d9797b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d9799e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f699d979c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f699d8dd5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f699d8ddc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_streamcluster
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster/cpt.641315695553500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster/cpt.641315695553500
Real time: 194.89s
Total real time: 194.89s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/streamcluster/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315695553500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315696145581.  Starting simulation...
Exiting @ tick 641315696145581 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.315696145581  simulated seconds
Real time: 0.58s
Total real time: 195.47s
Dumping and resetting stats...
Switched CPUS @ tick 641315696145581
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315696196603.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641315703853322 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.315703853322  simulated seconds
Real time: 4.07s
Total real time: 205.84s
Dumping and resetting stats...
Done with simulation! Completely exiting...
