module load vcs/2023.12-SP2-1 || true
vcs -sverilog -full64 -timescale=1ns/1ps +incdir+verilog +incdir+test -Mdir=build/csrc -o build/simv_cpu -debug_access+all +v2k verilog/cpu.sv verilog/regfile.sv verilog/adder.sv verilog/mult.sv verilog/ntt_full.sv verilog/ntt_butterfly.sv test/cpu_test.sv
                         Chronologic VCS (TM)
        Version X-2025.06-1_Full64 -- Sat Dec  6 20:09:10 2025

                    Copyright (c) 1991 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'verilog/cpu.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'verilog/cpu.sv'.
Parsing design file 'verilog/regfile.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'verilog/regfile.sv'.
Parsing design file 'verilog/adder.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'verilog/adder.sv'.
Parsing design file 'verilog/mult.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'verilog/mult.sv'.
Parsing design file 'verilog/ntt_full.sv'
Parsing design file 'verilog/ntt_butterfly.sv'
Parsing design file 'test/cpu_test.sv'
Parsing included file 'verilog/types.svh'.
Back to file 'test/cpu_test.sv'.
Top Level Modules:
       tb_cpu
TimeScale is 1 ns / 1 ps

Warning-[ECS] Empty case statement
verilog/cpu.sv, 483
  Following case statement's body is empty.
  Source info: case (stage)
  endcase
  

Starting vcs inline pass...
5 modules and 0 UDP read.
recompiling module regfile
recompiling module adder
recompiling module mult
recompiling module ntt_block_radix2_pipelined
recompiling module tb_cpu
All of 5 modules done
make[1]: Entering directory '/home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/csrc'
make[1]: Leaving directory '/home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/csrc'
make[1]: Entering directory '/home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x /home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/simv_cpu ]; then chmod a-x /home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/simv_cpu; fi
g++  -o /home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/simv_cpu      -rdynamic  -Wl,-rpath='$ORIGIN'/simv_cpu.daidir -Wl,-rpath=./simv_cpu.daidir -Wl,-rpath=/usr/caen/vcs-2025.06-1/linux64/lib -L/usr/caen/vcs-2025.06-1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o  _1151924_archive_1.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs      -lvcsnew -ldistsimclient -lsimprofile -luclinative /usr/caen/vcs-2025.06-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       _vcs_pli_stub_.o   /usr/caen/vcs-2025.06-1/linux64/lib/vcs_save_restore_new.o /usr/caen/verdi-2025.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
/home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/simv_cpu up to date
make[1]: Leaving directory '/home/virajsh/Desktop/598_FHE_Research_Project/rtl/build/csrc'
CPU time: 32.942 seconds to compile + .808 seconds to elab + .727 seconds to link
build/simv_cpu
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2025
Contains Synopsys proprietary information.
Compiler version X-2025.06-1_Full64; Runtime version X-2025.06-1_Full64;  Dec  6 20:09 2025
Stage:  x, Operation: 0, Done: x
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
==== Starting CPU Testbench ====

Register file preloaded:
  REG[0] (CT1.A): sample value = 5
  REG[1] (CT1.B): sample value = 10
  REG[2] (CT2.A): sample value = 7
  REG[3] (CT2.B): sample value = 3
  REG[4] (PT):    sample value = 4

==== TEST 1: CT-CT ADD ====
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 1, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          5, Op_b:          7, Op_c:         10, Op_d:          3
Fu_1:         12, Fu_2:         13
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 1
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
[PASS] CT-CT ADD test passed!

  Result A[0][0] = 12 (expected 12)
  Result B[0][0] = 13 (expected 13)

==== TEST 2: CT-PT ADD ====
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 2, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          5, Op_b:          0, Op_c:         10, Op_d:          4
Fu_1:          5, Fu_2:         14
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 1
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
[PASS] CT-PT ADD test passed!

  Result A[0][0] = 5 (expected 5 - passthrough)
  Result B[0][0] = 14 (expected 14)

==== TEST 3: CT-PT MUL ====
[T3] Issued CT-PT MUL: idx1_a=0 idx1_b=1 idx2_b(PT)=4 out_a=9 out_b=10
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 3, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  1, Operation: 0, Done: 0
Op_a:          5, Op_b:          1, Op_c:          4, Op_d:          1
Fu_1:          5, Fu_2:          4
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:          5, Op_b:          0, Op_c:          4, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         63, Fu_2:        126
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:         63, Op_b:          0, Op_c:        126, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         63, Fu_2:        126
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:         63, Op_b:          0, Op_c:        126, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         63, Fu_2:        256
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  2, Operation: 0, Done: 0
Op_a:         63, Op_b:          0, Op_c:        256, Op_d:          0
Fu_1:         63, Fu_2:        256
NTT_1_Valid: 1, NTT_2_Valid: 1
Stage:  3, Operation: 0, Done: 0
Op_a:         63, Op_b:        256, Op_c:          0, Op_d:          0
Fu_1:        194, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:        194, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         63, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:         63, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         63, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:         63, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         63, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:         63, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         63, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  4, Operation: 0, Done: 0
Op_a:         63, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         53, Fu_2:          0
NTT_1_Valid: 1, NTT_2_Valid: 0
Stage:  5, Operation: 0, Done: 0
Op_a:         53, Op_b:        253, Op_c:          0, Op_d:          0
Fu_1:         45, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  6, Operation: 0, Done: 0
Op_a:         10, Op_b:          1, Op_c:          4, Op_d:          1
Fu_1:         10, Fu_2:          4
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:         10, Op_b:          0, Op_c:          4, Op_d:          0
Fu_1:        177, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:        177, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        177, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:        177, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        177, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:        177, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        177, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:        177, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         80, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:         80, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        126, Fu_2:        256
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  7, Operation: 0, Done: 0
Op_a:        126, Op_b:          0, Op_c:        256, Op_d:          0
Fu_1:        126, Fu_2:        256
NTT_1_Valid: 1, NTT_2_Valid: 1
Stage:  8, Operation: 0, Done: 0
Op_a:        126, Op_b:        256, Op_c:          0, Op_d:          0
Fu_1:        131, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:        131, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        177, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:        177, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        177, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:        177, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        177, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:        177, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:         51, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:         51, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        126, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:        126, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        126, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  9, Operation: 0, Done: 0
Op_a:        126, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:        106, Fu_2:          0
NTT_1_Valid: 1, NTT_2_Valid: 0
Stage: 10, Operation: 0, Done: 0
Op_a:        106, Op_b:        253, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:         90
NTT_1_Valid: 0, NTT_2_Valid: 0
[DONE] CT-PT MUL completed at 765000  (stage=0)

Stage:  0, Operation: 0, Done: 1
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
[FAIL] CT-PT MUL (A) mismatch at slot=0, prime=0. Act: 45, Exp: 20
[FAIL] CT-PT MUL (A) mismatch at slot=0, prime=1. Act: 2147482537, Exp: 20
[FAIL] CT-PT MUL (A) mismatch at slot=0, prime=2. Act: 2147482921, Exp: 20
[FAIL] CT-PT MUL (A) mismatch at slot=0, prime=3. Act: 2147483689, Exp: 20
[FAIL] CT-PT MUL (A) mismatch at slot=0, prime=4. Act: 2147483817, Exp: 20
[FAIL] CT-PT MUL (A) had 704 total mismatches (only first 5 shown)
[FAIL] CT-PT MUL (B) mismatch at slot=0, prime=0. Act: 90, Exp: 40
[FAIL] CT-PT MUL (B) mismatch at slot=0, prime=1. Act: 2147481297, Exp: 40
[FAIL] CT-PT MUL (B) mismatch at slot=0, prime=2. Act: 2147481681, Exp: 40
[FAIL] CT-PT MUL (B) mismatch at slot=0, prime=3. Act: 2147482449, Exp: 40
[FAIL] CT-PT MUL (B) mismatch at slot=0, prime=4. Act: 2147482577, Exp: 40
[FAIL] CT-PT MUL (B) had 704 total mismatches (only first 5 shown)
[FAIL] CT-PT MUL test failed!

==== TESTBENCH FINISHED ====
All tests completed.

Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
Stage:  0, Operation: 0, Done: 0
Op_a:          0, Op_b:          0, Op_c:          0, Op_d:          0
Fu_1:          0, Fu_2:          0
NTT_1_Valid: 0, NTT_2_Valid: 0
$finish called from file "test/cpu_test.sv", line 337.
$finish at simulation time               875000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 875000 ps
CPU Time:      0.740 seconds;       Data structure size:  10.4Mb
Sat Dec  6 20:09:52 2025
