{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510187504104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510187504104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 19:31:43 2017 " "Processing started: Wed Nov 08 19:31:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510187504104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510187504104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510187504104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1510187504431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alukernal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alukernal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUKernel-arch " "Found design unit 1: ALUKernel-arch" {  } { { "ALUKernal.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/ALUKernal.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504915 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUKernel " "Found entity 1: ALUKernel" {  } { { "ALUKernal.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/ALUKernal.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510187504915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch " "Found design unit 1: ALU-arch" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullalu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fullalu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullALU " "Found entity 1: FullALU" {  } { { "FullALU.bdf" "" { Schematic "C:/altera/13.0sp1/ALU Kevin Patrick/FullALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriState4Bit-behav " "Found design unit 1: TriState4Bit-behav" {  } { { "TriState16Bit.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/TriState16Bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriState4Bit " "Found entity 1: TriState4Bit" {  } { { "TriState16Bit.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/TriState16Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16-bit register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 16-bit register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16Bit-behavior " "Found design unit 1: Register16Bit-behavior" {  } { { "16-Bit Register.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/16-Bit Register.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16Bit " "Found entity 1: Register16Bit" {  } { { "16-Bit Register.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/16-Bit Register.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to1mux16bit.vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2to1mux16bit.vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX21_16bit-behavior " "Found design unit 1: MUX21_16bit-behavior" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX21_16bit " "Found entity 1: MUX21_16bit" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510187504930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placesplitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file placesplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 placesplitter-behav " "Found design unit 1: placesplitter-behav" {  } { { "Placesplitter.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/Placesplitter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504946 ""} { "Info" "ISGN_ENTITY_NAME" "1 placesplitter " "Found entity 1: placesplitter" {  } { { "Placesplitter.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/Placesplitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510187504946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sevensegmentdisplay-behav_display " "Found design unit 1: Sevensegmentdisplay-behav_display" {  } { { "Sevensegmentdisplay.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/Sevensegmentdisplay.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504946 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sevensegmentdisplay " "Found entity 1: Sevensegmentdisplay" {  } { { "Sevensegmentdisplay.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/Sevensegmentdisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510187504946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510187504946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FullALU " "Elaborating entity \"FullALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510187504977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst8 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst8\"" {  } { { "FullALU.bdf" "inst8" { Schematic "C:/altera/13.0sp1/ALU Kevin Patrick/FullALU.bdf" { { 128 1128 1328 304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510187504977 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S11 ALU.vhd(56) " "VHDL Signal Declaration warning at ALU.vhd(56): used implicit default value for signal \"S11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/ALU.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1510187504977 "|FullALU|ALU:inst5465"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16Bit ALU:inst8\|Register16Bit:AX0 " "Elaborating entity \"Register16Bit\" for hierarchy \"ALU:inst8\|Register16Bit:AX0\"" {  } { { "ALU.vhd" "AX0" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/ALU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510187504993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21_16bit ALU:inst8\|MUX21_16bit:MX0 " "Elaborating entity \"MUX21_16bit\" for hierarchy \"ALU:inst8\|MUX21_16bit:MX0\"" {  } { { "ALU.vhd" "MX0" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/ALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510187504993 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MUX21Out 2to1MUX16bit.vhd.vhd(14) " "VHDL Process Statement warning at 2to1MUX16bit.vhd.vhd(14): inferring latch(es) for signal or variable \"MUX21Out\", which holds its previous value in one or more paths through the process" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[0\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[0\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[1\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[1\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[2\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[2\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[3\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[3\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[4\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[4\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[5\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[5\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[6\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[6\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[7\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[7\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[8\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[8\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[9\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[9\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[10\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[10\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[11\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[11\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[12\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[12\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[13\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[13\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[14\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[14\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MUX21Out\[15\] 2to1MUX16bit.vhd.vhd(14) " "Inferred latch for \"MUX21Out\[15\]\" at 2to1MUX16bit.vhd.vhd(14)" {  } { { "2to1MUX16bit.vhd.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/2to1MUX16bit.vhd.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510187504993 "|FullALU|ALU:inst5465|MUX21_16bit:MX0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriState4Bit ALU:inst8\|TriState4Bit:TSBE0 " "Elaborating entity \"TriState4Bit\" for hierarchy \"ALU:inst8\|TriState4Bit:TSBE0\"" {  } { { "ALU.vhd" "TSBE0" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/ALU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510187504993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUKernel ALU:inst8\|ALUKernel:ALUK " "Elaborating entity \"ALUKernel\" for hierarchy \"ALU:inst8\|ALUKernel:ALUK\"" {  } { { "ALU.vhd" "ALUK" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/ALU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510187505008 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "18 16 ALUKernal.vhd(28) " "VHDL expression error at ALUKernal.vhd(28): expression has 18 elements, but must have 16 elements" {  } { { "ALUKernal.vhd" "" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/ALUKernal.vhd" 28 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1510187505008 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALU:inst8\|ALUKernel:ALUK " "Can't elaborate user hierarchy \"ALU:inst8\|ALUKernel:ALUK\"" {  } { { "ALU.vhd" "ALUK" { Text "C:/altera/13.0sp1/ALU Kevin Patrick/ALU.vhd" 80 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510187505008 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510187505133 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 08 19:31:45 2017 " "Processing ended: Wed Nov 08 19:31:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510187505133 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510187505133 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510187505133 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510187505133 ""}
