# Hey there! ğŸ‘‹ I'm Cheuk Chow  

ğŸ’» 3rd-year Computer Engineering student @ York University  
ğŸ”¹ Passionate about **hardware acceleration, embedded systems, and C++/Verilog development**  
ğŸ”¹ Actively seeking **Winter 2026 Co-op roles in FPGA, SoC, Embedded Systems, and Computer Architecture**  

---

## ğŸ”§ About Me
- 3rd-year **Computer Engineering** student specializing in **digital logic, FPGA design, and embedded programming**  
- Experienced in **C++ systems programming, RTL design, and hardware/software integration**  
- Strong interest in **RISC architectures, high-performance data acquisition, and low-latency compute pipelines**  
- Toolchain experience across **Quartus, Vivado, ModelSim, Yocto, and embedded Linux**  

---

## âš¡ Tech Stack  

**Languages**  
C++ â€¢ Verilog â€¢ SystemVerilog â€¢ VHDL â€¢ Java â€¢ Python â€¢ MATLAB  

**Hardware / Embedded Tools**  
Quartus â€¢ Vivado â€¢ ModelSim â€¢ Yocto â€¢ Arduino â€¢ ARM Cortex â€¢ FPGA (Intel & Xilinx)  

**Frameworks / Libraries**  
SystemC â€¢ FreeRTOS â€¢ TensorFlow Lite (embedded AI)  

**Platforms & Protocols**  
Linux â€¢ Git â€¢ Docker â€¢ UART â€¢ SPI â€¢ IÂ²C â€¢ GPIO  

---

## ğŸ–¥ï¸ Featured Hardware Projects  

### ğŸ”¹ [FPGA High-Speed Data Acquisition](https://github.com/Real-Chuck-Keith-Chow/fpga-highspeed-data-acquisition)  
**Tech:** Verilog, SPI, UART, ADS8881, Xilinx Artix-7  
- Designed an **FPGA-based ADC interface** achieving **<2Âµs latency** for real-time sensor streaming.  
- Implemented a **Verilog SPI + UART bridge** for deterministic high-speed transfer.  
- Validated performance via **ModelSim testbenches + Saleae Logic Analyzer captures**.  

---

### ğŸ”¹ [RISC-V Core Optimization & Fault Detection](https://github.com/Real-Chuck-Keith-Chow/RISC-V-Core-Optimization-with-Embedded-Fault-Detection-Module)  
**Tech:** Verilog, SystemVerilog, Quartus  
- Built a **5-stage pipelined RISC-V processor** with **hazard detection, forwarding, and fault-tolerant modules**.  
- Integrated **embedded error detection** to improve reliability under hardware faults.  
- Explored **branch prediction, cache mapping, and pipeline optimization** for performance.  

---

### ğŸ”¹ [PiRTOS â€” Real-Time Sensor Hub](https://github.com/Real-Chuck-Keith-Chow/PiRTOS-Real-Time-Sensor-Hub-with-Custom-Kernel-Driver-Yocto-Build)  
**Tech:** C++, Yocto, Linux Kernel Module, IÂ²C, GPIO, ARM  
- Developed a **real-time IoT sensor hub** running on a Raspberry Pi with a **custom kernel driver**.  
- Implemented **interrupt-driven concurrency** in C++ for precise multi-sensor data capture.  
- Built on **Yocto Linux**, enabling modular system configuration and reproducible builds.  

---

## ğŸ“¡ Other Projects (Software-Lean)  
- **Vektor Lab (Physics Engine)** â€“ Interactive gamified platform showcasing **simulation & visualization** of physics concepts.  
- **8-Bit Wrestling Game (Java)** â€“ Retro-style fighting game demonstrating **OOP, event-driven design, and collision detection**.  

---

## ğŸŒ Connect With Me  
[LinkedIn](https://www.linkedin.com/in/cheuk-chow-677912326/) â€¢ [GitHub](https://github.com/Real-Chuck-Keith-Chow) â€¢ [Portfolio](#)  
