{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.87038",
   "Default View_TopLeft":"-173,-38",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_PL_CLK_100MHz -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port port-id_AD9361_TX_FRAME -pg 1 -lvl 5 -x 1680 -y 50 -defaultsOSRD
preplace port port-id_AD9361_FBCLK -pg 1 -lvl 5 -x 1680 -y 20 -defaultsOSRD
preplace port port-id_AD9361_DATACLK -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_AD9361_RX_FRAME -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_GPIO_TH1 -pg 1 -lvl 5 -x 1680 -y 760 -defaultsOSRD
preplace port port-id_GPIO_TH2 -pg 1 -lvl 5 -x 1680 -y 110 -defaultsOSRD
preplace port port-id_GPIO_TH3 -pg 1 -lvl 5 -x 1680 -y 730 -defaultsOSRD
preplace portBus AD9361_P1_D -pg 1 -lvl 5 -x 1680 -y 80 -defaultsOSRD
preplace portBus AD9361_P0_D -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace inst RF_Data_Converter -pg 1 -lvl 3 -x 940 -y 330 -defaultsOSRD
preplace inst Rx -pg 1 -lvl 4 -x 1440 -y 260 -defaultsOSRD
preplace inst Clock_Gen -pg 1 -lvl 1 -x 160 -y 380 -defaultsOSRD
preplace inst Tx -pg 1 -lvl 2 -x 550 -y 560 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 3 -x 940 -y 660 -defaultsOSRD -orient R270
preplace inst Const_Config -pg 1 -lvl 1 -x 160 -y 630 -defaultsOSRD
preplace netloc AD9361_1RT_FDD_0_AD9361_FBCLK 1 3 2 1170J 20 NJ
preplace netloc AD9361_1RT_FDD_0_AD9361_P1_D 1 3 2 1150J 80 NJ
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_CLK 1 2 2 730 740 1140
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_I 1 3 1 1250 160n
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_Q 1 3 1 1270 180n
preplace netloc AD9361_1RT_FDD_0_AD9361_TX_FRAME 1 3 2 1180J 50 NJ
preplace netloc AD9361_DATACLK_1 1 0 3 NJ 200 NJ 200 690
preplace netloc AD9361_P0_D_1 1 0 3 NJ 90 NJ 90 740
preplace netloc AD9361_RX_FRAME_1 1 0 3 NJ 120 NJ 120 720
preplace netloc Clock_Gen_clk1M024 1 1 1 370 370n
preplace netloc Clock_Gen_interconnect_aresetn 1 1 1 360 390n
preplace netloc Clock_Gen_rst_32M768 1 1 3 300 130 730J 150 1260J
preplace netloc Const_Config_RX_BD_WINDOW 1 1 3 380 160 NJ 160 1190J
preplace netloc Const_Config_RX_PD_WINDOW 1 1 3 340 100 NJ 100 1220J
preplace netloc Const_Config_RX_SD_THRESHOLD 1 1 3 320 110 NJ 110 1240J
preplace netloc DELAY_CNT_1 1 1 1 N 560
preplace netloc Div_clk32M768_0_clk16M384 1 1 3 400 140 NJ 140 NJ
preplace netloc FEEDBACK_SHIFT_1 1 1 3 310 170 NJ 170 1230J
preplace netloc GARDNER_SHIFT_1 1 1 3 350 180 NJ 180 1200J
preplace netloc PL_CLK_100MHz_1 1 0 1 N 380
preplace netloc PSK_Mod_0_out_I 1 2 1 700 350n
preplace netloc PSK_Mod_0_out_Q 1 2 1 720 370n
preplace netloc RX_SD_WINDOW_1 1 1 3 390 190 NJ 190 1160J
preplace netloc Rx_BPSK 1 3 2 N 520 1660
preplace netloc Rx_I_1M 1 3 2 N 480 1620
preplace netloc Rx_I_data 1 3 2 N 500 1640
preplace netloc Rx_NCO_cos 1 3 2 N 460 1610
preplace netloc Rx_QPSK 1 3 2 N 510 1650
preplace netloc Rx_Q_1M 1 3 2 N 470 1600
preplace netloc Rx_Q_data 1 3 2 N 490 1630
preplace netloc Tx_Tx_1bit 1 2 3 690J 760 NJ 760 N
preplace netloc Tx_out_bits 1 2 1 NJ 580
preplace netloc Tx_out_vld 1 2 1 690J 560n
preplace netloc clk_2M048_1 1 1 4 330 750 N 750 N 750 1630
preplace netloc clk_32M768_1 1 1 3 N 430 680J 450N 1280J
preplace netloc clk_wiz_128M_clk_200M 1 1 2 NJ 310 680
preplace netloc proc_sys_reset_16M384_mb_reset 1 1 3 420 210 700J 200 NJ
preplace netloc xlconstant_MODE_CTRL_dout 1 1 3 410 220 710J 210 1210J
levelinfo -pg 1 0 160 550 940 1440 1680
pagesize -pg 1 -db -bbox -sgen -180 0 1860 780
"
}
0
