<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FW301 Power Service Board Firmware Documentation: C:/Users/marco/Documents/Data/Progetti-GIT/FW/fw_pcb301/firmware/src/packs/ATSAME51J20A_DFP/instance/oscctrl.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FW301 Power Service Board Firmware Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('instance_2oscctrl_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">oscctrl.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="instance_2oscctrl_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6b091a460ff8e077c91ff128794064fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a6b091a460ff8e077c91ff128794064fc">OSCCTRL_DFLLS_NUM</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Number of DFLLs */</td></tr>
<tr class="memdesc:a6b091a460ff8e077c91ff128794064fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instance header file for ATSAME51N20A.  <a href="instance_2oscctrl_8h.html#a6b091a460ff8e077c91ff128794064fc">More...</a><br /></td></tr>
<tr class="separator:a6b091a460ff8e077c91ff128794064fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092108095a01e6d6bcd2a386c70b975f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a092108095a01e6d6bcd2a386c70b975f">OSCCTRL_DFLL_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* DFLL implemented */</td></tr>
<tr class="separator:a092108095a01e6d6bcd2a386c70b975f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e33df0a98923c844dcd088784faede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a52e33df0a98923c844dcd088784faede">OSCCTRL_DFLL48M_BIASTESTPT_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* DFLL48M bias test mode implemented */</td></tr>
<tr class="separator:a52e33df0a98923c844dcd088784faede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91131f9adc6658a6149d264e592b2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#ad91131f9adc6658a6149d264e592b2d5">OSCCTRL_DFLL48M_CDACSTEPSIZE_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Size COARSE DAC STEP */</td></tr>
<tr class="separator:ad91131f9adc6658a6149d264e592b2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862c9afa59bae58848d26117b148dee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a862c9afa59bae58848d26117b148dee8">OSCCTRL_DFLL48M_COARSE_RESET_VALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(32)   /* DFLL48M Frequency Coarse Reset Value (Before Calibration) */</td></tr>
<tr class="separator:a862c9afa59bae58848d26117b148dee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f2e808c9fcae29eba9cf61bca901ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#ae0f2e808c9fcae29eba9cf61bca901ca">OSCCTRL_DFLL48M_COARSE_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(6)    /* Size COARSE CALIBRATION */</td></tr>
<tr class="separator:ae0f2e808c9fcae29eba9cf61bca901ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b0d47c5dcad9fc79694c1ab8c986c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#ad4b0d47c5dcad9fc79694c1ab8c986c4">OSCCTRL_DFLL48M_ENABLE_RESET_VALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Run oscillator at reset */</td></tr>
<tr class="separator:ad4b0d47c5dcad9fc79694c1ab8c986c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7825855005f1199ceab27e03136c77a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a7825855005f1199ceab27e03136c77a0">OSCCTRL_DFLL48M_FDACSTEPSIZE_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Size FINE DAC STEP */</td></tr>
<tr class="separator:a7825855005f1199ceab27e03136c77a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572a2d1803bd51a0a5938a9e667f78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a572a2d1803bd51a0a5938a9e667f78b2">OSCCTRL_DFLL48M_FINE_RESET_VALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(128)  /* DFLL48M Frequency Fine Reset Value (Before Calibration) */</td></tr>
<tr class="separator:a572a2d1803bd51a0a5938a9e667f78b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a5db4cbdd28f8d4370cb5b4a9aa28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#ad9a5db4cbdd28f8d4370cb5b4a9aa28c">OSCCTRL_DFLL48M_FINE_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(8)    /* Size FINE CALIBRATION */</td></tr>
<tr class="separator:ad9a5db4cbdd28f8d4370cb5b4a9aa28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52753e431d0a886648787d2a8bd92d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a52753e431d0a886648787d2a8bd92d63">OSCCTRL_DFLL48M_ONDEMAND_RESET_VALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Run oscillator always or only when requested */</td></tr>
<tr class="separator:a52753e431d0a886648787d2a8bd92d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3a79aa36c660330d84be91fd063f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a7a3a79aa36c660330d84be91fd063f22">OSCCTRL_DFLL48M_RUNSTDBY_RESET_VALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* Run oscillator even if standby mode */</td></tr>
<tr class="separator:a7a3a79aa36c660330d84be91fd063f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7baac86f19124efdba43f97384356af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a7baac86f19124efdba43f97384356af5">OSCCTRL_DFLL48M_TCAL_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* Size TEMP CALIBRATION */</td></tr>
<tr class="separator:a7baac86f19124efdba43f97384356af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01af9883fc60d704bdbbc546ab6ad471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a01af9883fc60d704bdbbc546ab6ad471">OSCCTRL_DFLL48M_TCBIAS_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Size TC BIAS CALIBRATION */</td></tr>
<tr class="separator:a01af9883fc60d704bdbbc546ab6ad471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa09c784b3ad51da108f3a2aa330d6488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#aa09c784b3ad51da108f3a2aa330d6488">OSCCTRL_DFLL48M_TESTPTSEL_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(3)    /* Size TEST POINT SELECTOR */</td></tr>
<tr class="separator:aa09c784b3ad51da108f3a2aa330d6488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d48565fe29e51145d5944814efcb682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a4d48565fe29e51145d5944814efcb682">OSCCTRL_DFLL48M_WAITLOCK_ACTIVE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Enable Wait Lock Feature */</td></tr>
<tr class="separator:a4d48565fe29e51145d5944814efcb682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e364e6ccbe35ce030af306821acab93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a2e364e6ccbe35ce030af306821acab93">OSCCTRL_DPLLS_NUM</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Number of DPLLs */</td></tr>
<tr class="separator:a2e364e6ccbe35ce030af306821acab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275a1741f1a021d05e56a411b87adaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a275a1741f1a021d05e56a411b87adaf5">OSCCTRL_DPLL0_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* DPLL0 implemented */</td></tr>
<tr class="separator:a275a1741f1a021d05e56a411b87adaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af553d4c1bad8c287440a3f6a9dfac2a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#af553d4c1bad8c287440a3f6a9dfac2a1">OSCCTRL_DPLL0_I12ND_I12NDFRAC_PAD_CONTROL</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* NOT_IMPLEMENTED: The ND and NDFRAC pad tests are not used, use registers instead */</td></tr>
<tr class="separator:af553d4c1bad8c287440a3f6a9dfac2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75230f592ec9e2519bead8f9051eaeee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a75230f592ec9e2519bead8f9051eaeee">OSCCTRL_DPLL0_OCC_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* DPLL0 OCC Implemented */</td></tr>
<tr class="separator:a75230f592ec9e2519bead8f9051eaeee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0f5b075978d2b2181e3a0dfec0fa80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a8e0f5b075978d2b2181e3a0dfec0fa80">OSCCTRL_DPLL1_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* DPLL1 implemented */</td></tr>
<tr class="separator:a8e0f5b075978d2b2181e3a0dfec0fa80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10ecd50461a5cf9c02ef5e658943c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#ac10ecd50461a5cf9c02ef5e658943c21">OSCCTRL_DPLL1_I12ND_I12NDFRAC_PAD_CONTROL</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* NOT_IMPLEMENTED: The ND and NDFRAC pad tests are not used, use registers instead */</td></tr>
<tr class="separator:ac10ecd50461a5cf9c02ef5e658943c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affea8fe76768ac0c2522d0d2d24da198"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#affea8fe76768ac0c2522d0d2d24da198">OSCCTRL_DPLL1_OCC_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* DPLL1 OCC Implemented */</td></tr>
<tr class="separator:affea8fe76768ac0c2522d0d2d24da198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89730b0a8a20ae29e3f2d78b78383ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a89730b0a8a20ae29e3f2d78b78383ed0">OSCCTRL_GCLK_ID_DFLL48</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* Index of Generic Clock for DFLL48 */</td></tr>
<tr class="separator:a89730b0a8a20ae29e3f2d78b78383ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77804cd7966d9861c2faf7fc5cea98b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a77804cd7966d9861c2faf7fc5cea98b8">OSCCTRL_GCLK_ID_FDPLL0</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Index of Generic Clock for DPLL0 */</td></tr>
<tr class="separator:a77804cd7966d9861c2faf7fc5cea98b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f69f24fe620358911e025692c6ecb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a07f69f24fe620358911e025692c6ecb5">OSCCTRL_GCLK_ID_FDPLL1</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Index of Generic Clock for DPLL1 */</td></tr>
<tr class="separator:a07f69f24fe620358911e025692c6ecb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd7df0b1d41def35070abc64d3a4851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a5bd7df0b1d41def35070abc64d3a4851">OSCCTRL_GCLK_ID_FDPLL032K</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(3)    /* Index of Generic Clock for DPLL0 32K */</td></tr>
<tr class="separator:a5bd7df0b1d41def35070abc64d3a4851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d3b8ad72220752df498036ac8f357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a82d3b8ad72220752df498036ac8f357b">OSCCTRL_GCLK_ID_FDPLL132K</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(3)    /* Index of Generic Clock for DPLL1 32K */</td></tr>
<tr class="separator:a82d3b8ad72220752df498036ac8f357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca856cedf44001fa45f82b7d8b0715c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a0ca856cedf44001fa45f82b7d8b0715c">OSCCTRL_OSC16M_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* OSC16M implemented */</td></tr>
<tr class="separator:a0ca856cedf44001fa45f82b7d8b0715c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dae978f9553d6356dacc56ef77cc1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a8dae978f9553d6356dacc56ef77cc1ab">OSCCTRL_OSC48M_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* OSC48M implemented */</td></tr>
<tr class="separator:a8dae978f9553d6356dacc56ef77cc1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe4fc8a49fde43fdef0557e383e949a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#afe4fc8a49fde43fdef0557e383e949a3">OSCCTRL_OSC48M_NUM</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)</td></tr>
<tr class="separator:afe4fc8a49fde43fdef0557e383e949a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb7f748b35d0a6be46b5a6f4821e5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#aabb7f748b35d0a6be46b5a6f4821e5da">OSCCTRL_RCOSCS_NUM</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Number of RCOSCs (min 1) */</td></tr>
<tr class="separator:aabb7f748b35d0a6be46b5a6f4821e5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394bcbfb5fbca86e4d676c56836340b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a394bcbfb5fbca86e4d676c56836340b0">OSCCTRL_XOSCS_NUM</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Number of XOSCs */</td></tr>
<tr class="separator:a394bcbfb5fbca86e4d676c56836340b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb57a09918d32460f293f7397bf60584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#acb57a09918d32460f293f7397bf60584">OSCCTRL_XOSC0_CFD_CLK_SELECT_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* Clock fail prescaler size */</td></tr>
<tr class="separator:acb57a09918d32460f293f7397bf60584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706012afa58740dc704ffabf6d3f8612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a706012afa58740dc704ffabf6d3f8612">OSCCTRL_XOSC0_CFD_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Clock fail detected for xosc implemented */</td></tr>
<tr class="separator:a706012afa58740dc704ffabf6d3f8612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c07a685fa4935371660a5c313ddcb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a1c07a685fa4935371660a5c313ddcb7c">OSCCTRL_XOSC0_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* XOSC0 implemented */</td></tr>
<tr class="separator:a1c07a685fa4935371660a5c313ddcb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae039c548e5539963cd3f044df5b51f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#ae039c548e5539963cd3f044df5b51f58">OSCCTRL_XOSC0_ONDEMAND_RESET_VALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Run oscillator always or only when requested */</td></tr>
<tr class="separator:ae039c548e5539963cd3f044df5b51f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeffcd2f014ba8289899ca0f4c760eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#adeffcd2f014ba8289899ca0f4c760eb5">OSCCTRL_XOSC0_RUNSTDBY_RESET_VALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* Run oscillator even if standby mode */</td></tr>
<tr class="separator:adeffcd2f014ba8289899ca0f4c760eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0506dc1acb4393243b7e16279ff65dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a0506dc1acb4393243b7e16279ff65dec">OSCCTRL_XOSC1_CFD_CLK_SELECT_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* Clock fail prescaler size */</td></tr>
<tr class="separator:a0506dc1acb4393243b7e16279ff65dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd4d496bf6cf33d0f5907e4ae3247f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a6fd4d496bf6cf33d0f5907e4ae3247f2">OSCCTRL_XOSC1_CFD_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Clock fail detected for xosc implemented */</td></tr>
<tr class="separator:a6fd4d496bf6cf33d0f5907e4ae3247f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e44e9d568f591aabda76b8d236f048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a92e44e9d568f591aabda76b8d236f048">OSCCTRL_XOSC1_IMPLEMENTED</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* XOSC1 implemented */</td></tr>
<tr class="separator:a92e44e9d568f591aabda76b8d236f048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f9961c1ce003a9b85b8377f336d55e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a36f9961c1ce003a9b85b8377f336d55e">OSCCTRL_XOSC1_ONDEMAND_RESET_VALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Run oscillator always or only when requested */</td></tr>
<tr class="separator:a36f9961c1ce003a9b85b8377f336d55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83692f2511b0da025a9e9733b3b55a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a83692f2511b0da025a9e9733b3b55a5a">OSCCTRL_XOSC1_RUNSTDBY_RESET_VALUE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* Run oscillator even if standby mode */</td></tr>
<tr class="separator:a83692f2511b0da025a9e9733b3b55a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a812ea193381113e68cbc608928e631db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a812ea193381113e68cbc608928e631db">OSCCTRL_DFLL48M_VERSION</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0x100)</td></tr>
<tr class="separator:a812ea193381113e68cbc608928e631db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b49051c9de359f335179214d218afec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#a6b49051c9de359f335179214d218afec">OSCCTRL_FDPLL_VERSION</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0x100)</td></tr>
<tr class="separator:a6b49051c9de359f335179214d218afec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25b4479e383ca0b6616e0c159b81d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#af25b4479e383ca0b6616e0c159b81d00">OSCCTRL_XOSC_VERSION</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0x100)</td></tr>
<tr class="separator:af25b4479e383ca0b6616e0c159b81d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d0f28e41a8581c15f8ccba37d5f2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2oscctrl_8h.html#ae4d0f28e41a8581c15f8ccba37d5f2a2">OSCCTRL_INSTANCE_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)</td></tr>
<tr class="separator:ae4d0f28e41a8581c15f8ccba37d5f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a52e33df0a98923c844dcd088784faede" name="a52e33df0a98923c844dcd088784faede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e33df0a98923c844dcd088784faede">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_BIASTESTPT_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_BIASTESTPT_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* DFLL48M bias test mode implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad91131f9adc6658a6149d264e592b2d5" name="ad91131f9adc6658a6149d264e592b2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad91131f9adc6658a6149d264e592b2d5">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_CDACSTEPSIZE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_CDACSTEPSIZE_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Size COARSE DAC STEP */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a862c9afa59bae58848d26117b148dee8" name="a862c9afa59bae58848d26117b148dee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a862c9afa59bae58848d26117b148dee8">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_COARSE_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_COARSE_RESET_VALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(32)   /* DFLL48M Frequency Coarse Reset Value (Before Calibration) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0f2e808c9fcae29eba9cf61bca901ca" name="ae0f2e808c9fcae29eba9cf61bca901ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0f2e808c9fcae29eba9cf61bca901ca">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_COARSE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_COARSE_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(6)    /* Size COARSE CALIBRATION */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4b0d47c5dcad9fc79694c1ab8c986c4" name="ad4b0d47c5dcad9fc79694c1ab8c986c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b0d47c5dcad9fc79694c1ab8c986c4">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_ENABLE_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_ENABLE_RESET_VALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Run oscillator at reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7825855005f1199ceab27e03136c77a0" name="a7825855005f1199ceab27e03136c77a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7825855005f1199ceab27e03136c77a0">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_FDACSTEPSIZE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_FDACSTEPSIZE_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Size FINE DAC STEP */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a572a2d1803bd51a0a5938a9e667f78b2" name="a572a2d1803bd51a0a5938a9e667f78b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572a2d1803bd51a0a5938a9e667f78b2">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_FINE_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_FINE_RESET_VALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(128)  /* DFLL48M Frequency Fine Reset Value (Before Calibration) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9a5db4cbdd28f8d4370cb5b4a9aa28c" name="ad9a5db4cbdd28f8d4370cb5b4a9aa28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9a5db4cbdd28f8d4370cb5b4a9aa28c">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_FINE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_FINE_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(8)    /* Size FINE CALIBRATION */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52753e431d0a886648787d2a8bd92d63" name="a52753e431d0a886648787d2a8bd92d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52753e431d0a886648787d2a8bd92d63">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_ONDEMAND_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_ONDEMAND_RESET_VALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Run oscillator always or only when requested */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a3a79aa36c660330d84be91fd063f22" name="a7a3a79aa36c660330d84be91fd063f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a3a79aa36c660330d84be91fd063f22">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_RUNSTDBY_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_RUNSTDBY_RESET_VALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* Run oscillator even if standby mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7baac86f19124efdba43f97384356af5" name="a7baac86f19124efdba43f97384356af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7baac86f19124efdba43f97384356af5">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_TCAL_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_TCAL_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* Size TEMP CALIBRATION */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01af9883fc60d704bdbbc546ab6ad471" name="a01af9883fc60d704bdbbc546ab6ad471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01af9883fc60d704bdbbc546ab6ad471">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_TCBIAS_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_TCBIAS_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Size TC BIAS CALIBRATION */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa09c784b3ad51da108f3a2aa330d6488" name="aa09c784b3ad51da108f3a2aa330d6488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa09c784b3ad51da108f3a2aa330d6488">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_TESTPTSEL_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_TESTPTSEL_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(3)    /* Size TEST POINT SELECTOR */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a812ea193381113e68cbc608928e631db" name="a812ea193381113e68cbc608928e631db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a812ea193381113e68cbc608928e631db">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_VERSION&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0x100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d48565fe29e51145d5944814efcb682" name="a4d48565fe29e51145d5944814efcb682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d48565fe29e51145d5944814efcb682">&#9670;&nbsp;</a></span>OSCCTRL_DFLL48M_WAITLOCK_ACTIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL48M_WAITLOCK_ACTIVE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Enable Wait Lock Feature */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a092108095a01e6d6bcd2a386c70b975f" name="a092108095a01e6d6bcd2a386c70b975f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a092108095a01e6d6bcd2a386c70b975f">&#9670;&nbsp;</a></span>OSCCTRL_DFLL_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLL_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* DFLL implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b091a460ff8e077c91ff128794064fc" name="a6b091a460ff8e077c91ff128794064fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b091a460ff8e077c91ff128794064fc">&#9670;&nbsp;</a></span>OSCCTRL_DFLLS_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DFLLS_NUM&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Number of DFLLs */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instance header file for ATSAME51N20A. </p>
<p >Copyright (c) 2021 Microchip Technology Inc. and its subsidiaries.</p>
<p >Subject to your compliance with these terms, you may use Microchip software and any derivatives exclusively with Microchip products. It is your responsibility to comply with third party license terms applicable to your use of third party software (including open source software) that may accompany Microchip software.</p>
<p >THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.</p>
<p >IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. </p>

</div>
</div>
<a id="af553d4c1bad8c287440a3f6a9dfac2a1" name="af553d4c1bad8c287440a3f6a9dfac2a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af553d4c1bad8c287440a3f6a9dfac2a1">&#9670;&nbsp;</a></span>OSCCTRL_DPLL0_I12ND_I12NDFRAC_PAD_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DPLL0_I12ND_I12NDFRAC_PAD_CONTROL&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* NOT_IMPLEMENTED: The ND and NDFRAC pad tests are not used, use registers instead */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a275a1741f1a021d05e56a411b87adaf5" name="a275a1741f1a021d05e56a411b87adaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275a1741f1a021d05e56a411b87adaf5">&#9670;&nbsp;</a></span>OSCCTRL_DPLL0_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DPLL0_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* DPLL0 implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75230f592ec9e2519bead8f9051eaeee" name="a75230f592ec9e2519bead8f9051eaeee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75230f592ec9e2519bead8f9051eaeee">&#9670;&nbsp;</a></span>OSCCTRL_DPLL0_OCC_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DPLL0_OCC_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* DPLL0 OCC Implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac10ecd50461a5cf9c02ef5e658943c21" name="ac10ecd50461a5cf9c02ef5e658943c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac10ecd50461a5cf9c02ef5e658943c21">&#9670;&nbsp;</a></span>OSCCTRL_DPLL1_I12ND_I12NDFRAC_PAD_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DPLL1_I12ND_I12NDFRAC_PAD_CONTROL&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* NOT_IMPLEMENTED: The ND and NDFRAC pad tests are not used, use registers instead */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e0f5b075978d2b2181e3a0dfec0fa80" name="a8e0f5b075978d2b2181e3a0dfec0fa80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0f5b075978d2b2181e3a0dfec0fa80">&#9670;&nbsp;</a></span>OSCCTRL_DPLL1_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DPLL1_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* DPLL1 implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affea8fe76768ac0c2522d0d2d24da198" name="affea8fe76768ac0c2522d0d2d24da198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affea8fe76768ac0c2522d0d2d24da198">&#9670;&nbsp;</a></span>OSCCTRL_DPLL1_OCC_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DPLL1_OCC_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* DPLL1 OCC Implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e364e6ccbe35ce030af306821acab93" name="a2e364e6ccbe35ce030af306821acab93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e364e6ccbe35ce030af306821acab93">&#9670;&nbsp;</a></span>OSCCTRL_DPLLS_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_DPLLS_NUM&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Number of DPLLs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b49051c9de359f335179214d218afec" name="a6b49051c9de359f335179214d218afec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b49051c9de359f335179214d218afec">&#9670;&nbsp;</a></span>OSCCTRL_FDPLL_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_FDPLL_VERSION&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0x100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89730b0a8a20ae29e3f2d78b78383ed0" name="a89730b0a8a20ae29e3f2d78b78383ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89730b0a8a20ae29e3f2d78b78383ed0">&#9670;&nbsp;</a></span>OSCCTRL_GCLK_ID_DFLL48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_GCLK_ID_DFLL48&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* Index of Generic Clock for DFLL48 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77804cd7966d9861c2faf7fc5cea98b8" name="a77804cd7966d9861c2faf7fc5cea98b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77804cd7966d9861c2faf7fc5cea98b8">&#9670;&nbsp;</a></span>OSCCTRL_GCLK_ID_FDPLL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_GCLK_ID_FDPLL0&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Index of Generic Clock for DPLL0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bd7df0b1d41def35070abc64d3a4851" name="a5bd7df0b1d41def35070abc64d3a4851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd7df0b1d41def35070abc64d3a4851">&#9670;&nbsp;</a></span>OSCCTRL_GCLK_ID_FDPLL032K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_GCLK_ID_FDPLL032K&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(3)    /* Index of Generic Clock for DPLL0 32K */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07f69f24fe620358911e025692c6ecb5" name="a07f69f24fe620358911e025692c6ecb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f69f24fe620358911e025692c6ecb5">&#9670;&nbsp;</a></span>OSCCTRL_GCLK_ID_FDPLL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_GCLK_ID_FDPLL1&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Index of Generic Clock for DPLL1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82d3b8ad72220752df498036ac8f357b" name="a82d3b8ad72220752df498036ac8f357b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d3b8ad72220752df498036ac8f357b">&#9670;&nbsp;</a></span>OSCCTRL_GCLK_ID_FDPLL132K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_GCLK_ID_FDPLL132K&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(3)    /* Index of Generic Clock for DPLL1 32K */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4d0f28e41a8581c15f8ccba37d5f2a2" name="ae4d0f28e41a8581c15f8ccba37d5f2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d0f28e41a8581c15f8ccba37d5f2a2">&#9670;&nbsp;</a></span>OSCCTRL_INSTANCE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_INSTANCE_ID&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ca856cedf44001fa45f82b7d8b0715c" name="a0ca856cedf44001fa45f82b7d8b0715c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca856cedf44001fa45f82b7d8b0715c">&#9670;&nbsp;</a></span>OSCCTRL_OSC16M_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_OSC16M_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* OSC16M implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dae978f9553d6356dacc56ef77cc1ab" name="a8dae978f9553d6356dacc56ef77cc1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dae978f9553d6356dacc56ef77cc1ab">&#9670;&nbsp;</a></span>OSCCTRL_OSC48M_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_OSC48M_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* OSC48M implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe4fc8a49fde43fdef0557e383e949a3" name="afe4fc8a49fde43fdef0557e383e949a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe4fc8a49fde43fdef0557e383e949a3">&#9670;&nbsp;</a></span>OSCCTRL_OSC48M_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_OSC48M_NUM&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabb7f748b35d0a6be46b5a6f4821e5da" name="aabb7f748b35d0a6be46b5a6f4821e5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb7f748b35d0a6be46b5a6f4821e5da">&#9670;&nbsp;</a></span>OSCCTRL_RCOSCS_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_RCOSCS_NUM&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Number of RCOSCs (min 1) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb57a09918d32460f293f7397bf60584" name="acb57a09918d32460f293f7397bf60584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb57a09918d32460f293f7397bf60584">&#9670;&nbsp;</a></span>OSCCTRL_XOSC0_CFD_CLK_SELECT_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSC0_CFD_CLK_SELECT_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* Clock fail prescaler size */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a706012afa58740dc704ffabf6d3f8612" name="a706012afa58740dc704ffabf6d3f8612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706012afa58740dc704ffabf6d3f8612">&#9670;&nbsp;</a></span>OSCCTRL_XOSC0_CFD_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSC0_CFD_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Clock fail detected for xosc implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c07a685fa4935371660a5c313ddcb7c" name="a1c07a685fa4935371660a5c313ddcb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c07a685fa4935371660a5c313ddcb7c">&#9670;&nbsp;</a></span>OSCCTRL_XOSC0_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSC0_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* XOSC0 implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae039c548e5539963cd3f044df5b51f58" name="ae039c548e5539963cd3f044df5b51f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae039c548e5539963cd3f044df5b51f58">&#9670;&nbsp;</a></span>OSCCTRL_XOSC0_ONDEMAND_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSC0_ONDEMAND_RESET_VALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Run oscillator always or only when requested */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adeffcd2f014ba8289899ca0f4c760eb5" name="adeffcd2f014ba8289899ca0f4c760eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeffcd2f014ba8289899ca0f4c760eb5">&#9670;&nbsp;</a></span>OSCCTRL_XOSC0_RUNSTDBY_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSC0_RUNSTDBY_RESET_VALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* Run oscillator even if standby mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0506dc1acb4393243b7e16279ff65dec" name="a0506dc1acb4393243b7e16279ff65dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0506dc1acb4393243b7e16279ff65dec">&#9670;&nbsp;</a></span>OSCCTRL_XOSC1_CFD_CLK_SELECT_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSC1_CFD_CLK_SELECT_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* Clock fail prescaler size */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fd4d496bf6cf33d0f5907e4ae3247f2" name="a6fd4d496bf6cf33d0f5907e4ae3247f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd4d496bf6cf33d0f5907e4ae3247f2">&#9670;&nbsp;</a></span>OSCCTRL_XOSC1_CFD_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSC1_CFD_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Clock fail detected for xosc implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92e44e9d568f591aabda76b8d236f048" name="a92e44e9d568f591aabda76b8d236f048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e44e9d568f591aabda76b8d236f048">&#9670;&nbsp;</a></span>OSCCTRL_XOSC1_IMPLEMENTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSC1_IMPLEMENTED&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* XOSC1 implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36f9961c1ce003a9b85b8377f336d55e" name="a36f9961c1ce003a9b85b8377f336d55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f9961c1ce003a9b85b8377f336d55e">&#9670;&nbsp;</a></span>OSCCTRL_XOSC1_ONDEMAND_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSC1_ONDEMAND_RESET_VALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Run oscillator always or only when requested */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83692f2511b0da025a9e9733b3b55a5a" name="a83692f2511b0da025a9e9733b3b55a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83692f2511b0da025a9e9733b3b55a5a">&#9670;&nbsp;</a></span>OSCCTRL_XOSC1_RUNSTDBY_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSC1_RUNSTDBY_RESET_VALUE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* Run oscillator even if standby mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af25b4479e383ca0b6616e0c159b81d00" name="af25b4479e383ca0b6616e0c159b81d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25b4479e383ca0b6616e0c159b81d00">&#9670;&nbsp;</a></span>OSCCTRL_XOSC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSC_VERSION&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0x100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a394bcbfb5fbca86e4d676c56836340b0" name="a394bcbfb5fbca86e4d676c56836340b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a394bcbfb5fbca86e4d676c56836340b0">&#9670;&nbsp;</a></span>OSCCTRL_XOSCS_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCCTRL_XOSCS_NUM&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(2)    /* Number of XOSCs */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_507dab797d19e55be58bf837a0775ca3.html">ATSAME51J20A_DFP</a></li><li class="navelem"><a class="el" href="dir_3322aa8b17cc7df84045153616149e41.html">instance</a></li><li class="navelem"><a class="el" href="instance_2oscctrl_8h.html">oscctrl.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
