# Digital Design(CS207)

## About

- **Instructor:** `Yuhui BAI (白雨卉)`
- **TA:** `Wei WANG (王薇)`
- **Semester:** `2023 Fall`
- **Textbook:** `Digital Design with an Introduction to the Verilog HDL`

## Content
 - [Assignment](./Assignment)
   - [Theory](./Assignment/Theory) Theory assignment written in $\LaTeX$
   - [Lab](./Assignment/Lab) Programming assignment in Verilog
 - [Lab](./Lab) Practices and reference codes
 - [Slides](./Slides)

| Chapter                  | Content                                                      | Note                                                         |
| ------------------------ | ------------------------------------------------------------ | ------------------------------------------------------------ |
| Number System            | Radix Conversion<br>Complement of number<br>Code: BCD, Gray, Error Detection<br>Signed Binary | $r$'s Complement<br>$r-1$'s Complement<br>                   |
| Boolean Algebra          | Properties of AND and OR<br>Truth Table<br>Simplification<br>Canonical and Standard form | SOP<br>POS<br>Minterm<br>Maxterm                             |
| Gate Level Minimization  | K-map<br>Don't care condition                                | Simplification Method                                        |
| Two Level Implementation | AND-OR = NAND-NAND = SOP<br>OR-AND = NOR-NOR = POS<br>NAND-AND = AND-NOR = AOI<br>OR-NAND = NOR-OR = OAI | The last two are generated from the invert of the first two  |
| Combinational Logic      | Design and Analysis of Circuit                               | Truth Table -- K Map -- Simplified Equation -- Diagram       |
| Standard Components      | Decoder<br>Multiplexer<br>Encoder                            | Implementation and Usage of them                             |
| Latches and Flip-Flops   | SR / D Latch<br>SR / D / JK / T Flip-Flops                   | Input equation and function tables                           |
| Sequential Logic         | Design and Analysis of Finite State Machine (Moore & Mealy)  | State Diagram -- State Table -- State Equation and Output Equation -- Choose FF and Input Equation -- Diagram |
| Registers and Counters   | Serial and Parallele Register<br>Synchronous and Aschronous Counter | Function Table and Sequence Generator                        |
| Arithmetic Circuit       | Binary Adder-Subtractor<br>Decimal Adder<br>Multiplier       | Combination of the Components                                |
