INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program-Files/Vivado/Vivado/vivado_prj/SERDES_simu/SERDES_simu.srcs/sources_1/new/Deserializer_for_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Deserializer_for_test
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program-Files/Vivado/Vivado/vivado_prj/SERDES_simu/SERDES_simu.srcs/sources_1/new/Serializer_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSI
INFO: [VRFC 10-311] analyzing module PSI_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program-Files/Vivado/Vivado/vivado_prj/SERDES_simu/SERDES_simu.srcs/sim_1/new/tb_serializer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PSI
