Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul 10 17:11:07 2022
| Host         : LAPTOP-NMF7S97L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_cpu/u_pc/pc_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.622        0.000                      0                18593        0.155        0.000                      0                18593        3.000        0.000                       0                  9336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk_i              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk       21.622        0.000                      0                18593        0.155        0.000                      0                18593       18.750        0.000                       0                  9332  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       21.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.622ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.329ns  (logic 1.344ns (7.756%)  route 15.985ns (92.244%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 38.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.638    -2.353    u_cpu/u_pc/clk_out1
    SLICE_X41Y99         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.897 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=13, routed)          1.456    -0.441    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.124    -0.317 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=18, routed)          1.573     1.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.083     6.463    u_cpu/u_RF/spo[17]
    SLICE_X29Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  u_cpu/u_RF/dmem_i_266/O
                         net (fo=1, routed)           0.000     6.587    u_cpu/u_RF/dmem_i_266_n_2
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     6.804 r  u_cpu/u_RF/dmem_i_85/O
                         net (fo=1, routed)           0.821     7.624    u_cpu/u_RF/dmem_i_85_n_2
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.299     7.923 r  u_cpu/u_RF/dmem_i_14/O
                         net (fo=259, routed)         7.053    14.977    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/D
    SLICE_X58Y141        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.495    38.011    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/WCLK
    SLICE_X58Y141        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.503    
                         clock uncertainty           -0.180    37.324    
    SLICE_X58Y141        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.599    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.599    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                 21.622    

Slack (MET) :             21.909ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.329ns  (logic 1.344ns (7.756%)  route 15.985ns (92.244%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 38.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.638    -2.353    u_cpu/u_pc/clk_out1
    SLICE_X41Y99         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.897 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=13, routed)          1.456    -0.441    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.124    -0.317 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=18, routed)          1.573     1.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.083     6.463    u_cpu/u_RF/spo[17]
    SLICE_X29Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  u_cpu/u_RF/dmem_i_266/O
                         net (fo=1, routed)           0.000     6.587    u_cpu/u_RF/dmem_i_266_n_2
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     6.804 r  u_cpu/u_RF/dmem_i_85/O
                         net (fo=1, routed)           0.821     7.624    u_cpu/u_RF/dmem_i_85_n_2
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.299     7.923 r  u_cpu/u_RF/dmem_i_14/O
                         net (fo=259, routed)         7.053    14.977    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/D
    SLICE_X58Y141        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.495    38.011    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/WCLK
    SLICE_X58Y141        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_C/CLK
                         clock pessimism             -0.508    37.503    
                         clock uncertainty           -0.180    37.324    
    SLICE_X58Y141        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    36.886    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         36.886    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                 21.909    

Slack (MET) :             21.910ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.329ns  (logic 1.344ns (7.756%)  route 15.985ns (92.244%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 38.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.638    -2.353    u_cpu/u_pc/clk_out1
    SLICE_X41Y99         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.897 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=13, routed)          1.456    -0.441    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.124    -0.317 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=18, routed)          1.573     1.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.083     6.463    u_cpu/u_RF/spo[17]
    SLICE_X29Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  u_cpu/u_RF/dmem_i_266/O
                         net (fo=1, routed)           0.000     6.587    u_cpu/u_RF/dmem_i_266_n_2
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     6.804 r  u_cpu/u_RF/dmem_i_85/O
                         net (fo=1, routed)           0.821     7.624    u_cpu/u_RF/dmem_i_85_n_2
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.299     7.923 r  u_cpu/u_RF/dmem_i_14/O
                         net (fo=259, routed)         7.053    14.977    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/D
    SLICE_X58Y141        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.495    38.011    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/WCLK
    SLICE_X58Y141        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_B/CLK
                         clock pessimism             -0.508    37.503    
                         clock uncertainty           -0.180    37.324    
    SLICE_X58Y141        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    36.887    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         36.887    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                 21.910    

Slack (MET) :             21.920ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.207ns  (logic 1.344ns (7.811%)  route 15.863ns (92.189%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 38.186 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.638    -2.353    u_cpu/u_pc/clk_out1
    SLICE_X41Y99         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.897 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=13, routed)          1.456    -0.441    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.124    -0.317 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=18, routed)          1.573     1.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.083     6.463    u_cpu/u_RF/spo[17]
    SLICE_X29Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  u_cpu/u_RF/dmem_i_266/O
                         net (fo=1, routed)           0.000     6.587    u_cpu/u_RF/dmem_i_266_n_2
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     6.804 r  u_cpu/u_RF/dmem_i_85/O
                         net (fo=1, routed)           0.821     7.624    u_cpu/u_RF/dmem_i_85_n_2
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.299     7.923 r  u_cpu/u_RF/dmem_i_14/O
                         net (fo=259, routed)         6.931    14.854    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/D
    SLICE_X58Y156        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.670    38.186    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/WCLK
    SLICE_X58Y156        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.679    
                         clock uncertainty           -0.180    37.499    
    SLICE_X58Y156        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.774    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                 21.920    

Slack (MET) :             22.058ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.894ns  (logic 1.344ns (7.955%)  route 15.550ns (92.045%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 38.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.638    -2.353    u_cpu/u_pc/clk_out1
    SLICE_X41Y99         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.897 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=13, routed)          1.456    -0.441    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.124    -0.317 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=18, routed)          1.573     1.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.083     6.463    u_cpu/u_RF/spo[17]
    SLICE_X29Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  u_cpu/u_RF/dmem_i_266/O
                         net (fo=1, routed)           0.000     6.587    u_cpu/u_RF/dmem_i_266_n_2
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     6.804 r  u_cpu/u_RF/dmem_i_85/O
                         net (fo=1, routed)           0.821     7.624    u_cpu/u_RF/dmem_i_85_n_2
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.299     7.923 r  u_cpu/u_RF/dmem_i_14/O
                         net (fo=259, routed)         6.618    14.541    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_18_18/D
    SLICE_X58Y145        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.496    38.012    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_18_18/WCLK
    SLICE_X58Y145        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.504    
                         clock uncertainty           -0.180    37.325    
    SLICE_X58Y145        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.600    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.600    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                 22.058    

Slack (MET) :             22.076ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.878ns  (logic 1.344ns (7.963%)  route 15.534ns (92.037%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 38.013 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.638    -2.353    u_cpu/u_pc/clk_out1
    SLICE_X41Y99         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.897 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=13, routed)          1.456    -0.441    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.124    -0.317 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=18, routed)          1.573     1.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.083     6.463    u_cpu/u_RF/spo[17]
    SLICE_X29Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  u_cpu/u_RF/dmem_i_266/O
                         net (fo=1, routed)           0.000     6.587    u_cpu/u_RF/dmem_i_266_n_2
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     6.804 r  u_cpu/u_RF/dmem_i_85/O
                         net (fo=1, routed)           0.821     7.624    u_cpu/u_RF/dmem_i_85_n_2
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.299     7.923 r  u_cpu/u_RF/dmem_i_14/O
                         net (fo=259, routed)         6.602    14.525    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_18_18/D
    SLICE_X60Y147        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.497    38.013    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_18_18/WCLK
    SLICE_X60Y147        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.505    
                         clock uncertainty           -0.180    37.326    
    SLICE_X60Y147        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.601    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.601    
                         arrival time                         -14.525    
  -------------------------------------------------------------------
                         slack                                 22.076    

Slack (MET) :             22.163ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.329ns  (logic 1.344ns (7.756%)  route 15.985ns (92.244%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.989ns = ( 38.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.638    -2.353    u_cpu/u_pc/clk_out1
    SLICE_X41Y99         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.897 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=13, routed)          1.456    -0.441    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.124    -0.317 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=18, routed)          1.573     1.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.083     6.463    u_cpu/u_RF/spo[17]
    SLICE_X29Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  u_cpu/u_RF/dmem_i_266/O
                         net (fo=1, routed)           0.000     6.587    u_cpu/u_RF/dmem_i_266_n_2
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     6.804 r  u_cpu/u_RF/dmem_i_85/O
                         net (fo=1, routed)           0.821     7.624    u_cpu/u_RF/dmem_i_85_n_2
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.299     7.923 r  u_cpu/u_RF/dmem_i_14/O
                         net (fo=259, routed)         7.053    14.977    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/D
    SLICE_X58Y141        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.495    38.011    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/WCLK
    SLICE_X58Y141        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_D/CLK
                         clock pessimism             -0.508    37.503    
                         clock uncertainty           -0.180    37.324    
    SLICE_X58Y141        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.184    37.140    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                 22.163    

Slack (MET) :             22.193ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.934ns  (logic 1.344ns (7.937%)  route 15.590ns (92.063%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 38.186 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.638    -2.353    u_cpu/u_pc/clk_out1
    SLICE_X41Y99         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.897 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=13, routed)          1.456    -0.441    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.124    -0.317 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=18, routed)          1.573     1.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.083     6.463    u_cpu/u_RF/spo[17]
    SLICE_X29Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  u_cpu/u_RF/dmem_i_266/O
                         net (fo=1, routed)           0.000     6.587    u_cpu/u_RF/dmem_i_266_n_2
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     6.804 r  u_cpu/u_RF/dmem_i_85/O
                         net (fo=1, routed)           0.821     7.624    u_cpu/u_RF/dmem_i_85_n_2
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.299     7.923 r  u_cpu/u_RF/dmem_i_14/O
                         net (fo=259, routed)         6.658    14.581    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/D
    SLICE_X60Y155        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.670    38.186    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/WCLK
    SLICE_X60Y155        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.508    37.679    
                         clock uncertainty           -0.180    37.499    
    SLICE_X60Y155        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    36.774    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         36.774    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                 22.193    

Slack (MET) :             22.207ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.207ns  (logic 1.344ns (7.811%)  route 15.863ns (92.189%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 38.186 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.638    -2.353    u_cpu/u_pc/clk_out1
    SLICE_X41Y99         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.897 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=13, routed)          1.456    -0.441    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.124    -0.317 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=18, routed)          1.573     1.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.083     6.463    u_cpu/u_RF/spo[17]
    SLICE_X29Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  u_cpu/u_RF/dmem_i_266/O
                         net (fo=1, routed)           0.000     6.587    u_cpu/u_RF/dmem_i_266_n_2
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     6.804 r  u_cpu/u_RF/dmem_i_85/O
                         net (fo=1, routed)           0.821     7.624    u_cpu/u_RF/dmem_i_85_n_2
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.299     7.923 r  u_cpu/u_RF/dmem_i_14/O
                         net (fo=259, routed)         6.931    14.854    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/D
    SLICE_X58Y156        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.670    38.186    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/WCLK
    SLICE_X58Y156        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_C/CLK
                         clock pessimism             -0.508    37.679    
                         clock uncertainty           -0.180    37.499    
    SLICE_X58Y156        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    37.061    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         37.061    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                 22.207    

Slack (MET) :             22.208ns  (required time - arrival time)
  Source:                 u_cpu/u_pc/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.207ns  (logic 1.344ns (7.811%)  route 15.863ns (92.189%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.814ns = ( 38.186 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.353ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.638    -2.353    u_cpu/u_pc/clk_out1
    SLICE_X41Y99         FDCE                                         r  u_cpu/u_pc/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.897 f  u_cpu/u_pc/pc_reg[12]/Q
                         net (fo=13, routed)          1.456    -0.441    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
    SLICE_X49Y95         LUT4 (Prop_lut4_I1_O)        0.124    -0.317 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1/O
                         net (fo=18, routed)          1.573     1.255    imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[30]_INST_0_i_1_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.379 r  imem/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=262, routed)         5.083     6.463    u_cpu/u_RF/spo[17]
    SLICE_X29Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.587 r  u_cpu/u_RF/dmem_i_266/O
                         net (fo=1, routed)           0.000     6.587    u_cpu/u_RF/dmem_i_266_n_2
    SLICE_X29Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     6.804 r  u_cpu/u_RF/dmem_i_85/O
                         net (fo=1, routed)           0.821     7.624    u_cpu/u_RF/dmem_i_85_n_2
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.299     7.923 r  u_cpu/u_RF/dmem_i_14/O
                         net (fo=259, routed)         6.931    14.854    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/D
    SLICE_X58Y156        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.516 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        1.670    38.186    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/WCLK
    SLICE_X58Y156        RAMS64E                                      r  u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_B/CLK
                         clock pessimism             -0.508    37.679    
                         clock uncertainty           -0.180    37.499    
    SLICE_X58Y156        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    37.062    u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_18_18/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         37.062    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                 22.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_res_display/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.571    -0.480    u_res_display/clk_out1
    SLICE_X28Y99         FDCE                                         r  u_res_display/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  u_res_display/cnt_reg[27]/Q
                         net (fo=2, routed)           0.172    -0.167    u_res_display/cnt_reg[27]
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.122 r  u_res_display/cnt[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.122    u_res_display/cnt[24]_i_2_n_2
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.007 r  u_res_display/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.006    u_res_display/cnt_reg[24]_i_1_n_2
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.048 r  u_res_display/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.048    u_res_display/cnt_reg[28]_i_1_n_9
    SLICE_X28Y100        FDCE                                         r  u_res_display/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.838    -0.252    u_res_display/clk_out1
    SLICE_X28Y100        FDCE                                         r  u_res_display/cnt_reg[28]/C
                         clock pessimism              0.041    -0.212    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.107    u_res_display/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_res_display/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.571    -0.480    u_res_display/clk_out1
    SLICE_X28Y99         FDCE                                         r  u_res_display/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  u_res_display/cnt_reg[27]/Q
                         net (fo=2, routed)           0.172    -0.167    u_res_display/cnt_reg[27]
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.122 r  u_res_display/cnt[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.122    u_res_display/cnt[24]_i_2_n_2
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.007 r  u_res_display/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.006    u_res_display/cnt_reg[24]_i_1_n_2
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.059 r  u_res_display/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.059    u_res_display/cnt_reg[28]_i_1_n_7
    SLICE_X28Y100        FDCE                                         r  u_res_display/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.838    -0.252    u_res_display/clk_out1
    SLICE_X28Y100        FDCE                                         r  u_res_display/cnt_reg[30]/C
                         clock pessimism              0.041    -0.212    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.107    u_res_display/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_res_display/led_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_res_display/led_en_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.570    -0.481    u_res_display/clk_out1
    SLICE_X31Y97         FDCE                                         r  u_res_display/led_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.340 r  u_res_display/led_en_reg[0]/Q
                         net (fo=10, routed)          0.139    -0.200    u_res_display/Q[0]
    SLICE_X29Y96         FDPE                                         r  u_res_display/led_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.840    -0.251    u_res_display/clk_out1
    SLICE_X29Y96         FDPE                                         r  u_res_display/led_en_reg[1]/C
                         clock pessimism             -0.193    -0.445    
    SLICE_X29Y96         FDPE (Hold_fdpe_C_D)         0.070    -0.375    u_res_display/led_en_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_res_display/led_en_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_res_display/led_en_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.448%)  route 0.138ns (49.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.570    -0.481    u_res_display/clk_out1
    SLICE_X29Y96         FDPE                                         r  u_res_display/led_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.340 r  u_res_display/led_en_reg[3]/Q
                         net (fo=11, routed)          0.138    -0.201    u_res_display/Q[3]
    SLICE_X31Y97         FDPE                                         r  u_res_display/led_en_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.841    -0.250    u_res_display/clk_out1
    SLICE_X31Y97         FDPE                                         r  u_res_display/led_en_reg[4]/C
                         clock pessimism             -0.193    -0.444    
    SLICE_X31Y97         FDPE (Hold_fdpe_C_D)         0.066    -0.378    u_res_display/led_en_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_BUS/result_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_res_display/led_cb_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.231ns (42.392%)  route 0.314ns (57.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.565    -0.486    u_BUS/clk_out1
    SLICE_X40Y101        FDRE                                         r  u_BUS/result_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  u_BUS/result_reg[16]/Q
                         net (fo=7, routed)           0.255    -0.089    u_BUS/result[16]
    SLICE_X32Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.044 r  u_BUS/led_cb_i_5/O
                         net (fo=1, routed)           0.059     0.014    u_BUS/led_cb_i_5_n_2
    SLICE_X32Y98         LUT4 (Prop_lut4_I3_O)        0.045     0.059 r  u_BUS/led_cb_i_1/O
                         net (fo=1, routed)           0.000     0.059    u_res_display/led_cb_reg_0
    SLICE_X32Y98         FDPE                                         r  u_res_display/led_cb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.841    -0.250    u_res_display/clk_out1
    SLICE_X32Y98         FDPE                                         r  u_res_display/led_cb_reg/C
                         clock pessimism              0.041    -0.210    
    SLICE_X32Y98         FDPE (Hold_fdpe_C_D)         0.091    -0.119    u_res_display/led_cb_reg
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_res_display/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.360%)  route 0.173ns (30.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.571    -0.480    u_res_display/clk_out1
    SLICE_X28Y99         FDCE                                         r  u_res_display/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  u_res_display/cnt_reg[27]/Q
                         net (fo=2, routed)           0.172    -0.167    u_res_display/cnt_reg[27]
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.122 r  u_res_display/cnt[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.122    u_res_display/cnt[24]_i_2_n_2
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.007 r  u_res_display/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.006    u_res_display/cnt_reg[24]_i_1_n_2
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.084 r  u_res_display/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.084    u_res_display/cnt_reg[28]_i_1_n_8
    SLICE_X28Y100        FDCE                                         r  u_res_display/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.838    -0.252    u_res_display/clk_out1
    SLICE_X28Y100        FDCE                                         r  u_res_display/cnt_reg[29]/C
                         clock pessimism              0.041    -0.212    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.107    u_res_display/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_res_display/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_res_display/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.360%)  route 0.173ns (30.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.571    -0.480    u_res_display/clk_out1
    SLICE_X28Y99         FDCE                                         r  u_res_display/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  u_res_display/cnt_reg[27]/Q
                         net (fo=2, routed)           0.172    -0.167    u_res_display/cnt_reg[27]
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.122 r  u_res_display/cnt[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.122    u_res_display/cnt[24]_i_2_n_2
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.007 r  u_res_display/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.006    u_res_display/cnt_reg[24]_i_1_n_2
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.084 r  u_res_display/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.084    u_res_display/cnt_reg[28]_i_1_n_6
    SLICE_X28Y100        FDCE                                         r  u_res_display/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.838    -0.252    u_res_display/clk_out1
    SLICE_X28Y100        FDCE                                         r  u_res_display/cnt_reg[31]/C
                         clock pessimism              0.041    -0.212    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105    -0.107    u_res_display/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_res_display/led_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_res_display/led_en_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.982%)  route 0.172ns (55.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.570    -0.481    u_res_display/clk_out1
    SLICE_X31Y97         FDPE                                         r  u_res_display/led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDPE (Prop_fdpe_C_Q)         0.141    -0.340 r  u_res_display/led_en_reg[5]/Q
                         net (fo=11, routed)          0.172    -0.167    u_res_display/Q[5]
    SLICE_X29Y97         FDPE                                         r  u_res_display/led_en_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.841    -0.250    u_res_display/clk_out1
    SLICE_X29Y97         FDPE                                         r  u_res_display/led_en_reg[6]_lopt_replica/C
                         clock pessimism             -0.193    -0.444    
    SLICE_X29Y97         FDPE (Hold_fdpe_C_D)         0.071    -0.373    u_res_display/led_en_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_res_display/led_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_res_display/led_en_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.126%)  route 0.152ns (51.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.570    -0.481    u_res_display/clk_out1
    SLICE_X29Y96         FDPE                                         r  u_res_display/led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.340 r  u_res_display/led_en_reg[6]/Q
                         net (fo=11, routed)          0.152    -0.188    u_res_display/Q[6]
    SLICE_X29Y96         FDPE                                         r  u_res_display/led_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.840    -0.251    u_res_display/clk_out1
    SLICE_X29Y96         FDPE                                         r  u_res_display/led_en_reg[7]/C
                         clock pessimism             -0.229    -0.481    
    SLICE_X29Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.410    u_res_display/led_en_reg[7]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_res_display/led_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_res_display/led_en_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.056%)  route 0.179ns (55.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.570    -0.481    u_res_display/clk_out1
    SLICE_X29Y96         FDPE                                         r  u_res_display/led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.340 r  u_res_display/led_en_reg[6]/Q
                         net (fo=11, routed)          0.179    -0.161    u_res_display/Q[6]
    SLICE_X29Y97         FDPE                                         r  u_res_display/led_en_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpuclk/inst/clkout1_buf/O
                         net (fo=9330, routed)        0.841    -0.250    u_res_display/clk_out1
    SLICE_X29Y97         FDPE                                         r  u_res_display/led_en_reg[7]_lopt_replica/C
                         clock pessimism             -0.213    -0.464    
    SLICE_X29Y97         FDPE (Hold_fdpe_C_D)         0.076    -0.388    u_res_display/led_en_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   u_cpuclk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X65Y94    u_cpu/u_RF/registers_reg[10][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X57Y103   u_cpu/u_RF/registers_reg[10][10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X39Y96    u_cpu/u_RF/registers_reg[10][11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X39Y96    u_cpu/u_RF/registers_reg[10][12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X39Y96    u_cpu/u_RF/registers_reg[10][13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X29Y89    u_cpu/u_RF/registers_reg[10][14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X32Y100   u_cpu/u_RF/registers_reg[10][15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X55Y101   u_cpu/u_RF/registers_reg[10][16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y125   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_18_18/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y125   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_18_18/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y125   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_18_18/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y125   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_18_18/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y125   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_17_17/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y125   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_17_17/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y125   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_17_17/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y125   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_17_17/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y157   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_16_16/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X76Y157   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_16_16/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y117   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y117   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y117   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y117   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y117   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y117   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y117   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y117   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_17_17/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X70Y125   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_18_18/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y132   u_BUS/dmem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_29_29/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3   u_cpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_cpuclk/inst/plle2_adv_inst/CLKFBOUT



