Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto afe7edc68e9247628fdb898cd409fc3f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_MIPS_single_cycle_processor_func_synth xil_defaultlib.tb_MIPS_single_cycle_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.mux_2_to_1__1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux_2_to_1__3
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.CU
Compiling module unisims_ver.RAM32X1S
Compiling module unisims_ver.RAM256X1S
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.mux_2_to_1__2
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.mux_2_to_1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mux_2_to_1__parameterized0
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.adder_32_bit
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.MIPS_single_cycle_processor
Compiling module xil_defaultlib.tb_MIPS_single_cycle_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIPS_single_cycle_processor_func_synth
