Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : LUT
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : Rebuilt
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/wtut_vhd/ipcore_dir/timer_preset.vhd" in Library work.
Architecture timer_preset_a of Entity timer_preset is up to date.
Compiling vhdl file "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/wtut_vhd/dcm1.vhd" in Library work.
Architecture behavioral of Entity dcm1 is up to date.
Compiling vhdl file "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/clk_div_262k.vhd" in Library work.
Architecture divide of Entity clk_div_262k is up to date.
Compiling vhdl file "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/lcd_control.vhd" in Library work.
Architecture lcd_control_arch of Entity lcd_control is up to date.
Compiling vhdl file "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/wtut_vhd/debounce.vhd" in Library work.
Architecture behavioral of Entity debounce is up to date.
Compiling vhdl file "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/time_cnt.vhd" in Library work.
Architecture time_cnt_arch of Entity time_cnt is up to date.
Compiling vhdl file "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/statmach.vhd" in Library work.
Architecture behavior of Entity statmach is up to date.
Compiling vhdl file "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/stopwatch.vhd" in Library work.
Architecture stopwatch_arch of Entity stopwatch is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <stopwatch> in library <work> (architecture <stopwatch_arch>).

Analyzing hierarchy for entity <dcm1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_div_262k> in library <work> (architecture <divide>).

Analyzing hierarchy for entity <lcd_control> in library <work> (architecture <lcd_control_arch>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <time_cnt> in library <work> (architecture <time_cnt_arch>).

Analyzing hierarchy for entity <STATMACH> in library <work> (architecture <behavior>).

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <stopwatch> in library <work> (Architecture <stopwatch_arch>).
    Set user-defined property "LOC =  E12" for signal <clk> in unit <stopwatch>.
    Set user-defined property "LOC =  Y15 AB16 Y16 AA12 AB12 AB17 AB18 Y13" for signal <sf_d> in unit <stopwatch>.
WARNING:Xst:2211 - "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/stopwatch.vhd" line 157: Instantiating black box module <timer_preset>.
WARNING:Xst:753 - "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/stopwatch.vhd" line 165: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'dcm1'.
WARNING:Xst:753 - "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/stopwatch.vhd" line 165: Unconnected output port 'CLK0_OUT' of component 'dcm1'.
Entity <stopwatch> analyzed. Unit <stopwatch> generated.

Analyzing Entity <dcm1> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <dcm1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <dcm1>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <dcm1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <dcm1>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "CLKFX_MULTIPLY =  13" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <dcm1>.
    Set user-defined property "STARTUP_WAIT =  TRUE" for instance <DCM_SP_INST> in unit <dcm1>.
Entity <dcm1> analyzed. Unit <dcm1> generated.

Analyzing Entity <clk_div_262k> in library <work> (Architecture <divide>).
Entity <clk_div_262k> analyzed. Unit <clk_div_262k> generated.

Analyzing Entity <lcd_control> in library <work> (Architecture <lcd_control_arch>).
Entity <lcd_control> analyzed. Unit <lcd_control> generated.

Analyzing Entity <debounce> in library <work> (Architecture <behavioral>).
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <time_cnt> in library <work> (Architecture <time_cnt_arch>).
WARNING:Xst:819 - "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/time_cnt.vhd" line 66: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <load>, <q>, <enable>, <up>
Entity <time_cnt> analyzed. Unit <time_cnt> generated.

Analyzing Entity <STATMACH> in library <work> (Architecture <behavior>).
Entity <STATMACH> analyzed. Unit <STATMACH> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div_262k>.
    Related source file is "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/clk_div_262k.vhd".
    Found 1-bit register for signal <div_262144>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 36.
    Found 1-bit register for signal <div_temp>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_div_262k> synthesized.


Synthesizing Unit <lcd_control>.
    Related source file is "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/lcd_control.vhd".
INFO:Xst:1799 - State donestate is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 47                                             |
    | Transitions        | 99                                             |
    | Inputs             | 7                                              |
    | Outputs            | 48                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | waiting                                        |
    | Power Up State     | waiting                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <sf_d>.
    Found 1-bit register for signal <clock_flag>.
    Found 32-bit comparator greater for signal <control$cmp_gt0000> created at line 125.
    Found 32-bit comparator lessequal for signal <control$cmp_le0000> created at line 125.
    Found 32-bit comparator lessequal for signal <control$cmp_le0001> created at line 64.
    Found 32-bit register for signal <count>.
    Found 32-bit up counter for signal <count_temp>.
    Found 1-bit register for signal <lap_flag>.
    Found 4-bit register for signal <lap_hundredths>.
    Found 4-bit register for signal <lap_min>.
    Found 4-bit register for signal <lap_ones>.
    Found 4-bit register for signal <lap_tens>.
    Found 4-bit register for signal <lap_tenths>.
    Found 1-bit register for signal <mode_state>.
    Found 1-bit register for signal <next_mode_state>.
    Found 32-bit comparator greatequal for signal <state$cmp_ge0000> created at line 57.
    Found 1-bit register for signal <timer_flag>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  65 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <lcd_control> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/wtut_vhd/debounce.vhd".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <time_cnt>.
    Related source file is "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/time_cnt.vhd".
WARNING:Xst:1780 - Signal <tc_up> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tc_down> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <hundredths_cnt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit addsub for signal <hundredths_cnt$share0000> created at line 74.
    Found 4-bit register for signal <mins_cnt>.
    Found 4-bit addsub for signal <mins_cnt$share0000>.
    Found 4-bit register for signal <ones_cnt>.
    Found 4-bit addsub for signal <ones_cnt$share0000>.
    Found 4-bit register for signal <tens_cnt>.
    Found 4-bit addsub for signal <tens_cnt$share0000>.
    Found 4-bit register for signal <tenths_cnt>.
    Found 4-bit addsub for signal <tenths_cnt$share0000>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <time_cnt> synthesized.


Synthesizing Unit <STATMACH>.
    Related source file is "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/statmach.vhd".
    Found finite state machine <FSM_1> for signal <sreg1>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | state_reset               (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <sreg>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 27                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | state_reset               (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <clken>.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <lap_trigger>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   3 D-type flip-flop(s).
Unit <STATMACH> synthesized.


Synthesizing Unit <dcm1>.
    Related source file is "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/wtut_vhd/dcm1.vhd".
Unit <dcm1> synthesized.


Synthesizing Unit <stopwatch>.
    Related source file is "D:/GitHub/ISE_Tutorial/wtut_vhd/wtut_vhd/stopwatch.vhd".
    Found 6-bit up counter for signal <address>.
    Summary:
	inferred   1 Counter(s).
Unit <stopwatch> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 4-bit addsub                                          : 5
# Counters                                             : 3
 32-bit up counter                                     : 2
 6-bit up counter                                      : 1
# Registers                                            : 30
 1-bit register                                        : 19
 32-bit register                                       : 1
 4-bit register                                        : 9
 8-bit register                                        : 1
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 5
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <timer_state/sreg/FSM> on signal <sreg[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 0000  | 0000000000001
 0001  | 0000000010000
 0010  | 0000001000000
 0011  | 0000000001000
 0100  | 0000000100000
 0101  | 0000100000000
 0110  | 0000010000000
 0111  | 0000000000100
 1000  | 0001000000000
 1001  | 1000000000000
 1010  | 0010000000000
 1011  | 0100000000000
 1100  | 0000000000010
------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <timer_state/sreg1/FSM> on signal <sreg1[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <lcd_cntrl_inst/state/FSM> on signal <state[1:47]> with one-hot encoding.
-------------------------------------------------------------------
 State          | Encoding
-------------------------------------------------------------------
 waiting        | 00000000000000000000000000000000000000000000001
 init1          | 00000000000000000000000000000000000000000000010
 init2          | 00000000000000000000000000000000000000000000100
 init3          | 00000000000000000000000000000000000000000001000
 init4          | 00000000000000000000000000000000000000000010000
 init5          | 00000000000000000000000000000000000000000100000
 init6          | 00000000000000000000000000000000000000001000000
 init7          | 00000000000000000000000000000000000000010000000
 word1          | 00000000000000000000000000000000000000100000000
 word2          | 00000000000000000000000000000000000001000000000
 word3          | 00000000000000000000000000000000000010000000000
 word4          | 00000000000000000000000000000000000100000000000
 word5          | 00000000000000000000000000000000001000000000000
 alt_word5      | 00000000000000000000000000000000010000000000000
 word6          | 00000000000000000000000000000001000000000000000
 word7          | 00000000000000000000000000000010000000000000000
 word8          | 00000000000000000000000000000100000000000000000
 word9          | 00000000000000000000000000001000000000000000000
 word10         | 00000000000000000000000000010000000000000000000
 time_display1  | 00000000000000000000000000000000100000000000000
 time_display2  | 00000000000000000000000000100000000000000000000
 time_display3  | 00000000000000000000000001000000000000000000000
 time_display4  | 00000000000000000000000010000000000000000000000
 time_display5  | 00000000000000000000000100000000000000000000000
 time_display6  | 00000000000000000000001000000000000000000000000
 time_display7  | 00000000000000000000010000000000000000000000000
 time_display8  | 00000000000000000000100000000000000000000000000
 time_display9  | 00000000000000000001000000000000000000000000000
 time_display10 | 00000000000000000010000000000000000000000000000
 time_display11 | 00000000000000000100000000000000000000000000000
 time_display12 | 00000000000000001000000000000000000000000000000
 time_display13 | 00000000000000010000000000000000000000000000000
 time_display14 | 00000000000000100000000000000000000000000000000
 lap_display1   | 00000000000001000000000000000000000000000000000
 lap_display2   | 00000000000010000000000000000000000000000000000
 lap_display3   | 00000000000100000000000000000000000000000000000
 lap_display4   | 00000000001000000000000000000000000000000000000
 lap_display5   | 00000000010000000000000000000000000000000000000
 lap_display6   | 00000000100000000000000000000000000000000000000
 lap_display7   | 00000001000000000000000000000000000000000000000
 lap_display8   | 00000010000000000000000000000000000000000000000
 lap_display9   | 00000100000000000000000000000000000000000000000
 lap_display10  | 00001000000000000000000000000000000000000000000
 lap_display11  | 00010000000000000000000000000000000000000000000
 lap_display12  | 00100000000000000000000000000000000000000000000
 lap_display13  | 01000000000000000000000000000000000000000000000
 lap_display14  | 10000000000000000000000000000000000000000000000
 donestate      | unreached
-------------------------------------------------------------------
Reading core <ipcore_dir/timer_preset.ngc>.
Loading core <timer_preset> for timing and area information for instance <t_preset>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 5
 4-bit addsub                                          : 5
# Counters                                             : 3
 32-bit up counter                                     : 2
 6-bit up counter                                      : 1
# Registers                                            : 95
 Flip-Flops                                            : 95
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 5
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <rst> in Unit <STATMACH> is equivalent to the following FF/Latch, which will be removed : <sreg_FSM_FFd13> 

Optimizing unit <stopwatch> ...

Optimizing unit <lcd_control> ...

Optimizing unit <STATMACH> ...

Optimizing unit <time_cnt> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <timer_state_sreg1_FSM_FFd1> in Unit <stopwatch> is equivalent to the following FF/Latch, which will be removed : <timer_state_lap_trigger> 
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 225
 Flip-Flops                                            : 225

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : stopwatch.ngr
Top Level Output File Name         : stopwatch
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 643
#      GND                         : 2
#      INV                         : 19
#      LUT1                        : 70
#      LUT2                        : 33
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 54
#      LUT3_D                      : 3
#      LUT3_L                      : 9
#      LUT4                        : 197
#      LUT4_D                      : 15
#      LUT4_L                      : 15
#      MUXCY                       : 144
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 229
#      FD                          : 44
#      FDC                         : 13
#      FDCE                        : 22
#      FDE                         : 1
#      FDP                         : 1
#      FDR                         : 69
#      FDRE                        : 66
#      FDRSE                       : 1
#      FDS                         : 7
#      FDSE                        : 1
#      LD                          : 4
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 16
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 11
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                      242  out of   5888     4%  
 Number of Slice Flip Flops:            229  out of  11776     1%  
 Number of 4 input LUTs:                418  out of  11776     3%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    372     4%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
clk                                | Inst_dcm1_DCM_SP_INST:CLKFX      | 187   |
clk_divider_div_262144             | BUFG                             | 38    |
timer_state_rst                    | NONE(timer_inst_hundredths_cnt_3)| 4     |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------+----------------------------+-------+
Control Signal                                             | Buffer(FF name)            | Load  |
-----------------------------------------------------------+----------------------------+-------+
timer_state_rst(timer_state_rst:Q)                         | NONE(timer_inst_mins_cnt_0)| 16    |
timer_state_state_reset(timer_state_state_reset_and00001:O)| NONE(timer_state_clken)    | 14    |
mode_control(timer_state_sreg_FSM_Out7:O)                  | NONE(address_0)            | 6     |
-----------------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.157ns (Maximum Frequency: 122.600MHz)
   Minimum input arrival time before clock: 3.895ns
   Maximum output required time after clock: 14.285ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.136ns (frequency: 194.698MHz)
  Total number of paths / destination ports: 8128 / 278
-------------------------------------------------------------------------
Delay:               9.877ns (Levels of Logic = 7)
  Source:            lcd_cntrl_inst_state_FSM_FFd35 (FF)
  Destination:       lcd_cntrl_inst_count_temp_31 (FF)
  Source Clock:      clk rising 0.5X
  Destination Clock: clk rising 0.5X

  Data Path: lcd_cntrl_inst_state_FSM_FFd35 to lcd_cntrl_inst_count_temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.590  lcd_cntrl_inst_state_FSM_FFd35 (lcd_cntrl_inst_state_FSM_FFd35)
     LUT3_L:I0->LO         1   0.648   0.103  lcd_cntrl_inst_sf_d_temp<1>1_SW0 (N19)
     LUT4:I3->O            3   0.648   0.563  lcd_cntrl_inst_sf_d_temp<1>1 (lcd_cntrl_inst_N13)
     LUT3_L:I2->LO         1   0.648   0.103  lcd_cntrl_inst_clock_flag_mux0000111_SW0 (N21)
     LUT4:I3->O            2   0.648   0.590  lcd_cntrl_inst_clock_flag_mux0000111 (lcd_cntrl_inst_N7)
     LUT4_D:I0->O          1   0.648   0.500  lcd_cntrl_inst_clock_flag_mux00001127 (lcd_cntrl_inst_N4)
     LUT3_D:I1->LO         1   0.643   0.180  lcd_cntrl_inst_count_temp_or000011 (N201)
     LUT4:I1->O           32   0.643   1.262  lcd_cntrl_inst_count_temp_or0000 (lcd_cntrl_inst_count_temp_or0000)
     FDR:R                     0.869          lcd_cntrl_inst_count_temp_0
    ----------------------------------------
    Total                      9.877ns (5.986ns logic, 3.891ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_divider_div_262144'
  Clock period: 8.157ns (frequency: 122.600MHz)
  Total number of paths / destination ports: 1793 / 59
-------------------------------------------------------------------------
Delay:               8.157ns (Levels of Logic = 6)
  Source:            timer_state_sreg_FSM_FFd7 (FF)
  Destination:       timer_inst_mins_cnt_2 (FF)
  Source Clock:      clk_divider_div_262144 rising
  Destination Clock: clk_divider_div_262144 rising

  Data Path: timer_state_sreg_FSM_FFd7 to timer_inst_mins_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.776  timer_state_sreg_FSM_FFd7 (timer_state_sreg_FSM_FFd7)
     LUT2_D:I0->LO         1   0.648   0.103  timer_state_sreg_FSM_Out7_SW0 (N210)
     LUT4:I3->O           49   0.648   1.300  timer_state_sreg_FSM_Out7 (mode_control)
     LUT4:I2->O            5   0.648   0.665  timer_inst_mins_cnt_and00002 (timer_inst_mins_cnt_and0000)
     LUT4:I2->O            2   0.648   0.479  timer_inst_mins_cnt_mux0002<17>11 (timer_inst_N4)
     LUT3_L:I2->LO         1   0.648   0.103  timer_inst_mins_cnt_mux0002<17>40_SW0 (N132)
     LUT4:I3->O            1   0.648   0.000  timer_inst_mins_cnt_mux0002<17>40 (timer_inst_mins_cnt_mux0002<17>)
     FDCE:D                    0.252          timer_inst_mins_cnt_1
    ----------------------------------------
    Total                      8.157ns (4.731ns logic, 3.426ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'timer_state_rst'
  Clock period: 7.636ns (frequency: 130.959MHz)
  Total number of paths / destination ports: 50 / 4
-------------------------------------------------------------------------
Delay:               7.636ns (Levels of Logic = 5)
  Source:            timer_inst_hundredths_cnt_2 (LATCH)
  Destination:       timer_inst_hundredths_cnt_3 (LATCH)
  Source Clock:      timer_state_rst falling
  Destination Clock: timer_state_rst falling

  Data Path: timer_inst_hundredths_cnt_2 to timer_inst_hundredths_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               9   0.728   0.963  timer_inst_hundredths_cnt_2 (timer_inst_hundredths_cnt_2)
     LUT4:I0->O           24   0.648   1.255  timer_inst_tc_1_cmp_eq00001 (timer_inst_tc_1_cmp_eq0000)
     LUT4:I3->O            6   0.648   0.672  timer_inst_hundredths_cnt_mux0005<3>110 (timer_inst_N14)
     LUT4_L:I3->LO         1   0.648   0.103  timer_inst_hundredths_cnt_mux0005<3>32 (timer_inst_hundredths_cnt_mux0005<3>32)
     LUT4:I3->O            1   0.648   0.423  timer_inst_hundredths_cnt_mux0005<3>56_SW0 (N180)
     LUT4:I3->O            1   0.648   0.000  timer_inst_hundredths_cnt_mux0005<3>56 (timer_inst_hundredths_cnt_mux0005<3>)
     LD:D                      0.252          timer_inst_hundredths_cnt_3
    ----------------------------------------
    Total                      7.636ns (4.220ns logic, 3.416ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.521ns (Levels of Logic = 1)
  Source:            lap_load (PAD)
  Destination:       lap_load_debounce_Q1 (FF)
  Destination Clock: clk rising 0.5X

  Data Path: lap_load to lap_load_debounce_Q1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.420  lap_load_IBUF (lap_load_IBUF)
     FD:D                      0.252          lap_load_debounce_Q1
    ----------------------------------------
    Total                      1.521ns (1.101ns logic, 0.420ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_divider_div_262144'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.895ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       timer_state_sreg1_FSM_FFd2 (FF)
  Destination Clock: clk_divider_div_262144 rising

  Data Path: reset to timer_state_sreg1_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.500  reset_IBUF (reset_IBUF)
     LUT2:I1->O           16   0.643   1.034  timer_state_state_reset_and00001 (timer_state_state_reset)
     FDR:R                     0.869          timer_state_sreg1_FSM_FFd1
    ----------------------------------------
    Total                      3.895ns (2.361ns logic, 1.534ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 272 / 10
-------------------------------------------------------------------------
Offset:              14.285ns (Levels of Logic = 9)
  Source:            lcd_cntrl_inst_state_FSM_FFd35 (FF)
  Destination:       lcd_e (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: lcd_cntrl_inst_state_FSM_FFd35 to lcd_e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.590  lcd_cntrl_inst_state_FSM_FFd35 (lcd_cntrl_inst_state_FSM_FFd35)
     LUT3_L:I0->LO         1   0.648   0.103  lcd_cntrl_inst_sf_d_temp<1>1_SW0 (N19)
     LUT4:I3->O            3   0.648   0.563  lcd_cntrl_inst_sf_d_temp<1>1 (lcd_cntrl_inst_N13)
     LUT3_L:I2->LO         1   0.648   0.103  lcd_cntrl_inst_clock_flag_mux0000111_SW0 (N21)
     LUT4:I3->O            2   0.648   0.590  lcd_cntrl_inst_clock_flag_mux0000111 (lcd_cntrl_inst_N7)
     LUT4_D:I0->O          1   0.648   0.500  lcd_cntrl_inst_clock_flag_mux00001127 (lcd_cntrl_inst_N4)
     LUT3_D:I1->O          1   0.643   0.563  lcd_cntrl_inst_count_temp_or000011 (lcd_cntrl_inst_N0)
     LUT4:I0->O            1   0.648   0.563  lcd_cntrl_inst_control<0>12 (lcd_cntrl_inst_control<0>12)
     LUT2:I0->O            1   0.648   0.420  lcd_cntrl_inst_control<0>26 (lcd_e_OBUF)
     OBUF:I->O                 4.520          lcd_e_OBUF (lcd_e)
    ----------------------------------------
    Total                     14.285ns (10.290ns logic, 3.995ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.02 secs
 
--> 

Total memory usage is 342704 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    6 (   0 filtered)

