
build/main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006418  08000000  0c000000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  10000000  10000000  00030000  2**0
                  ALLOC
  2 .ram_code     00000000  10000800  10000800  00020460  2**0
                  CONTENTS
  3 PSRAM_DATA    00000000  10000800  10000800  00020460  2**0
                  CONTENTS
  4 PSRAM_BSS     00000000  10000800  10000800  00020460  2**0
                  CONTENTS
  5 .data         00000460  20000000  0c006418  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000006e0  20000460  0c006878  00020460  2**2
                  ALLOC
  7 .no_init      00000014  2000ffc0  2000ffc0  0002ffc0  2**2
                  ALLOC
  8 DSRAM2_DATA   00000000  30000000  30000000  00020460  2**0
                  CONTENTS
  9 DSRAM2_BSS    00000e00  30000000  0c006878  00030000  2**2
                  ALLOC
 10 .debug_aranges 00000870  00000000  00000000  00020460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   0000f3bb  00000000  00000000  00020cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00001f9c  00000000  00000000  0003008b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   0000b7cd  00000000  00000000  00032027  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_frame  000021ec  00000000  00000000  0003d7f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0007ed77  00000000  00000000  0003f9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loc    00004750  00000000  00000000  000be757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000007a0  00000000  00000000  000c2ea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .build_attributes 0000039a  00000000  00000000  000c3647  2**0
                  CONTENTS, READONLY
 19 .debug_macro  0001baa6  00000000  00000000  000c39e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	7d 04 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     }...............
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)
 8000206:	4780      	blx	r0
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)
 800020c:	42ac      	cmp	r4, r5
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
 8000210:	6821      	ldr	r1, [r4, #0]
 8000212:	6862      	ldr	r2, [r4, #4]
 8000214:	68a3      	ldr	r3, [r4, #8]
 8000216:	3b04      	subs	r3, #4
 8000218:	bfa2      	ittt	ge
 800021a:	58c8      	ldrge	r0, [r1, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>
 8000220:	340c      	adds	r4, #12
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)
 8000228:	42a3      	cmp	r3, r4
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
 800022c:	6819      	ldr	r1, [r3, #0]
 800022e:	685a      	ldr	r2, [r3, #4]
 8000230:	2000      	movs	r0, #0
 8000232:	3a04      	subs	r2, #4
 8000234:	bfa4      	itt	ge
 8000236:	5088      	strge	r0, [r1, r2]
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>
 800023a:	3308      	adds	r3, #8
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
 8000240:	4780      	blx	r0
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c006418 	.word	0x0c006418
 800024c:	20000000 	.word	0x20000000
 8000250:	00000460 	.word	0x00000460
 8000254:	0c006878 	.word	0x0c006878
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c006418 	.word	0x0c006418
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c006418 	.word	0x0c006418
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	20000460 	.word	0x20000460
 800027c:	000006e0 	.word	0x000006e0
 8000280:	30000000 	.word	0x30000000
 8000284:	00000e00 	.word	0x00000e00
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
 8000290:	10000800 	.word	0x10000800
 8000294:	08005bcd 	.word	0x08005bcd
 8000298:	08000248 	.word	0x08000248
 800029c:	08000278 	.word	0x08000278
 80002a0:	08000278 	.word	0x08000278
 80002a4:	08000290 	.word	0x08000290
 80002a8:	08005fd9 	.word	0x08005fd9
 80002ac:	080002e9 	.word	0x080002e9

080002b0 <BusFault_Handler>:
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <SystemCoreClockSetup>:
    .fperipheral_clkdiv = 1
};


void SystemCoreClockSetup(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
    /* Setup settings for USB clock */
    XMC_SCU_CLOCK_Init(&clock_config);
 80002b8:	480a      	ldr	r0, [pc, #40]	; (80002e4 <SystemCoreClockSetup+0x30>)
 80002ba:	f003 ff39 	bl	8004130 <XMC_SCU_CLOCK_Init>

    XMC_SCU_CLOCK_EnableUsbPll();
 80002be:	f004 fbfd 	bl	8004abc <XMC_SCU_CLOCK_EnableUsbPll>
    XMC_SCU_CLOCK_StartUsbPll(2, 64);
 80002c2:	2140      	movs	r1, #64	; 0x40
 80002c4:	2002      	movs	r0, #2
 80002c6:	f004 fc1d 	bl	8004b04 <XMC_SCU_CLOCK_StartUsbPll>
    XMC_SCU_CLOCK_SetUsbClockDivider(4);
 80002ca:	2004      	movs	r0, #4
 80002cc:	f004 fb34 	bl	8004938 <XMC_SCU_CLOCK_SetUsbClockDivider>
    XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_USBPLL);
 80002d0:	2000      	movs	r0, #0
 80002d2:	f004 fa39 	bl	8004748 <XMC_SCU_CLOCK_SetUsbClockSource>
    XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_USB);
 80002d6:	2001      	movs	r0, #1
 80002d8:	f004 fb88 	bl	80049ec <XMC_SCU_CLOCK_EnableClock>

    SystemCoreClockUpdate();
 80002dc:	f005 fdc6 	bl	8005e6c <SystemCoreClockUpdate>
}
 80002e0:	bf00      	nop
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	080062dc 	.word	0x080062dc

080002e8 <main>:
/**
 * Main program entry point. This routine configures the hardware required by
 * the application, then enters a loop to run the application tasks in sequence.
 */
int main(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
    uint16_t Bytes = 0;
 80002ee:	2300      	movs	r3, #0
 80002f0:	80fb      	strh	r3, [r7, #6]

    USB_Init();
 80002f2:	f000 f8cd 	bl	8000490 <USB_Init>

    while (1)
    {
        /* Check if data received */
        Bytes = CDC_Device_BytesReceived(&VirtualSerial_CDC_Interface);
 80002f6:	480c      	ldr	r0, [pc, #48]	; (8000328 <main+0x40>)
 80002f8:	f002 ffd2 	bl	80032a0 <CDC_Device_BytesReceived>
 80002fc:	4603      	mov	r3, r0
 80002fe:	80fb      	strh	r3, [r7, #6]

        while(Bytes > 0)
 8000300:	e00b      	b.n	800031a <main+0x32>
        {
            /* Send data back to the host */
            CDC_Device_SendByte(&VirtualSerial_CDC_Interface, CDC_Device_ReceiveByte(&VirtualSerial_CDC_Interface));
 8000302:	4809      	ldr	r0, [pc, #36]	; (8000328 <main+0x40>)
 8000304:	f003 f846 	bl	8003394 <CDC_Device_ReceiveByte>
 8000308:	4603      	mov	r3, r0
 800030a:	b2db      	uxtb	r3, r3
 800030c:	4619      	mov	r1, r3
 800030e:	4806      	ldr	r0, [pc, #24]	; (8000328 <main+0x40>)
 8000310:	f002 ff1a 	bl	8003148 <CDC_Device_SendByte>
            --Bytes;
 8000314:	88fb      	ldrh	r3, [r7, #6]
 8000316:	3b01      	subs	r3, #1
 8000318:	80fb      	strh	r3, [r7, #6]
        while(Bytes > 0)
 800031a:	88fb      	ldrh	r3, [r7, #6]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d1f0      	bne.n	8000302 <main+0x1a>
        }

        CDC_Device_USBTask(&VirtualSerial_CDC_Interface);
 8000320:	4801      	ldr	r0, [pc, #4]	; (8000328 <main+0x40>)
 8000322:	f002 fe5b 	bl	8002fdc <CDC_Device_USBTask>
        Bytes = CDC_Device_BytesReceived(&VirtualSerial_CDC_Interface);
 8000326:	e7e6      	b.n	80002f6 <main+0xe>
 8000328:	20000000 	.word	0x20000000

0800032c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000330:	4b04      	ldr	r3, [pc, #16]	; (8000344 <__NVIC_GetPriorityGrouping+0x18>)
 8000332:	68db      	ldr	r3, [r3, #12]
 8000334:	0a1b      	lsrs	r3, r3, #8
 8000336:	f003 0307 	and.w	r3, r3, #7
}
 800033a:	4618      	mov	r0, r3
 800033c:	46bd      	mov	sp, r7
 800033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000342:	4770      	bx	lr
 8000344:	e000ed00 	.word	0xe000ed00

08000348 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000348:	b480      	push	{r7}
 800034a:	b083      	sub	sp, #12
 800034c:	af00      	add	r7, sp, #0
 800034e:	4603      	mov	r3, r0
 8000350:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000356:	2b00      	cmp	r3, #0
 8000358:	db0b      	blt.n	8000372 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800035a:	79fb      	ldrb	r3, [r7, #7]
 800035c:	f003 021f 	and.w	r2, r3, #31
 8000360:	4907      	ldr	r1, [pc, #28]	; (8000380 <__NVIC_EnableIRQ+0x38>)
 8000362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000366:	095b      	lsrs	r3, r3, #5
 8000368:	2001      	movs	r0, #1
 800036a:	fa00 f202 	lsl.w	r2, r0, r2
 800036e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000372:	bf00      	nop
 8000374:	370c      	adds	r7, #12
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	e000e100 	.word	0xe000e100

08000384 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000384:	b480      	push	{r7}
 8000386:	b083      	sub	sp, #12
 8000388:	af00      	add	r7, sp, #0
 800038a:	4603      	mov	r3, r0
 800038c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800038e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000392:	2b00      	cmp	r3, #0
 8000394:	db0c      	blt.n	80003b0 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000396:	79fb      	ldrb	r3, [r7, #7]
 8000398:	f003 021f 	and.w	r2, r3, #31
 800039c:	4907      	ldr	r1, [pc, #28]	; (80003bc <__NVIC_ClearPendingIRQ+0x38>)
 800039e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003a2:	095b      	lsrs	r3, r3, #5
 80003a4:	2001      	movs	r0, #1
 80003a6:	fa00 f202 	lsl.w	r2, r0, r2
 80003aa:	3360      	adds	r3, #96	; 0x60
 80003ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80003b0:	bf00      	nop
 80003b2:	370c      	adds	r7, #12
 80003b4:	46bd      	mov	sp, r7
 80003b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ba:	4770      	bx	lr
 80003bc:	e000e100 	.word	0xe000e100

080003c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003c0:	b480      	push	{r7}
 80003c2:	b083      	sub	sp, #12
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	4603      	mov	r3, r0
 80003c8:	6039      	str	r1, [r7, #0]
 80003ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80003cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db0a      	blt.n	80003ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003d4:	683b      	ldr	r3, [r7, #0]
 80003d6:	b2da      	uxtb	r2, r3
 80003d8:	490c      	ldr	r1, [pc, #48]	; (800040c <__NVIC_SetPriority+0x4c>)
 80003da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003de:	0092      	lsls	r2, r2, #2
 80003e0:	b2d2      	uxtb	r2, r2
 80003e2:	440b      	add	r3, r1
 80003e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80003e8:	e00a      	b.n	8000400 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003ea:	683b      	ldr	r3, [r7, #0]
 80003ec:	b2da      	uxtb	r2, r3
 80003ee:	4908      	ldr	r1, [pc, #32]	; (8000410 <__NVIC_SetPriority+0x50>)
 80003f0:	79fb      	ldrb	r3, [r7, #7]
 80003f2:	f003 030f 	and.w	r3, r3, #15
 80003f6:	3b04      	subs	r3, #4
 80003f8:	0092      	lsls	r2, r2, #2
 80003fa:	b2d2      	uxtb	r2, r2
 80003fc:	440b      	add	r3, r1
 80003fe:	761a      	strb	r2, [r3, #24]
}
 8000400:	bf00      	nop
 8000402:	370c      	adds	r7, #12
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr
 800040c:	e000e100 	.word	0xe000e100
 8000410:	e000ed00 	.word	0xe000ed00

08000414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000414:	b480      	push	{r7}
 8000416:	b089      	sub	sp, #36	; 0x24
 8000418:	af00      	add	r7, sp, #0
 800041a:	60f8      	str	r0, [r7, #12]
 800041c:	60b9      	str	r1, [r7, #8]
 800041e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	f003 0307 	and.w	r3, r3, #7
 8000426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000428:	69fb      	ldr	r3, [r7, #28]
 800042a:	f1c3 0307 	rsb	r3, r3, #7
 800042e:	2b06      	cmp	r3, #6
 8000430:	bf28      	it	cs
 8000432:	2306      	movcs	r3, #6
 8000434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000436:	69fb      	ldr	r3, [r7, #28]
 8000438:	3306      	adds	r3, #6
 800043a:	2b06      	cmp	r3, #6
 800043c:	d902      	bls.n	8000444 <NVIC_EncodePriority+0x30>
 800043e:	69fb      	ldr	r3, [r7, #28]
 8000440:	3b01      	subs	r3, #1
 8000442:	e000      	b.n	8000446 <NVIC_EncodePriority+0x32>
 8000444:	2300      	movs	r3, #0
 8000446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000448:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800044c:	69bb      	ldr	r3, [r7, #24]
 800044e:	fa02 f303 	lsl.w	r3, r2, r3
 8000452:	43da      	mvns	r2, r3
 8000454:	68bb      	ldr	r3, [r7, #8]
 8000456:	401a      	ands	r2, r3
 8000458:	697b      	ldr	r3, [r7, #20]
 800045a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800045c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000460:	697b      	ldr	r3, [r7, #20]
 8000462:	fa01 f303 	lsl.w	r3, r1, r3
 8000466:	43d9      	mvns	r1, r3
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800046c:	4313      	orrs	r3, r2
         );
}
 800046e:	4618      	mov	r0, r3
 8000470:	3724      	adds	r7, #36	; 0x24
 8000472:	46bd      	mov	sp, r7
 8000474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000478:	4770      	bx	lr
	...

0800047c <USB0_0_IRQHandler>:
/*******************************************************************************
**                     Public Function Definitions                            **
*******************************************************************************/

void USB0_0_IRQHandler(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  XMC_USBD_IRQHandler(&USB_runtime);
 8000480:	4802      	ldr	r0, [pc, #8]	; (800048c <USB0_0_IRQHandler+0x10>)
 8000482:	f001 fca7 	bl	8001dd4 <XMC_USBD_IRQHandler>
}
 8000486:	bf00      	nop
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	20000020 	.word	0x20000020

08000490 <USB_Init>:

/*The function initializes the USB core layer and register call backs. */
void USB_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  USBD_Initialize(&USB_runtime);
 8000494:	4811      	ldr	r0, [pc, #68]	; (80004dc <USB_Init+0x4c>)
 8000496:	f000 fd9b 	bl	8000fd0 <USBD_Initialize>
	
  /* Interrupts configuration*/
  NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 63, 0));
 800049a:	f7ff ff47 	bl	800032c <__NVIC_GetPriorityGrouping>
 800049e:	4603      	mov	r3, r0
 80004a0:	2200      	movs	r2, #0
 80004a2:	213f      	movs	r1, #63	; 0x3f
 80004a4:	4618      	mov	r0, r3
 80004a6:	f7ff ffb5 	bl	8000414 <NVIC_EncodePriority>
 80004aa:	4603      	mov	r3, r0
 80004ac:	4619      	mov	r1, r3
 80004ae:	206b      	movs	r0, #107	; 0x6b
 80004b0:	f7ff ff86 	bl	80003c0 <__NVIC_SetPriority>
  NVIC_ClearPendingIRQ(USB0_0_IRQn);
 80004b4:	206b      	movs	r0, #107	; 0x6b
 80004b6:	f7ff ff65 	bl	8000384 <__NVIC_ClearPendingIRQ>
  NVIC_EnableIRQ(USB0_0_IRQn);
 80004ba:	206b      	movs	r0, #107	; 0x6b
 80004bc:	f7ff ff44 	bl	8000348 <__NVIC_EnableIRQ>

  /* LUFA Class Line Encoding*/
  VirtualSerial_CDC_Interface.State.LineEncoding.BaudRateBPS = 9600;
 80004c0:	4b07      	ldr	r3, [pc, #28]	; (80004e0 <USB_Init+0x50>)
 80004c2:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80004c6:	619a      	str	r2, [r3, #24]
  VirtualSerial_CDC_Interface.State.LineEncoding.DataBits = 8;
 80004c8:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <USB_Init+0x50>)
 80004ca:	2208      	movs	r2, #8
 80004cc:	779a      	strb	r2, [r3, #30]
			 *  register and despite the datasheet making no mention of its requirement in host mode.
			 */
			static inline void USB_Attach(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Attach(void)
			{
				device.Driver->DeviceConnect();
 80004ce:	4b05      	ldr	r3, [pc, #20]	; (80004e4 <USB_Init+0x54>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	68db      	ldr	r3, [r3, #12]
 80004d4:	4798      	blx	r3
			}
 80004d6:	bf00      	nop

  /* USB Connection*/
  USB_Attach();
	
}
 80004d8:	bf00      	nop
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	20000020 	.word	0x20000020
 80004e0:	20000000 	.word	0x20000000
 80004e4:	20000520 	.word	0x20000520

080004e8 <EVENT_USB_Device_Connect>:

/** Event handler for the library USB Connection event. */
void EVENT_USB_Device_Connect(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
}
 80004ec:	bf00      	nop
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr

080004f6 <EVENT_USB_Device_Disconnect>:

/** Event handler for the library USB Disconnection event. */
void EVENT_USB_Device_Disconnect(void)
{
 80004f6:	b480      	push	{r7}
 80004f8:	af00      	add	r7, sp, #0
}
 80004fa:	bf00      	nop
 80004fc:	46bd      	mov	sp, r7
 80004fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000502:	4770      	bx	lr

08000504 <EVENT_USB_Device_Reset>:

/** Event handler for the library USB Disconnection event. */
void EVENT_USB_Device_Reset(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  if(device.IsConfigured)
 8000508:	4b09      	ldr	r3, [pc, #36]	; (8000530 <EVENT_USB_Device_Reset+0x2c>)
 800050a:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 800050e:	f003 0301 	and.w	r3, r3, #1
 8000512:	b2db      	uxtb	r3, r3
 8000514:	2b00      	cmp	r3, #0
 8000516:	d008      	beq.n	800052a <EVENT_USB_Device_Reset+0x26>
  {
    USB_Init();
 8000518:	f7ff ffba 	bl	8000490 <USB_Init>
    device.IsConfigured=0;
 800051c:	4a04      	ldr	r2, [pc, #16]	; (8000530 <EVENT_USB_Device_Reset+0x2c>)
 800051e:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000522:	f36f 0300 	bfc	r3, #0, #1
 8000526:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
  }
}
 800052a:	bf00      	nop
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	20000520 	.word	0x20000520

08000534 <EVENT_USB_Device_ConfigurationChanged>:

/* Event handler for the library USB Configuration Changed event. */
void EVENT_USB_Device_ConfigurationChanged(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
  USBD_SetEndpointBuffer(CDC_NOTIFICATION_EPADDR, ep2_buf, 64);
 8000538:	2240      	movs	r2, #64	; 0x40
 800053a:	490d      	ldr	r1, [pc, #52]	; (8000570 <EVENT_USB_Device_ConfigurationChanged+0x3c>)
 800053c:	2081      	movs	r0, #129	; 0x81
 800053e:	f000 fdbd 	bl	80010bc <USBD_SetEndpointBuffer>
  USBD_SetEndpointBuffer(CDC_TX_EPADDR, ep3_buf, 64);
 8000542:	2240      	movs	r2, #64	; 0x40
 8000544:	490b      	ldr	r1, [pc, #44]	; (8000574 <EVENT_USB_Device_ConfigurationChanged+0x40>)
 8000546:	2082      	movs	r0, #130	; 0x82
 8000548:	f000 fdb8 	bl	80010bc <USBD_SetEndpointBuffer>
  USBD_SetEndpointBuffer(CDC_RX_EPADDR, ep4_buf, 64);
 800054c:	2240      	movs	r2, #64	; 0x40
 800054e:	490a      	ldr	r1, [pc, #40]	; (8000578 <EVENT_USB_Device_ConfigurationChanged+0x44>)
 8000550:	2003      	movs	r0, #3
 8000552:	f000 fdb3 	bl	80010bc <USBD_SetEndpointBuffer>
  CDC_Device_ConfigureEndpoints(&VirtualSerial_CDC_Interface);
 8000556:	4809      	ldr	r0, [pc, #36]	; (800057c <EVENT_USB_Device_ConfigurationChanged+0x48>)
 8000558:	f002 fcfc 	bl	8002f54 <CDC_Device_ConfigureEndpoints>

  device.IsConfigured = 1;
 800055c:	4a08      	ldr	r2, [pc, #32]	; (8000580 <EVENT_USB_Device_ConfigurationChanged+0x4c>)
 800055e:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000562:	f043 0301 	orr.w	r3, r3, #1
 8000566:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
}
 800056a:	bf00      	nop
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	20000460 	.word	0x20000460
 8000574:	200004a0 	.word	0x200004a0
 8000578:	200004e0 	.word	0x200004e0
 800057c:	20000000 	.word	0x20000000
 8000580:	20000520 	.word	0x20000520

08000584 <EVENT_USB_Device_ControlRequest>:

/* Event handler for the library USB Control Request reception event. */
void EVENT_USB_Device_ControlRequest()
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  CDC_Device_ProcessControlRequest(&VirtualSerial_CDC_Interface);
 8000588:	4802      	ldr	r0, [pc, #8]	; (8000594 <EVENT_USB_Device_ControlRequest+0x10>)
 800058a:	f002 fbdd 	bl	8002d48 <CDC_Device_ProcessControlRequest>
}
 800058e:	bf00      	nop
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	20000000 	.word	0x20000000

08000598 <EVENT_USB_Device_StartOfFrame>:

void EVENT_USB_Device_StartOfFrame(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
}
 800059c:	bf00      	nop
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr

080005a6 <EVENT_USB_Device_WakeUp>:

void EVENT_USB_Device_WakeUp(void)
{
 80005a6:	b480      	push	{r7}
 80005a8:	af00      	add	r7, sp, #0
}
 80005aa:	bf00      	nop
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr

080005b4 <EVENT_USB_Device_Suspend>:

void EVENT_USB_Device_Suspend(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
	...

080005c4 <CALLBACK_USB_GetDescriptor>:
 *  USB host.
 */
uint16_t CALLBACK_USB_GetDescriptor(const uint16_t wValue,
                                    const uint8_t wIndex,
                                    const void** const DescriptorAddress)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b085      	sub	sp, #20
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	603a      	str	r2, [r7, #0]
 80005ce:	80fb      	strh	r3, [r7, #6]
 80005d0:	460b      	mov	r3, r1
 80005d2:	717b      	strb	r3, [r7, #5]
	const uint8_t  DescriptorType   = (wValue >> 8);
 80005d4:	88fb      	ldrh	r3, [r7, #6]
 80005d6:	0a1b      	lsrs	r3, r3, #8
 80005d8:	b29b      	uxth	r3, r3
 80005da:	727b      	strb	r3, [r7, #9]
	const uint8_t  DescriptorNumber = (wValue & 0xFF);
 80005dc:	88fb      	ldrh	r3, [r7, #6]
 80005de:	723b      	strb	r3, [r7, #8]

	const void* Address = NULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	60fb      	str	r3, [r7, #12]
	uint16_t    Size    = NO_DESCRIPTOR;
 80005e4:	2300      	movs	r3, #0
 80005e6:	817b      	strh	r3, [r7, #10]

	switch (DescriptorType)
 80005e8:	7a7b      	ldrb	r3, [r7, #9]
 80005ea:	2b03      	cmp	r3, #3
 80005ec:	d010      	beq.n	8000610 <CALLBACK_USB_GetDescriptor+0x4c>
 80005ee:	2b03      	cmp	r3, #3
 80005f0:	dc28      	bgt.n	8000644 <CALLBACK_USB_GetDescriptor+0x80>
 80005f2:	2b01      	cmp	r3, #1
 80005f4:	d002      	beq.n	80005fc <CALLBACK_USB_GetDescriptor+0x38>
 80005f6:	2b02      	cmp	r3, #2
 80005f8:	d005      	beq.n	8000606 <CALLBACK_USB_GetDescriptor+0x42>
 80005fa:	e023      	b.n	8000644 <CALLBACK_USB_GetDescriptor+0x80>
	{
		case DTYPE_Device:
			Address = &DeviceDescriptor;
 80005fc:	4b16      	ldr	r3, [pc, #88]	; (8000658 <CALLBACK_USB_GetDescriptor+0x94>)
 80005fe:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Device_t);
 8000600:	2312      	movs	r3, #18
 8000602:	817b      	strh	r3, [r7, #10]
			break;
 8000604:	e01e      	b.n	8000644 <CALLBACK_USB_GetDescriptor+0x80>
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
 8000606:	4b15      	ldr	r3, [pc, #84]	; (800065c <CALLBACK_USB_GetDescriptor+0x98>)
 8000608:	60fb      	str	r3, [r7, #12]
			Size    = sizeof(USB_Descriptor_Configuration_t);
 800060a:	233e      	movs	r3, #62	; 0x3e
 800060c:	817b      	strh	r3, [r7, #10]
			break;
 800060e:	e019      	b.n	8000644 <CALLBACK_USB_GetDescriptor+0x80>
		case DTYPE_String:
			switch (DescriptorNumber)
 8000610:	7a3b      	ldrb	r3, [r7, #8]
 8000612:	2b02      	cmp	r3, #2
 8000614:	d010      	beq.n	8000638 <CALLBACK_USB_GetDescriptor+0x74>
 8000616:	2b02      	cmp	r3, #2
 8000618:	dc13      	bgt.n	8000642 <CALLBACK_USB_GetDescriptor+0x7e>
 800061a:	2b00      	cmp	r3, #0
 800061c:	d002      	beq.n	8000624 <CALLBACK_USB_GetDescriptor+0x60>
 800061e:	2b01      	cmp	r3, #1
 8000620:	d005      	beq.n	800062e <CALLBACK_USB_GetDescriptor+0x6a>
				case STRING_ID_Product:
					Address = &ProductString;
					Size    = ProductString.Header.Size;
					break;
			}
			break;
 8000622:	e00e      	b.n	8000642 <CALLBACK_USB_GetDescriptor+0x7e>
					Address = &LanguageString;
 8000624:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <CALLBACK_USB_GetDescriptor+0x9c>)
 8000626:	60fb      	str	r3, [r7, #12]
					Size    = LanguageString.Header.Size;
 8000628:	2304      	movs	r3, #4
 800062a:	817b      	strh	r3, [r7, #10]
					break;
 800062c:	e009      	b.n	8000642 <CALLBACK_USB_GetDescriptor+0x7e>
					Address = &ManufacturerString;
 800062e:	4b0d      	ldr	r3, [pc, #52]	; (8000664 <CALLBACK_USB_GetDescriptor+0xa0>)
 8000630:	60fb      	str	r3, [r7, #12]
					Size    = ManufacturerString.Header.Size;
 8000632:	2358      	movs	r3, #88	; 0x58
 8000634:	817b      	strh	r3, [r7, #10]
					break;
 8000636:	e004      	b.n	8000642 <CALLBACK_USB_GetDescriptor+0x7e>
					Address = &ProductString;
 8000638:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <CALLBACK_USB_GetDescriptor+0xa4>)
 800063a:	60fb      	str	r3, [r7, #12]
					Size    = ProductString.Header.Size;
 800063c:	2320      	movs	r3, #32
 800063e:	817b      	strh	r3, [r7, #10]
					break;
 8000640:	bf00      	nop
			break;
 8000642:	bf00      	nop
	}

	*DescriptorAddress = Address;
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	68fa      	ldr	r2, [r7, #12]
 8000648:	601a      	str	r2, [r3, #0]
	return Size;
 800064a:	897b      	ldrh	r3, [r7, #10]
}
 800064c:	4618      	mov	r0, r3
 800064e:	3714      	adds	r7, #20
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	080062f0 	.word	0x080062f0
 800065c:	08006304 	.word	0x08006304
 8000660:	08006344 	.word	0x08006344
 8000664:	0800634c 	.word	0x0800634c
 8000668:	080063a8 	.word	0x080063a8

0800066c <USBD_HandleEP0_Stall>:
/**
 * \brief Handle protocol stall on EP0
 *
 * Stalls EP0 and then restarts a new transfer including setting state to \ref IDLE.
 */
void USBD_HandleEP0_Stall() {
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
	/* When we stall ep0 as protocol stall, we go back into idle state and start a new read */
	device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0,1);
 8000670:	4b08      	ldr	r3, [pc, #32]	; (8000694 <USBD_HandleEP0_Stall+0x28>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000676:	2101      	movs	r1, #1
 8000678:	2080      	movs	r0, #128	; 0x80
 800067a:	4798      	blx	r3
	device.EP0_State = IDLE;
 800067c:	4b05      	ldr	r3, [pc, #20]	; (8000694 <USBD_HandleEP0_Stall+0x28>)
 800067e:	2201      	movs	r2, #1
 8000680:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	device.Driver->EndpointReadStart(0,24);
 8000684:	4b03      	ldr	r3, [pc, #12]	; (8000694 <USBD_HandleEP0_Stall+0x28>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800068a:	2118      	movs	r1, #24
 800068c:	2000      	movs	r0, #0
 800068e:	4798      	blx	r3
}
 8000690:	bf00      	nop
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000520 	.word	0x20000520

08000698 <USB_Device_ProcessControlRequest>:
 * \ref EVENT_USB_Device_ControlRequest function. There the user has the chance to complete
 * some custom request or override the handling of this function. If the user has handled the
 * request, he has to call \ref Endpoint_ClearSETUP.
 *
 */
void USB_Device_ProcessControlRequest() {
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af00      	add	r7, sp, #0
	uint32_t length = 0,ret;
 800069e:	2300      	movs	r3, #0
 80006a0:	617b      	str	r3, [r7, #20]
	uint16_t status = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	813b      	strh	r3, [r7, #8]
	void *buffer;
	uint8_t Value;
	uint16_t Index;

	Value = USB_ControlRequest.wValue & 0x00FF;
 80006a6:	4ba5      	ldr	r3, [pc, #660]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 80006a8:	885b      	ldrh	r3, [r3, #2]
 80006aa:	b29b      	uxth	r3, r3
 80006ac:	74fb      	strb	r3, [r7, #19]

	/* Handling of descriptors */
	EVENT_USB_Device_ControlRequest();
 80006ae:	f7ff ff69 	bl	8000584 <EVENT_USB_Device_ControlRequest>
	if (!device.IsSetupRecieved)
 80006b2:	4ba3      	ldr	r3, [pc, #652]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 80006b4:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 80006b8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	2b00      	cmp	r3, #0
 80006c0:	f000 81fd 	beq.w	8000abe <USB_Device_ProcessControlRequest+0x426>
		return;

	/* default request handling */
	switch (USB_ControlRequest.bRequest) {
 80006c4:	4b9d      	ldr	r3, [pc, #628]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 80006c6:	785b      	ldrb	r3, [r3, #1]
 80006c8:	2b0c      	cmp	r3, #12
 80006ca:	f200 81e8 	bhi.w	8000a9e <USB_Device_ProcessControlRequest+0x406>
 80006ce:	a201      	add	r2, pc, #4	; (adr r2, 80006d4 <USB_Device_ProcessControlRequest+0x3c>)
 80006d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006d4:	0800084b 	.word	0x0800084b
 80006d8:	08000709 	.word	0x08000709
 80006dc:	08000a9f 	.word	0x08000a9f
 80006e0:	080009d5 	.word	0x080009d5
 80006e4:	08000a9f 	.word	0x08000a9f
 80006e8:	0800092f 	.word	0x0800092f
 80006ec:	080007af 	.word	0x080007af
 80006f0:	0800099b 	.word	0x0800099b
 80006f4:	0800079f 	.word	0x0800079f
 80006f8:	08000963 	.word	0x08000963
 80006fc:	08000813 	.word	0x08000813
 8000700:	080009a1 	.word	0x080009a1
 8000704:	08000a99 	.word	0x08000a99
	case REQ_ClearFeature:
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT) {
 8000708:	4b8c      	ldr	r3, [pc, #560]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	f003 0303 	and.w	r3, r3, #3
 8000710:	2b02      	cmp	r3, #2
 8000712:	d133      	bne.n	800077c <USB_Device_ProcessControlRequest+0xe4>
			Index = USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK;
 8000714:	4b89      	ldr	r3, [pc, #548]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 8000716:	889b      	ldrh	r3, [r3, #4]
 8000718:	b29b      	uxth	r3, r3
 800071a:	f003 030f 	and.w	r3, r3, #15
 800071e:	817b      	strh	r3, [r7, #10]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0)  &&
 8000720:	4b88      	ldr	r3, [pc, #544]	; (8000944 <USB_Device_ProcessControlRequest+0x2ac>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	b2db      	uxtb	r3, r3
 8000726:	2b04      	cmp	r3, #4
 8000728:	d004      	beq.n	8000734 <USB_Device_ProcessControlRequest+0x9c>
 800072a:	4b84      	ldr	r3, [pc, #528]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 800072c:	889b      	ldrh	r3, [r3, #4]
 800072e:	b29b      	uxth	r3, r3
 8000730:	2b00      	cmp	r3, #0
 8000732:	d120      	bne.n	8000776 <USB_Device_ProcessControlRequest+0xde>
					device.Endpoints[Index].IsConfigured==1) {
 8000734:	897b      	ldrh	r3, [r7, #10]
 8000736:	4a82      	ldr	r2, [pc, #520]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 8000738:	212c      	movs	r1, #44	; 0x2c
 800073a:	fb01 f303 	mul.w	r3, r1, r3
 800073e:	4413      	add	r3, r2
 8000740:	7a1b      	ldrb	r3, [r3, #8]
 8000742:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000746:	b2db      	uxtb	r3, r3
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0)  &&
 8000748:	2b01      	cmp	r3, #1
 800074a:	d114      	bne.n	8000776 <USB_Device_ProcessControlRequest+0xde>
				device.Endpoints[Index].IsHalted = 0;
 800074c:	897b      	ldrh	r3, [r7, #10]
 800074e:	4a7c      	ldr	r2, [pc, #496]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 8000750:	212c      	movs	r1, #44	; 0x2c
 8000752:	fb01 f303 	mul.w	r3, r1, r3
 8000756:	441a      	add	r2, r3
 8000758:	7a13      	ldrb	r3, [r2, #8]
 800075a:	f36f 0382 	bfc	r3, #2, #1
 800075e:	7213      	strb	r3, [r2, #8]
				device.Driver->EndpointStall(USB_ControlRequest.wIndex,0);
 8000760:	4b77      	ldr	r3, [pc, #476]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000766:	4a75      	ldr	r2, [pc, #468]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 8000768:	8892      	ldrh	r2, [r2, #4]
 800076a:	b292      	uxth	r2, r2
 800076c:	b2d2      	uxtb	r2, r2
 800076e:	2100      	movs	r1, #0
 8000770:	4610      	mov	r0, r2
 8000772:	4798      	blx	r3
			} else {
				USBD_HandleEP0_Stall();
			}
			break;
 8000774:	e19b      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
				USBD_HandleEP0_Stall();
 8000776:	f7ff ff79 	bl	800066c <USBD_HandleEP0_Stall>
			break;
 800077a:	e198      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		}
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_DEVICE) {
 800077c:	4b6f      	ldr	r3, [pc, #444]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	f003 0303 	and.w	r3, r3, #3
 8000784:	2b00      	cmp	r3, #0
 8000786:	d107      	bne.n	8000798 <USB_Device_ProcessControlRequest+0x100>
			 device.RemoteWakeUp = 0;
 8000788:	4a6d      	ldr	r2, [pc, #436]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 800078a:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 800078e:	f36f 0382 	bfc	r3, #2, #1
 8000792:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
			 break;
 8000796:	e18a      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		}
		USBD_HandleEP0_Stall();
 8000798:	f7ff ff68 	bl	800066c <USBD_HandleEP0_Stall>
		break;
 800079c:	e187      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>

	case REQ_GetConfiguration:
		device.Driver->EndpointWrite(0,&device.Configuration,1);
 800079e:	4b68      	ldr	r3, [pc, #416]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a4:	2201      	movs	r2, #1
 80007a6:	4968      	ldr	r1, [pc, #416]	; (8000948 <USB_Device_ProcessControlRequest+0x2b0>)
 80007a8:	2000      	movs	r0, #0
 80007aa:	4798      	blx	r3
		break;
 80007ac:	e17f      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>

	case REQ_GetDescriptor:
		length = CALLBACK_USB_GetDescriptor(USB_ControlRequest.wValue,USB_ControlRequest.wIndex,(void*)&buffer);
 80007ae:	4b63      	ldr	r3, [pc, #396]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 80007b0:	885b      	ldrh	r3, [r3, #2]
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	4a61      	ldr	r2, [pc, #388]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 80007b6:	8892      	ldrh	r2, [r2, #4]
 80007b8:	b292      	uxth	r2, r2
 80007ba:	b2d1      	uxtb	r1, r2
 80007bc:	1d3a      	adds	r2, r7, #4
 80007be:	4618      	mov	r0, r3
 80007c0:	f7ff ff00 	bl	80005c4 <CALLBACK_USB_GetDescriptor>
 80007c4:	4603      	mov	r3, r0
 80007c6:	617b      	str	r3, [r7, #20]
		if (length==0)
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d102      	bne.n	80007d4 <USB_Device_ProcessControlRequest+0x13c>
			USBD_HandleEP0_Stall();
 80007ce:	f7ff ff4d 	bl	800066c <USBD_HandleEP0_Stall>
					length : USB_ControlRequest.wLength;
			ret = device.Driver->EndpointWrite(0,buffer,length);
			device.Endpoints[0].InDataLeft = length - ret;
			device.Endpoints[0].InDataBuffer = (uint8_t *)((uint32_t)buffer + ret);
		}
		break;
 80007d2:	e16c      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
			length = length < USB_ControlRequest.wLength ?
 80007d4:	4b59      	ldr	r3, [pc, #356]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 80007d6:	88db      	ldrh	r3, [r3, #6]
 80007d8:	b29b      	uxth	r3, r3
 80007da:	461a      	mov	r2, r3
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	4293      	cmp	r3, r2
 80007e0:	bf28      	it	cs
 80007e2:	4613      	movcs	r3, r2
 80007e4:	617b      	str	r3, [r7, #20]
			ret = device.Driver->EndpointWrite(0,buffer,length);
 80007e6:	4b56      	ldr	r3, [pc, #344]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ec:	6879      	ldr	r1, [r7, #4]
 80007ee:	697a      	ldr	r2, [r7, #20]
 80007f0:	2000      	movs	r0, #0
 80007f2:	4798      	blx	r3
 80007f4:	4603      	mov	r3, r0
 80007f6:	60fb      	str	r3, [r7, #12]
			device.Endpoints[0].InDataLeft = length - ret;
 80007f8:	697a      	ldr	r2, [r7, #20]
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	1ad3      	subs	r3, r2, r3
 80007fe:	4a50      	ldr	r2, [pc, #320]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 8000800:	6293      	str	r3, [r2, #40]	; 0x28
			device.Endpoints[0].InDataBuffer = (uint8_t *)((uint32_t)buffer + ret);
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	461a      	mov	r2, r3
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	4413      	add	r3, r2
 800080a:	461a      	mov	r2, r3
 800080c:	4b4c      	ldr	r3, [pc, #304]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 800080e:	62da      	str	r2, [r3, #44]	; 0x2c
		break;
 8000810:	e14d      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>

	case REQ_GetInterface:
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 8000812:	4b4c      	ldr	r3, [pc, #304]	; (8000944 <USB_Device_ProcessControlRequest+0x2ac>)
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	2b04      	cmp	r3, #4
 800081a:	d10d      	bne.n	8000838 <USB_Device_ProcessControlRequest+0x1a0>
			device.Driver->EndpointWrite(0,&device.InterfaceSettings[USB_ControlRequest.wIndex],1);
 800081c:	4b48      	ldr	r3, [pc, #288]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a46      	ldr	r2, [pc, #280]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 8000824:	8892      	ldrh	r2, [r2, #4]
 8000826:	b292      	uxth	r2, r2
 8000828:	f502 729c 	add.w	r2, r2, #312	; 0x138
 800082c:	4944      	ldr	r1, [pc, #272]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 800082e:	4411      	add	r1, r2
 8000830:	2201      	movs	r2, #1
 8000832:	2000      	movs	r0, #0
 8000834:	4798      	blx	r3
			break;
 8000836:	e13a      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		}
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 8000838:	4b42      	ldr	r3, [pc, #264]	; (8000944 <USB_Device_ProcessControlRequest+0x2ac>)
 800083a:	781b      	ldrb	r3, [r3, #0]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	2b03      	cmp	r3, #3
 8000840:	f040 8130 	bne.w	8000aa4 <USB_Device_ProcessControlRequest+0x40c>
			USBD_HandleEP0_Stall();
 8000844:	f7ff ff12 	bl	800066c <USBD_HandleEP0_Stall>
			break;
 8000848:	e131      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		}
		break;

	case REQ_GetStatus:
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_DEVICE) {
 800084a:	4b3c      	ldr	r3, [pc, #240]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	f003 0303 	and.w	r3, r3, #3
 8000852:	2b00      	cmp	r3, #0
 8000854:	d11b      	bne.n	800088e <USB_Device_ProcessControlRequest+0x1f6>
			status = device.RemoteWakeUp << 1 | device.SelfPowered;
 8000856:	4b3a      	ldr	r3, [pc, #232]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 8000858:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 800085c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000860:	b2db      	uxtb	r3, r3
 8000862:	005b      	lsls	r3, r3, #1
 8000864:	b21a      	sxth	r2, r3
 8000866:	4b36      	ldr	r3, [pc, #216]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 8000868:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 800086c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000870:	b2db      	uxtb	r3, r3
 8000872:	b21b      	sxth	r3, r3
 8000874:	4313      	orrs	r3, r2
 8000876:	b21b      	sxth	r3, r3
 8000878:	b29b      	uxth	r3, r3
 800087a:	813b      	strh	r3, [r7, #8]
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 800087c:	4b30      	ldr	r3, [pc, #192]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	f107 0108 	add.w	r1, r7, #8
 8000886:	2202      	movs	r2, #2
 8000888:	2000      	movs	r0, #0
 800088a:	4798      	blx	r3
			break;
 800088c:	e10f      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		}
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_INTERFACE && USB_DeviceState == DEVICE_STATE_Configured) {
 800088e:	4b2b      	ldr	r3, [pc, #172]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	f003 0303 	and.w	r3, r3, #3
 8000896:	2b01      	cmp	r3, #1
 8000898:	d10f      	bne.n	80008ba <USB_Device_ProcessControlRequest+0x222>
 800089a:	4b2a      	ldr	r3, [pc, #168]	; (8000944 <USB_Device_ProcessControlRequest+0x2ac>)
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	2b04      	cmp	r3, #4
 80008a2:	d10a      	bne.n	80008ba <USB_Device_ProcessControlRequest+0x222>
			status = 0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	813b      	strh	r3, [r7, #8]
			device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 80008a8:	4b25      	ldr	r3, [pc, #148]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	f107 0108 	add.w	r1, r7, #8
 80008b2:	2202      	movs	r2, #2
 80008b4:	2000      	movs	r0, #0
 80008b6:	4798      	blx	r3
			break;
 80008b8:	e0f9      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		}
		/* print endpoint status only when(or):
		 * - Device_Address_state and ep == 0
		 * - Device_configured_state and ep is configured
		 */
		if ((USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT) {
 80008ba:	4b20      	ldr	r3, [pc, #128]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	f003 0303 	and.w	r3, r3, #3
 80008c2:	2b02      	cmp	r3, #2
 80008c4:	d130      	bne.n	8000928 <USB_Device_ProcessControlRequest+0x290>
			Index = USB_ControlRequest.wIndex & 0xFF & ENDPOINT_EPNUM_MASK;
 80008c6:	4b1d      	ldr	r3, [pc, #116]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 80008c8:	889b      	ldrh	r3, [r3, #4]
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	f003 030f 	and.w	r3, r3, #15
 80008d0:	817b      	strh	r3, [r7, #10]
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0) &&
 80008d2:	4b1c      	ldr	r3, [pc, #112]	; (8000944 <USB_Device_ProcessControlRequest+0x2ac>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	2b04      	cmp	r3, #4
 80008da:	d004      	beq.n	80008e6 <USB_Device_ProcessControlRequest+0x24e>
 80008dc:	4b17      	ldr	r3, [pc, #92]	; (800093c <USB_Device_ProcessControlRequest+0x2a4>)
 80008de:	889b      	ldrh	r3, [r3, #4]
 80008e0:	b29b      	uxth	r3, r3
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d120      	bne.n	8000928 <USB_Device_ProcessControlRequest+0x290>
					device.Endpoints[Index].IsConfigured==1) {
 80008e6:	897b      	ldrh	r3, [r7, #10]
 80008e8:	4a15      	ldr	r2, [pc, #84]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 80008ea:	212c      	movs	r1, #44	; 0x2c
 80008ec:	fb01 f303 	mul.w	r3, r1, r3
 80008f0:	4413      	add	r3, r2
 80008f2:	7a1b      	ldrb	r3, [r3, #8]
 80008f4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80008f8:	b2db      	uxtb	r3, r3
			if ((USB_DeviceState == DEVICE_STATE_Configured || USB_ControlRequest.wIndex==0) &&
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d114      	bne.n	8000928 <USB_Device_ProcessControlRequest+0x290>
				status = device.Endpoints[Index].IsHalted;
 80008fe:	897b      	ldrh	r3, [r7, #10]
 8000900:	4a0f      	ldr	r2, [pc, #60]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 8000902:	212c      	movs	r1, #44	; 0x2c
 8000904:	fb01 f303 	mul.w	r3, r1, r3
 8000908:	4413      	add	r3, r2
 800090a:	7a1b      	ldrb	r3, [r3, #8]
 800090c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000910:	b2db      	uxtb	r3, r3
 8000912:	b29b      	uxth	r3, r3
 8000914:	813b      	strh	r3, [r7, #8]
				device.Driver->EndpointWrite(0,(uint8_t*)&status,2);
 8000916:	4b0a      	ldr	r3, [pc, #40]	; (8000940 <USB_Device_ProcessControlRequest+0x2a8>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091c:	f107 0108 	add.w	r1, r7, #8
 8000920:	2202      	movs	r2, #2
 8000922:	2000      	movs	r0, #0
 8000924:	4798      	blx	r3
				break;
 8000926:	e0c2      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
			}
		}
		/* default stall */
		USBD_HandleEP0_Stall();
 8000928:	f7ff fea0 	bl	800066c <USBD_HandleEP0_Stall>
		break;
 800092c:	e0bf      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>

	case REQ_SetAddress:
		if (Value == 0)
 800092e:	7cfb      	ldrb	r3, [r7, #19]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d10b      	bne.n	800094c <USB_Device_ProcessControlRequest+0x2b4>
			USB_DeviceState = DEVICE_STATE_Default;
 8000934:	4b03      	ldr	r3, [pc, #12]	; (8000944 <USB_Device_ProcessControlRequest+0x2ac>)
 8000936:	2202      	movs	r2, #2
 8000938:	701a      	strb	r2, [r3, #0]
 800093a:	e00a      	b.n	8000952 <USB_Device_ProcessControlRequest+0x2ba>
 800093c:	20000aa8 	.word	0x20000aa8
 8000940:	20000520 	.word	0x20000520
 8000944:	20000ab0 	.word	0x20000ab0
 8000948:	20000659 	.word	0x20000659
		else
			USB_DeviceState = DEVICE_STATE_Addressed;
 800094c:	4b5e      	ldr	r3, [pc, #376]	; (8000ac8 <USB_Device_ProcessControlRequest+0x430>)
 800094e:	2203      	movs	r2, #3
 8000950:	701a      	strb	r2, [r3, #0]
		device.Driver->DeviceSetAddress(Value,XMC_USBD_SET_ADDRESS_STAGE_SETUP);
 8000952:	4b5e      	ldr	r3, [pc, #376]	; (8000acc <USB_Device_ProcessControlRequest+0x434>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	699b      	ldr	r3, [r3, #24]
 8000958:	7cfa      	ldrb	r2, [r7, #19]
 800095a:	2100      	movs	r1, #0
 800095c:	4610      	mov	r0, r2
 800095e:	4798      	blx	r3
		break;
 8000960:	e0a5      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>

	case REQ_SetConfiguration:
		/* Regardless the state update the configuration to unconfigure endpoints */
		device.Configuration = Value;
 8000962:	4a5a      	ldr	r2, [pc, #360]	; (8000acc <USB_Device_ProcessControlRequest+0x434>)
 8000964:	7cfb      	ldrb	r3, [r7, #19]
 8000966:	f882 3139 	strb.w	r3, [r2, #313]	; 0x139
		EVENT_USB_Device_ConfigurationChanged();
 800096a:	f7ff fde3 	bl	8000534 <EVENT_USB_Device_ConfigurationChanged>
		/* when config 0 is choosen, we are back in address state */
		if (Value == 0) {
 800096e:	7cfb      	ldrb	r3, [r7, #19]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d103      	bne.n	800097c <USB_Device_ProcessControlRequest+0x2e4>
			USB_DeviceState = DEVICE_STATE_Addressed;
 8000974:	4b54      	ldr	r3, [pc, #336]	; (8000ac8 <USB_Device_ProcessControlRequest+0x430>)
 8000976:	2203      	movs	r2, #3
 8000978:	701a      	strb	r2, [r3, #0]
			break;
 800097a:	e098      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		}
		/* go ahead only with vailid config. (must be set in event) */
		if (device.IsConfigured == 1)
 800097c:	4b53      	ldr	r3, [pc, #332]	; (8000acc <USB_Device_ProcessControlRequest+0x434>)
 800097e:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8000982:	f003 0301 	and.w	r3, r3, #1
 8000986:	b2db      	uxtb	r3, r3
 8000988:	2b00      	cmp	r3, #0
 800098a:	d003      	beq.n	8000994 <USB_Device_ProcessControlRequest+0x2fc>
			USB_DeviceState = DEVICE_STATE_Configured;
 800098c:	4b4e      	ldr	r3, [pc, #312]	; (8000ac8 <USB_Device_ProcessControlRequest+0x430>)
 800098e:	2204      	movs	r2, #4
 8000990:	701a      	strb	r2, [r3, #0]
		else
			USBD_HandleEP0_Stall();
		break;
 8000992:	e08c      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
			USBD_HandleEP0_Stall();
 8000994:	f7ff fe6a 	bl	800066c <USBD_HandleEP0_Stall>
		break;
 8000998:	e089      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>

	case REQ_SetDescriptor:
		/* Set Descriptor not supported, so stall */
		USBD_HandleEP0_Stall();
 800099a:	f7ff fe67 	bl	800066c <USBD_HandleEP0_Stall>
		break;
 800099e:	e086      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>

	case REQ_SetInterface:
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 80009a0:	4b49      	ldr	r3, [pc, #292]	; (8000ac8 <USB_Device_ProcessControlRequest+0x430>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b04      	cmp	r3, #4
 80009a8:	d10c      	bne.n	80009c4 <USB_Device_ProcessControlRequest+0x32c>
			/* TODO: Check if interface and altsetting exists and configuration is allowed, else stall */
			device.InterfaceSettings[USB_ControlRequest.wIndex] = USB_ControlRequest.wValue;
 80009aa:	4b49      	ldr	r3, [pc, #292]	; (8000ad0 <USB_Device_ProcessControlRequest+0x438>)
 80009ac:	885b      	ldrh	r3, [r3, #2]
 80009ae:	b29a      	uxth	r2, r3
 80009b0:	4b47      	ldr	r3, [pc, #284]	; (8000ad0 <USB_Device_ProcessControlRequest+0x438>)
 80009b2:	889b      	ldrh	r3, [r3, #4]
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	4619      	mov	r1, r3
 80009b8:	b2d2      	uxtb	r2, r2
 80009ba:	4b44      	ldr	r3, [pc, #272]	; (8000acc <USB_Device_ProcessControlRequest+0x434>)
 80009bc:	440b      	add	r3, r1
 80009be:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
			break;
 80009c2:	e074      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		}
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 80009c4:	4b40      	ldr	r3, [pc, #256]	; (8000ac8 <USB_Device_ProcessControlRequest+0x430>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	2b03      	cmp	r3, #3
 80009cc:	d16c      	bne.n	8000aa8 <USB_Device_ProcessControlRequest+0x410>
			USBD_HandleEP0_Stall();
 80009ce:	f7ff fe4d 	bl	800066c <USBD_HandleEP0_Stall>
			break;
 80009d2:	e06c      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		}
		break;

	case REQ_SetFeature:
		/* we do not support test mode */
		if (Value == FEATURE_SEL_TestMode) {
 80009d4:	7cfb      	ldrb	r3, [r7, #19]
 80009d6:	2b02      	cmp	r3, #2
 80009d8:	d102      	bne.n	80009e0 <USB_Device_ProcessControlRequest+0x348>
			USBD_HandleEP0_Stall();
 80009da:	f7ff fe47 	bl	800066c <USBD_HandleEP0_Stall>
			break;
 80009de:	e066      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		}
		/* configured state */
		if (USB_DeviceState == DEVICE_STATE_Configured) {
 80009e0:	4b39      	ldr	r3, [pc, #228]	; (8000ac8 <USB_Device_ProcessControlRequest+0x430>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	2b04      	cmp	r3, #4
 80009e8:	d137      	bne.n	8000a5a <USB_Device_ProcessControlRequest+0x3c2>
			switch (Value) {
 80009ea:	7cfb      	ldrb	r3, [r7, #19]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d009      	beq.n	8000a04 <USB_Device_ProcessControlRequest+0x36c>
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	d15b      	bne.n	8000aac <USB_Device_ProcessControlRequest+0x414>
			case FEATURE_SEL_DeviceRemoteWakeup:
				device.RemoteWakeUp = 1;
 80009f4:	4a35      	ldr	r2, [pc, #212]	; (8000acc <USB_Device_ProcessControlRequest+0x434>)
 80009f6:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 80009fa:	f043 0304 	orr.w	r3, r3, #4
 80009fe:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
				break;
 8000a02:	e029      	b.n	8000a58 <USB_Device_ProcessControlRequest+0x3c0>
			case FEATURE_SEL_EndpointHalt:
				Index = USB_ControlRequest.wIndex & 0xFF & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK;
 8000a04:	4b32      	ldr	r3, [pc, #200]	; (8000ad0 <USB_Device_ProcessControlRequest+0x438>)
 8000a06:	889b      	ldrh	r3, [r3, #4]
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	f003 030f 	and.w	r3, r3, #15
 8000a0e:	817b      	strh	r3, [r7, #10]
				if (device.Endpoints[Index].IsConfigured == 0)
 8000a10:	897b      	ldrh	r3, [r7, #10]
 8000a12:	4a2e      	ldr	r2, [pc, #184]	; (8000acc <USB_Device_ProcessControlRequest+0x434>)
 8000a14:	212c      	movs	r1, #44	; 0x2c
 8000a16:	fb01 f303 	mul.w	r3, r1, r3
 8000a1a:	4413      	add	r3, r2
 8000a1c:	7a1b      	ldrb	r3, [r3, #8]
 8000a1e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d102      	bne.n	8000a2e <USB_Device_ProcessControlRequest+0x396>
					USBD_HandleEP0_Stall();
 8000a28:	f7ff fe20 	bl	800066c <USBD_HandleEP0_Stall>
				else {
					device.Endpoints[Index].IsHalted = 1;
					device.Driver->EndpointStall(USB_ControlRequest.wIndex,1);
				}
				break;
 8000a2c:	e013      	b.n	8000a56 <USB_Device_ProcessControlRequest+0x3be>
					device.Endpoints[Index].IsHalted = 1;
 8000a2e:	897b      	ldrh	r3, [r7, #10]
 8000a30:	4a26      	ldr	r2, [pc, #152]	; (8000acc <USB_Device_ProcessControlRequest+0x434>)
 8000a32:	212c      	movs	r1, #44	; 0x2c
 8000a34:	fb01 f303 	mul.w	r3, r1, r3
 8000a38:	441a      	add	r2, r3
 8000a3a:	7a13      	ldrb	r3, [r2, #8]
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	7213      	strb	r3, [r2, #8]
					device.Driver->EndpointStall(USB_ControlRequest.wIndex,1);
 8000a42:	4b22      	ldr	r3, [pc, #136]	; (8000acc <USB_Device_ProcessControlRequest+0x434>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a48:	4a21      	ldr	r2, [pc, #132]	; (8000ad0 <USB_Device_ProcessControlRequest+0x438>)
 8000a4a:	8892      	ldrh	r2, [r2, #4]
 8000a4c:	b292      	uxth	r2, r2
 8000a4e:	b2d2      	uxtb	r2, r2
 8000a50:	2101      	movs	r1, #1
 8000a52:	4610      	mov	r0, r2
 8000a54:	4798      	blx	r3
				break;
 8000a56:	bf00      	nop
			}
			break;
 8000a58:	e028      	b.n	8000aac <USB_Device_ProcessControlRequest+0x414>
		}
		/* when addressed, only ep0 can be halted */
		if (USB_DeviceState == DEVICE_STATE_Addressed) {
 8000a5a:	4b1b      	ldr	r3, [pc, #108]	; (8000ac8 <USB_Device_ProcessControlRequest+0x430>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	2b03      	cmp	r3, #3
 8000a62:	d116      	bne.n	8000a92 <USB_Device_ProcessControlRequest+0x3fa>
			if (Value == FEATURE_SEL_EndpointHalt &&
 8000a64:	7cfb      	ldrb	r3, [r7, #19]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d113      	bne.n	8000a92 <USB_Device_ProcessControlRequest+0x3fa>
					(USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT &&
 8000a6a:	4b19      	ldr	r3, [pc, #100]	; (8000ad0 <USB_Device_ProcessControlRequest+0x438>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	f003 0303 	and.w	r3, r3, #3
			if (Value == FEATURE_SEL_EndpointHalt &&
 8000a72:	2b02      	cmp	r3, #2
 8000a74:	d10d      	bne.n	8000a92 <USB_Device_ProcessControlRequest+0x3fa>
					(USB_ControlRequest.wIndex & 0x00FF) == 0x0) {
 8000a76:	4b16      	ldr	r3, [pc, #88]	; (8000ad0 <USB_Device_ProcessControlRequest+0x438>)
 8000a78:	889b      	ldrh	r3, [r3, #4]
 8000a7a:	b29b      	uxth	r3, r3
 8000a7c:	b2db      	uxtb	r3, r3
					(USB_ControlRequest.bmRequestType & 0x3) == REQREC_ENDPOINT &&
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d107      	bne.n	8000a92 <USB_Device_ProcessControlRequest+0x3fa>
				device.Endpoints[0].IsHalted = 1;
 8000a82:	4a12      	ldr	r2, [pc, #72]	; (8000acc <USB_Device_ProcessControlRequest+0x434>)
 8000a84:	7a13      	ldrb	r3, [r2, #8]
 8000a86:	f043 0304 	orr.w	r3, r3, #4
 8000a8a:	7213      	strb	r3, [r2, #8]
				USBD_HandleEP0_Stall();
 8000a8c:	f7ff fdee 	bl	800066c <USBD_HandleEP0_Stall>
				break;
 8000a90:	e00d      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
			}
		}
		/* default behaviour is stall */
		USBD_HandleEP0_Stall();
 8000a92:	f7ff fdeb 	bl	800066c <USBD_HandleEP0_Stall>
		break;
 8000a96:	e00a      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>

	case REQ_SynchFrame:
		/* Not yet supported */
		USBD_HandleEP0_Stall();
 8000a98:	f7ff fde8 	bl	800066c <USBD_HandleEP0_Stall>
		break;
 8000a9c:	e007      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>

	default:
		USBD_HandleEP0_Stall();
 8000a9e:	f7ff fde5 	bl	800066c <USBD_HandleEP0_Stall>
 8000aa2:	e004      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		break;
 8000aa4:	bf00      	nop
 8000aa6:	e002      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
		break;
 8000aa8:	bf00      	nop
 8000aaa:	e000      	b.n	8000aae <USB_Device_ProcessControlRequest+0x416>
			break;
 8000aac:	bf00      	nop
	}
	device.IsSetupRecieved = 0;
 8000aae:	4a07      	ldr	r2, [pc, #28]	; (8000acc <USB_Device_ProcessControlRequest+0x434>)
 8000ab0:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000ab4:	f36f 0341 	bfc	r3, #1, #1
 8000ab8:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
 8000abc:	e000      	b.n	8000ac0 <USB_Device_ProcessControlRequest+0x428>
		return;
 8000abe:	bf00      	nop
}
 8000ac0:	3718      	adds	r7, #24
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000ab0 	.word	0x20000ab0
 8000acc:	20000520 	.word	0x20000520
 8000ad0:	20000aa8 	.word	0x20000aa8

08000ad4 <USBD_HandleEP0_IN>:
 * \brief Handle complete IN transfer on EP0
 *
 * In \ref IN_DATA state it starts a receive and switches to \ref OUT_STATUS state.
 * In \ref IN_STATUS state its starts a new read of setup packets and switches to \ref IDLE.
 */
void USBD_HandleEP0_IN() {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
	if (device.EP0_State == IN_DATA) {
 8000ad8:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <USBD_HandleEP0_IN+0x48>)
 8000ada:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d109      	bne.n	8000af6 <USBD_HandleEP0_IN+0x22>
		/* Read zero length out data packet */
		device.Driver->EndpointReadStart(0,0);
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	; (8000b1c <USBD_HandleEP0_IN+0x48>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ae8:	2100      	movs	r1, #0
 8000aea:	2000      	movs	r0, #0
 8000aec:	4798      	blx	r3
		device.EP0_State = OUT_STATUS;
 8000aee:	4b0b      	ldr	r3, [pc, #44]	; (8000b1c <USBD_HandleEP0_IN+0x48>)
 8000af0:	2205      	movs	r2, #5
 8000af2:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
	if (device.EP0_State == IN_STATUS) {
 8000af6:	4b09      	ldr	r3, [pc, #36]	; (8000b1c <USBD_HandleEP0_IN+0x48>)
 8000af8:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8000afc:	2b03      	cmp	r3, #3
 8000afe:	d10b      	bne.n	8000b18 <USBD_HandleEP0_IN+0x44>
		/* Request new setup packet */
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 8000b00:	4b06      	ldr	r3, [pc, #24]	; (8000b1c <USBD_HandleEP0_IN+0x48>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b06:	4a05      	ldr	r2, [pc, #20]	; (8000b1c <USBD_HandleEP0_IN+0x48>)
 8000b08:	7912      	ldrb	r2, [r2, #4]
 8000b0a:	2118      	movs	r1, #24
 8000b0c:	4610      	mov	r0, r2
 8000b0e:	4798      	blx	r3
		device.EP0_State = IDLE;
 8000b10:	4b02      	ldr	r3, [pc, #8]	; (8000b1c <USBD_HandleEP0_IN+0x48>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20000520 	.word	0x20000520

08000b20 <USBD_HandleEP0_OUT>:
 * \brief Handle complete OUT transfer on EP0
 *
 * Handles the OUT packet based on the state of endpoint 0. Starts a new read for new SETUP packets, when in \ref OUT_STATUS.
 * When endpoint 0 is in \ref OUT_DATA state, it handles the received data and starts a write transaction for \ref IN_STATUS.
 */
void USBD_HandleEP0_OUT() {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	if (device.EP0_State == OUT_DATA) {
 8000b24:	4b12      	ldr	r3, [pc, #72]	; (8000b70 <USBD_HandleEP0_OUT+0x50>)
 8000b26:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8000b2a:	2b04      	cmp	r3, #4
 8000b2c:	d10c      	bne.n	8000b48 <USBD_HandleEP0_OUT+0x28>
		/* Now we have the data for handling the request */
		USB_Device_ProcessControlRequest();
 8000b2e:	f7ff fdb3 	bl	8000698 <USB_Device_ProcessControlRequest>
		/* Zero length packet for status stage */
		device.Driver->EndpointWrite(ENDPOINT_DIR_MASK & 0,0,0);
 8000b32:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <USBD_HandleEP0_OUT+0x50>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	4798      	blx	r3
		device.EP0_State = IN_STATUS;
 8000b40:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <USBD_HandleEP0_OUT+0x50>)
 8000b42:	2203      	movs	r2, #3
 8000b44:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
	if (device.EP0_State == OUT_STATUS) {
 8000b48:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <USBD_HandleEP0_OUT+0x50>)
 8000b4a:	f893 313b 	ldrb.w	r3, [r3, #315]	; 0x13b
 8000b4e:	2b05      	cmp	r3, #5
 8000b50:	d10b      	bne.n	8000b6a <USBD_HandleEP0_OUT+0x4a>
		/* Request new setup packet */
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 8000b52:	4b07      	ldr	r3, [pc, #28]	; (8000b70 <USBD_HandleEP0_OUT+0x50>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b58:	4a05      	ldr	r2, [pc, #20]	; (8000b70 <USBD_HandleEP0_OUT+0x50>)
 8000b5a:	7912      	ldrb	r2, [r2, #4]
 8000b5c:	2118      	movs	r1, #24
 8000b5e:	4610      	mov	r0, r2
 8000b60:	4798      	blx	r3
		device.EP0_State = IDLE;
 8000b62:	4b03      	ldr	r3, [pc, #12]	; (8000b70 <USBD_HandleEP0_OUT+0x50>)
 8000b64:	2201      	movs	r2, #1
 8000b66:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	}
}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	20000520 	.word	0x20000520

08000b74 <USBD_HandleEP0_SETUP>:
 * Handles the setup package an switches to correct state. If data is send from host to device it switches into \ref OUT_DATA state.
 * When the hosts sends all data within the setup package and \ref wLength equals zero, starts processing the request and sends a
 * in status reponse including the switch to \ref IN_STATUS.
 * When the host expects data from the device, the function processes the control request and switches to \ref IN_DATA state.
 */
void USBD_HandleEP0_SETUP() {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
	/* read setup package from ep0 */
	int32_t ret_val = device.Driver->EndpointRead(0,(void*)&USB_ControlRequest,8);
 8000b7a:	4b21      	ldr	r3, [pc, #132]	; (8000c00 <USBD_HandleEP0_SETUP+0x8c>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b80:	2208      	movs	r2, #8
 8000b82:	4920      	ldr	r1, [pc, #128]	; (8000c04 <USBD_HandleEP0_SETUP+0x90>)
 8000b84:	2000      	movs	r0, #0
 8000b86:	4798      	blx	r3
 8000b88:	6078      	str	r0, [r7, #4]
#if NO_COPY_DRIVER
	MEMCPY(&USB_ControlRequest,device.Endpoints[0].OutBuffer,sizeof(USB_ControlRequest));
#endif
	device.IsSetupRecieved = true;
 8000b8a:	4a1d      	ldr	r2, [pc, #116]	; (8000c00 <USBD_HandleEP0_SETUP+0x8c>)
 8000b8c:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000b90:	f043 0302 	orr.w	r3, r3, #2
 8000b94:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
	if (ret_val != 8 )
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2b08      	cmp	r3, #8
 8000b9c:	d12c      	bne.n	8000bf8 <USBD_HandleEP0_SETUP+0x84>
		return;

	/* preprocess */
	/* if length is zero we have only a in_status phase */
	if (USB_ControlRequest.wLength==0) {
 8000b9e:	4b19      	ldr	r3, [pc, #100]	; (8000c04 <USBD_HandleEP0_SETUP+0x90>)
 8000ba0:	88db      	ldrh	r3, [r3, #6]
 8000ba2:	b29b      	uxth	r3, r3
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d10d      	bne.n	8000bc4 <USBD_HandleEP0_SETUP+0x50>
		device.EP0_State = IN_STATUS;
 8000ba8:	4b15      	ldr	r3, [pc, #84]	; (8000c00 <USBD_HandleEP0_SETUP+0x8c>)
 8000baa:	2203      	movs	r2, #3
 8000bac:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
		USB_Device_ProcessControlRequest();
 8000bb0:	f7ff fd72 	bl	8000698 <USB_Device_ProcessControlRequest>
		device.Driver->EndpointWrite(0,0,0);
 8000bb4:	4b12      	ldr	r3, [pc, #72]	; (8000c00 <USBD_HandleEP0_SETUP+0x8c>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	2000      	movs	r0, #0
 8000bc0:	4798      	blx	r3
 8000bc2:	e01a      	b.n	8000bfa <USBD_HandleEP0_SETUP+0x86>
	} else {
		if (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_DIRECTION) {
 8000bc4:	4b0f      	ldr	r3, [pc, #60]	; (8000c04 <USBD_HandleEP0_SETUP+0x90>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	b25b      	sxtb	r3, r3
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	da06      	bge.n	8000bdc <USBD_HandleEP0_SETUP+0x68>
			device.EP0_State = IN_DATA;
 8000bce:	4b0c      	ldr	r3, [pc, #48]	; (8000c00 <USBD_HandleEP0_SETUP+0x8c>)
 8000bd0:	2202      	movs	r2, #2
 8000bd2:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
			USB_Device_ProcessControlRequest();
 8000bd6:	f7ff fd5f 	bl	8000698 <USB_Device_ProcessControlRequest>
 8000bda:	e00e      	b.n	8000bfa <USBD_HandleEP0_SETUP+0x86>
		}
		else {
			device.EP0_State = OUT_DATA;
 8000bdc:	4b08      	ldr	r3, [pc, #32]	; (8000c00 <USBD_HandleEP0_SETUP+0x8c>)
 8000bde:	2204      	movs	r2, #4
 8000be0:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
			/* Do not process request here, first read data */
			device.Driver->EndpointReadStart(0,USB_ControlRequest.wLength);
 8000be4:	4b06      	ldr	r3, [pc, #24]	; (8000c00 <USBD_HandleEP0_SETUP+0x8c>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bea:	4a06      	ldr	r2, [pc, #24]	; (8000c04 <USBD_HandleEP0_SETUP+0x90>)
 8000bec:	88d2      	ldrh	r2, [r2, #6]
 8000bee:	b292      	uxth	r2, r2
 8000bf0:	4611      	mov	r1, r2
 8000bf2:	2000      	movs	r0, #0
 8000bf4:	4798      	blx	r3
 8000bf6:	e000      	b.n	8000bfa <USBD_HandleEP0_SETUP+0x86>
		return;
 8000bf8:	bf00      	nop
		}
	}
}
 8000bfa:	3708      	adds	r7, #8
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20000520 	.word	0x20000520
 8000c04:	20000aa8 	.word	0x20000aa8

08000c08 <USBD_SignalDeviceEventHandler>:
 * The device can have several events, where it notifies the application about.
 *
 * \note Not all events are available on all chip series. (Power Events are only supported on XMC4500)
 * \see USB_USBD_EVENT
 */
void USBD_SignalDeviceEventHandler(XMC_USBD_EVENT_t event) {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	71fb      	strb	r3, [r7, #7]
	int i;
	switch (event) {
 8000c12:	79fb      	ldrb	r3, [r7, #7]
 8000c14:	2b09      	cmp	r3, #9
 8000c16:	f200 80fd 	bhi.w	8000e14 <USBD_SignalDeviceEventHandler+0x20c>
 8000c1a:	a201      	add	r2, pc, #4	; (adr r2, 8000c20 <USBD_SignalDeviceEventHandler+0x18>)
 8000c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c20:	08000d77 	.word	0x08000d77
 8000c24:	08000d65 	.word	0x08000d65
 8000c28:	08000d53 	.word	0x08000d53
 8000c2c:	08000d59 	.word	0x08000d59
 8000c30:	08000c49 	.word	0x08000c49
 8000c34:	08000e15 	.word	0x08000e15
 8000c38:	08000dfd 	.word	0x08000dfd
 8000c3c:	08000ded 	.word	0x08000ded
 8000c40:	08000e15 	.word	0x08000e15
 8000c44:	08000d4d 	.word	0x08000d4d
	case XMC_USBD_EVENT_RESET:
		USB_DeviceState = DEVICE_STATE_Default;
 8000c48:	4b74      	ldr	r3, [pc, #464]	; (8000e1c <USBD_SignalDeviceEventHandler+0x214>)
 8000c4a:	2202      	movs	r2, #2
 8000c4c:	701a      	strb	r2, [r3, #0]
		device.EP0_State = IDLE;
 8000c4e:	4b74      	ldr	r3, [pc, #464]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
		device.RemoteWakeUp = 0;
 8000c56:	4a72      	ldr	r2, [pc, #456]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000c58:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8000c5c:	f36f 0382 	bfc	r3, #2, #1
 8000c60:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
		/* Reset endpoints and configuration */
		for (i=0;i<(uint8_t)XMC_USBD_NUM_EPS; i++) {
 8000c64:	2300      	movs	r3, #0
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	e050      	b.n	8000d0c <USBD_SignalDeviceEventHandler+0x104>
			device.Endpoints[i].InInUse = 0;
 8000c6a:	4a6d      	ldr	r2, [pc, #436]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	212c      	movs	r1, #44	; 0x2c
 8000c70:	fb01 f303 	mul.w	r3, r1, r3
 8000c74:	441a      	add	r2, r3
 8000c76:	8913      	ldrh	r3, [r2, #8]
 8000c78:	f36f 1304 	bfc	r3, #4, #1
 8000c7c:	8113      	strh	r3, [r2, #8]
			device.Endpoints[i].OutInUse = 0;
 8000c7e:	4a68      	ldr	r2, [pc, #416]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	212c      	movs	r1, #44	; 0x2c
 8000c84:	fb01 f303 	mul.w	r3, r1, r3
 8000c88:	441a      	add	r2, r3
 8000c8a:	8913      	ldrh	r3, [r2, #8]
 8000c8c:	f36f 03c3 	bfc	r3, #3, #1
 8000c90:	8113      	strh	r3, [r2, #8]
			device.Endpoints[i].IsHalted = 0;
 8000c92:	4a63      	ldr	r2, [pc, #396]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	212c      	movs	r1, #44	; 0x2c
 8000c98:	fb01 f303 	mul.w	r3, r1, r3
 8000c9c:	441a      	add	r2, r3
 8000c9e:	7a13      	ldrb	r3, [r2, #8]
 8000ca0:	f36f 0382 	bfc	r3, #2, #1
 8000ca4:	7213      	strb	r3, [r2, #8]
			if (i!=0 && device.Endpoints[i].IsConfigured) {
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d02c      	beq.n	8000d06 <USBD_SignalDeviceEventHandler+0xfe>
 8000cac:	4a5c      	ldr	r2, [pc, #368]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	212c      	movs	r1, #44	; 0x2c
 8000cb2:	fb01 f303 	mul.w	r3, r1, r3
 8000cb6:	4413      	add	r3, r2
 8000cb8:	7a1b      	ldrb	r3, [r3, #8]
 8000cba:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d020      	beq.n	8000d06 <USBD_SignalDeviceEventHandler+0xfe>
				device.Driver->EndpointUnconfigure(device.Endpoints[i].Address);
 8000cc4:	4b56      	ldr	r3, [pc, #344]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	6a1b      	ldr	r3, [r3, #32]
 8000cca:	4955      	ldr	r1, [pc, #340]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000ccc:	68fa      	ldr	r2, [r7, #12]
 8000cce:	202c      	movs	r0, #44	; 0x2c
 8000cd0:	fb00 f202 	mul.w	r2, r0, r2
 8000cd4:	440a      	add	r2, r1
 8000cd6:	3204      	adds	r2, #4
 8000cd8:	7812      	ldrb	r2, [r2, #0]
 8000cda:	4610      	mov	r0, r2
 8000cdc:	4798      	blx	r3
				device.Endpoints[i].IsConfigured = 0;
 8000cde:	4a50      	ldr	r2, [pc, #320]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	212c      	movs	r1, #44	; 0x2c
 8000ce4:	fb01 f303 	mul.w	r3, r1, r3
 8000ce8:	441a      	add	r2, r3
 8000cea:	7a13      	ldrb	r3, [r2, #8]
 8000cec:	f36f 0300 	bfc	r3, #0, #1
 8000cf0:	7213      	strb	r3, [r2, #8]
				device.Endpoints[i].IsEnabled = 0;
 8000cf2:	4a4b      	ldr	r2, [pc, #300]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	212c      	movs	r1, #44	; 0x2c
 8000cf8:	fb01 f303 	mul.w	r3, r1, r3
 8000cfc:	441a      	add	r2, r3
 8000cfe:	7a13      	ldrb	r3, [r2, #8]
 8000d00:	f36f 0341 	bfc	r3, #1, #1
 8000d04:	7213      	strb	r3, [r2, #8]
		for (i=0;i<(uint8_t)XMC_USBD_NUM_EPS; i++) {
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	3301      	adds	r3, #1
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	2b06      	cmp	r3, #6
 8000d10:	ddab      	ble.n	8000c6a <USBD_SignalDeviceEventHandler+0x62>
			}
		}
		device.Configuration = 0;
 8000d12:	4b43      	ldr	r3, [pc, #268]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
		for (i=0;i<NUM_INTERFACES;i++) {
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	e009      	b.n	8000d34 <USBD_SignalDeviceEventHandler+0x12c>
			device.InterfaceSettings[i] = 0;
 8000d20:	4a3f      	ldr	r2, [pc, #252]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	4413      	add	r3, r2
 8000d26:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	701a      	strb	r2, [r3, #0]
		for (i=0;i<NUM_INTERFACES;i++) {
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	3301      	adds	r3, #1
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	ddf2      	ble.n	8000d20 <USBD_SignalDeviceEventHandler+0x118>
		}
		device.Driver->EndpointReadStart(device.Endpoints[0].Address,24);
 8000d3a:	4b39      	ldr	r3, [pc, #228]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d40:	4a37      	ldr	r2, [pc, #220]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000d42:	7912      	ldrb	r2, [r2, #4]
 8000d44:	2118      	movs	r1, #24
 8000d46:	4610      	mov	r0, r2
 8000d48:	4798      	blx	r3
		break;
 8000d4a:	e064      	b.n	8000e16 <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_SOF:
		EVENT_USB_Device_StartOfFrame();
 8000d4c:	f7ff fc24 	bl	8000598 <EVENT_USB_Device_StartOfFrame>
		break;
 8000d50:	e061      	b.n	8000e16 <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_CONNECT:
		EVENT_USB_Device_Connect();
 8000d52:	f7ff fbc9 	bl	80004e8 <EVENT_USB_Device_Connect>
		break;
 8000d56:	e05e      	b.n	8000e16 <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_DISCONNECT:
		USB_DeviceState = DEVICE_STATE_Powered;
 8000d58:	4b30      	ldr	r3, [pc, #192]	; (8000e1c <USBD_SignalDeviceEventHandler+0x214>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
		EVENT_USB_Device_Disconnect();
 8000d5e:	f7ff fbca 	bl	80004f6 <EVENT_USB_Device_Disconnect>
		break;
 8000d62:	e058      	b.n	8000e16 <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_POWER_OFF:
		 USB_DeviceState = DEVICE_STATE_Unattached;
 8000d64:	4b2d      	ldr	r3, [pc, #180]	; (8000e1c <USBD_SignalDeviceEventHandler+0x214>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	701a      	strb	r2, [r3, #0]
		 device.Driver->EndpointUnconfigure(0);
 8000d6a:	4b2d      	ldr	r3, [pc, #180]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	6a1b      	ldr	r3, [r3, #32]
 8000d70:	2000      	movs	r0, #0
 8000d72:	4798      	blx	r3
		 break;
 8000d74:	e04f      	b.n	8000e16 <USBD_SignalDeviceEventHandler+0x20e>
    case XMC_USBD_EVENT_POWER_ON:
		 USB_DeviceState = DEVICE_STATE_Powered;
 8000d76:	4b29      	ldr	r3, [pc, #164]	; (8000e1c <USBD_SignalDeviceEventHandler+0x214>)
 8000d78:	2201      	movs	r2, #1
 8000d7a:	701a      	strb	r2, [r3, #0]
		 memset(&device,0x0,sizeof(USB_Device_t));
 8000d7c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000d80:	2100      	movs	r1, #0
 8000d82:	4827      	ldr	r0, [pc, #156]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000d84:	f005 f9e6 	bl	8006154 <memset>
		 device.Driver = &Driver_USBD0;
 8000d88:	4b25      	ldr	r3, [pc, #148]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000d8a:	4a26      	ldr	r2, [pc, #152]	; (8000e24 <USBD_SignalDeviceEventHandler+0x21c>)
 8000d8c:	601a      	str	r2, [r3, #0]
		 device.EP0_State = IDLE;
 8000d8e:	4b24      	ldr	r3, [pc, #144]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
		 device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 8000d96:	4b22      	ldr	r3, [pc, #136]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000d98:	4a23      	ldr	r2, [pc, #140]	; (8000e28 <USBD_SignalDeviceEventHandler+0x220>)
 8000d9a:	621a      	str	r2, [r3, #32]
		 device.Endpoints[0].InBufferLength = 256;
 8000d9c:	4b20      	ldr	r3, [pc, #128]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000d9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000da2:	625a      	str	r2, [r3, #36]	; 0x24
		 device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 8000da4:	4b1e      	ldr	r3, [pc, #120]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000da6:	4a21      	ldr	r2, [pc, #132]	; (8000e2c <USBD_SignalDeviceEventHandler+0x224>)
 8000da8:	615a      	str	r2, [r3, #20]
		 device.Endpoints[0].OutBufferLength = 256;
 8000daa:	4b1d      	ldr	r3, [pc, #116]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000dac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000db0:	619a      	str	r2, [r3, #24]
		 device.Endpoints[0].Direction = 0;
 8000db2:	4a1b      	ldr	r2, [pc, #108]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000db4:	7913      	ldrb	r3, [r2, #4]
 8000db6:	f36f 13c7 	bfc	r3, #7, #1
 8000dba:	7113      	strb	r3, [r2, #4]
		 device.Endpoints[0].IsConfigured = 1;
 8000dbc:	4a18      	ldr	r2, [pc, #96]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000dbe:	7a13      	ldrb	r3, [r2, #8]
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	7213      	strb	r3, [r2, #8]
		 device.Endpoints[0].IsEnabled = 1;
 8000dc6:	4a16      	ldr	r2, [pc, #88]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000dc8:	7a13      	ldrb	r3, [r2, #8]
 8000dca:	f043 0302 	orr.w	r3, r3, #2
 8000dce:	7213      	strb	r3, [r2, #8]
		 device.Endpoints[0].MaxPacketSize = 64;
 8000dd0:	4a13      	ldr	r2, [pc, #76]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000dd2:	8913      	ldrh	r3, [r2, #8]
 8000dd4:	2140      	movs	r1, #64	; 0x40
 8000dd6:	f361 138c 	bfi	r3, r1, #6, #7
 8000dda:	8113      	strh	r3, [r2, #8]

		  /* then configure endpoint 0 */
		 device.Driver->EndpointConfigure(0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 8000ddc:	4b10      	ldr	r3, [pc, #64]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	69db      	ldr	r3, [r3, #28]
 8000de2:	2240      	movs	r2, #64	; 0x40
 8000de4:	2100      	movs	r1, #0
 8000de6:	2000      	movs	r0, #0
 8000de8:	4798      	blx	r3
					   (uint8_t)XMC_USBD_MAX_PACKET_SIZE);

		break;
 8000dea:	e014      	b.n	8000e16 <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_REMOTE_WAKEUP:
		break;
	case XMC_USBD_EVENT_RESUME:
		USB_DeviceState = device.PreSuspendDeviceState;
 8000dec:	4b0c      	ldr	r3, [pc, #48]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000dee:	f893 213a 	ldrb.w	r2, [r3, #314]	; 0x13a
 8000df2:	4b0a      	ldr	r3, [pc, #40]	; (8000e1c <USBD_SignalDeviceEventHandler+0x214>)
 8000df4:	701a      	strb	r2, [r3, #0]
		EVENT_USB_Device_WakeUp();
 8000df6:	f7ff fbd6 	bl	80005a6 <EVENT_USB_Device_WakeUp>
		break;
 8000dfa:	e00c      	b.n	8000e16 <USBD_SignalDeviceEventHandler+0x20e>
	case XMC_USBD_EVENT_SUSPEND:
		device.PreSuspendDeviceState = USB_DeviceState;
 8000dfc:	4b07      	ldr	r3, [pc, #28]	; (8000e1c <USBD_SignalDeviceEventHandler+0x214>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	b2da      	uxtb	r2, r3
 8000e02:	4b07      	ldr	r3, [pc, #28]	; (8000e20 <USBD_SignalDeviceEventHandler+0x218>)
 8000e04:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
		USB_DeviceState = DEVICE_STATE_Suspended;
 8000e08:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <USBD_SignalDeviceEventHandler+0x214>)
 8000e0a:	2205      	movs	r2, #5
 8000e0c:	701a      	strb	r2, [r3, #0]
		EVENT_USB_Device_Suspend();
 8000e0e:	f7ff fbd1 	bl	80005b4 <EVENT_USB_Device_Suspend>
		break;
 8000e12:	e000      	b.n	8000e16 <USBD_SignalDeviceEventHandler+0x20e>
	default:
		return;
 8000e14:	bf00      	nop
	}
}
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000ab0 	.word	0x20000ab0
 8000e20:	20000520 	.word	0x20000520
 8000e24:	080063cc 	.word	0x080063cc
 8000e28:	20000660 	.word	0x20000660
 8000e2c:	20000760 	.word	0x20000760

08000e30 <USBD_SignalEndpointEvent_Handler>:
 *
 * \param[in] ep_addr Endpoint address
 * \param[in] ep_event Endpoint event type
 *
 */
void USBD_SignalEndpointEvent_Handler (uint8_t ep_addr, XMC_USBD_EP_EVENT_t ep_event) {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	460a      	mov	r2, r1
 8000e3a:	71fb      	strb	r3, [r7, #7]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	71bb      	strb	r3, [r7, #6]
	USBD_Endpoint_t *ep =  &device.Endpoints[ep_addr & ENDPOINT_EPNUM_MASK];
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	f003 030f 	and.w	r3, r3, #15
 8000e46:	222c      	movs	r2, #44	; 0x2c
 8000e48:	fb02 f303 	mul.w	r3, r2, r3
 8000e4c:	4a5e      	ldr	r2, [pc, #376]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000e4e:	4413      	add	r3, r2
 8000e50:	3304      	adds	r3, #4
 8000e52:	617b      	str	r3, [r7, #20]
	uint8_t temp_num,temp_dir;
	int32_t data_count;
	/* store CurrentEndpoint and direction for restore after handling */
	temp_num = device.CurrentEndpoint;
 8000e54:	4b5c      	ldr	r3, [pc, #368]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000e56:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8000e5a:	74fb      	strb	r3, [r7, #19]
	temp_dir = device.CurrentDirection;
 8000e5c:	4b5a      	ldr	r3, [pc, #360]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000e5e:	f893 313d 	ldrb.w	r3, [r3, #317]	; 0x13d
 8000e62:	74bb      	strb	r3, [r7, #18]
	/* select the given endpoint */
	device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	f003 030f 	and.w	r3, r3, #15
 8000e6a:	b2da      	uxtb	r2, r3
 8000e6c:	4b56      	ldr	r3, [pc, #344]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000e6e:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
	device.CurrentDirection = ep_addr & ENDPOINT_DIR_MASK;
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	4b53      	ldr	r3, [pc, #332]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000e7c:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	/* choose what to do based on the event */
	switch (ep_event) {
 8000e80:	79bb      	ldrb	r3, [r7, #6]
 8000e82:	2b02      	cmp	r3, #2
 8000e84:	d03f      	beq.n	8000f06 <USBD_SignalEndpointEvent_Handler+0xd6>
 8000e86:	2b02      	cmp	r3, #2
 8000e88:	f300 8093 	bgt.w	8000fb2 <USBD_SignalEndpointEvent_Handler+0x182>
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d002      	beq.n	8000e96 <USBD_SignalEndpointEvent_Handler+0x66>
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d00f      	beq.n	8000eb4 <USBD_SignalEndpointEvent_Handler+0x84>
 8000e94:	e08d      	b.n	8000fb2 <USBD_SignalEndpointEvent_Handler+0x182>
	case XMC_USBD_EP_EVENT_SETUP:
		ep->OutInUse = 0;
 8000e96:	697a      	ldr	r2, [r7, #20]
 8000e98:	8893      	ldrh	r3, [r2, #4]
 8000e9a:	f36f 03c3 	bfc	r3, #3, #1
 8000e9e:	8093      	strh	r3, [r2, #4]
		switch(device.CurrentEndpoint) {
 8000ea0:	4b49      	ldr	r3, [pc, #292]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000ea2:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d102      	bne.n	8000eb0 <USBD_SignalEndpointEvent_Handler+0x80>
		case 0:
			USBD_HandleEP0_SETUP();
 8000eaa:	f7ff fe63 	bl	8000b74 <USBD_HandleEP0_SETUP>
			break;
 8000eae:	e000      	b.n	8000eb2 <USBD_SignalEndpointEvent_Handler+0x82>
		default:
			break;
 8000eb0:	bf00      	nop
		}
		break;
 8000eb2:	e07e      	b.n	8000fb2 <USBD_SignalEndpointEvent_Handler+0x182>
	case XMC_USBD_EP_EVENT_OUT:
		ep->IsOutRecieved = 1;
 8000eb4:	697a      	ldr	r2, [r7, #20]
 8000eb6:	8893      	ldrh	r3, [r2, #4]
 8000eb8:	f043 0320 	orr.w	r3, r3, #32
 8000ebc:	8093      	strh	r3, [r2, #4]
		if (ep->OutBytesAvailable == 0) {
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d110      	bne.n	8000ee8 <USBD_SignalEndpointEvent_Handler+0xb8>
			ep->OutOffset = 0; /* clear offset, new data is there */
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	2200      	movs	r2, #0
 8000eca:	60da      	str	r2, [r3, #12]
			ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,ep->OutBuffer,ep->OutBufferLength);
 8000ecc:	4b3e      	ldr	r3, [pc, #248]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ed2:	697a      	ldr	r2, [r7, #20]
 8000ed4:	7810      	ldrb	r0, [r2, #0]
 8000ed6:	697a      	ldr	r2, [r7, #20]
 8000ed8:	6911      	ldr	r1, [r2, #16]
 8000eda:	697a      	ldr	r2, [r7, #20]
 8000edc:	6952      	ldr	r2, [r2, #20]
 8000ede:	4798      	blx	r3
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	609a      	str	r2, [r3, #8]
		}
		ep->OutInUse = 0;
 8000ee8:	697a      	ldr	r2, [r7, #20]
 8000eea:	8893      	ldrh	r3, [r2, #4]
 8000eec:	f36f 03c3 	bfc	r3, #3, #1
 8000ef0:	8093      	strh	r3, [r2, #4]
		switch(device.CurrentEndpoint) {
 8000ef2:	4b35      	ldr	r3, [pc, #212]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000ef4:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d102      	bne.n	8000f02 <USBD_SignalEndpointEvent_Handler+0xd2>
		case 0:
			USBD_HandleEP0_OUT();
 8000efc:	f7ff fe10 	bl	8000b20 <USBD_HandleEP0_OUT>
			break;
 8000f00:	e000      	b.n	8000f04 <USBD_SignalEndpointEvent_Handler+0xd4>
		default:
			break;
 8000f02:	bf00      	nop
		}
		break;
 8000f04:	e055      	b.n	8000fb2 <USBD_SignalEndpointEvent_Handler+0x182>
	case XMC_USBD_EP_EVENT_IN:
		/* loop write transfers */
		if (ep->InDataLeft> 0) {
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d017      	beq.n	8000f3e <USBD_SignalEndpointEvent_Handler+0x10e>
			data_count = device.Driver->EndpointWrite(ep->Address,ep->InDataBuffer,ep->InDataLeft);
 8000f0e:	4b2e      	ldr	r3, [pc, #184]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f14:	697a      	ldr	r2, [r7, #20]
 8000f16:	7810      	ldrb	r0, [r2, #0]
 8000f18:	697a      	ldr	r2, [r7, #20]
 8000f1a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8000f1c:	697a      	ldr	r2, [r7, #20]
 8000f1e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000f20:	4798      	blx	r3
 8000f22:	60f8      	str	r0, [r7, #12]
			ep->InDataLeft -= data_count;
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	1ad2      	subs	r2, r2, r3
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	625a      	str	r2, [r3, #36]	; 0x24
			ep->InDataBuffer+= data_count;
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	441a      	add	r2, r3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	629a      	str	r2, [r3, #40]	; 0x28
			return;
 8000f3c:	e041      	b.n	8000fc2 <USBD_SignalEndpointEvent_Handler+0x192>
		} else if (ep->Number == 0 && ep->InBytesAvailable > 0 && ep->InBytesAvailable!=USB_ControlRequest.wLength && ep->InBytesAvailable % ep->MaxPacketSize == 0) {
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	f003 030f 	and.w	r3, r3, #15
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d120      	bne.n	8000f8e <USBD_SignalEndpointEvent_Handler+0x15e>
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	699b      	ldr	r3, [r3, #24]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d01c      	beq.n	8000f8e <USBD_SignalEndpointEvent_Handler+0x15e>
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	699b      	ldr	r3, [r3, #24]
 8000f58:	4a1c      	ldr	r2, [pc, #112]	; (8000fcc <USBD_SignalEndpointEvent_Handler+0x19c>)
 8000f5a:	88d2      	ldrh	r2, [r2, #6]
 8000f5c:	b292      	uxth	r2, r2
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d015      	beq.n	8000f8e <USBD_SignalEndpointEvent_Handler+0x15e>
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	699b      	ldr	r3, [r3, #24]
 8000f66:	697a      	ldr	r2, [r7, #20]
 8000f68:	8892      	ldrh	r2, [r2, #4]
 8000f6a:	f3c2 1286 	ubfx	r2, r2, #6, #7
 8000f6e:	b2d2      	uxtb	r2, r2
 8000f70:	fbb3 f1f2 	udiv	r1, r3, r2
 8000f74:	fb01 f202 	mul.w	r2, r1, r2
 8000f78:	1a9b      	subs	r3, r3, r2
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d107      	bne.n	8000f8e <USBD_SignalEndpointEvent_Handler+0x15e>
			/* if the amount of data for endpoint 0 is exact the requested amount, then no zlp has to be send */
			device.Driver->EndpointWrite(ep->Address,0,0);
 8000f7e:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f84:	697a      	ldr	r2, [r7, #20]
 8000f86:	7810      	ldrb	r0, [r2, #0]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	4798      	blx	r3
		}
		ep->InBytesAvailable = 0;
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	2200      	movs	r2, #0
 8000f92:	619a      	str	r2, [r3, #24]
		ep->InInUse = 0;
 8000f94:	697a      	ldr	r2, [r7, #20]
 8000f96:	8893      	ldrh	r3, [r2, #4]
 8000f98:	f36f 1304 	bfc	r3, #4, #1
 8000f9c:	8093      	strh	r3, [r2, #4]
		switch(device.CurrentEndpoint) {
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000fa0:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d102      	bne.n	8000fae <USBD_SignalEndpointEvent_Handler+0x17e>
		case 0:
			USBD_HandleEP0_IN();
 8000fa8:	f7ff fd94 	bl	8000ad4 <USBD_HandleEP0_IN>
			break;
 8000fac:	e000      	b.n	8000fb0 <USBD_SignalEndpointEvent_Handler+0x180>
		default:
			break;
 8000fae:	bf00      	nop
		}
		break;
 8000fb0:	bf00      	nop
	}
	device.CurrentEndpoint = temp_num;
 8000fb2:	4a05      	ldr	r2, [pc, #20]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000fb4:	7cfb      	ldrb	r3, [r7, #19]
 8000fb6:	f882 313c 	strb.w	r3, [r2, #316]	; 0x13c
	device.CurrentDirection = temp_dir;
 8000fba:	4a03      	ldr	r2, [pc, #12]	; (8000fc8 <USBD_SignalEndpointEvent_Handler+0x198>)
 8000fbc:	7cbb      	ldrb	r3, [r7, #18]
 8000fbe:	f882 313d 	strb.w	r3, [r2, #317]	; 0x13d
}
 8000fc2:	3718      	adds	r7, #24
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	20000520 	.word	0x20000520
 8000fcc:	20000aa8 	.word	0x20000aa8

08000fd0 <USBD_Initialize>:
 * \brief Initialize driver core and driver
 *
 * Intializes the USB driver core data structures and sets it into default state. Afterwards
 * it initializes the USB device controller driver and prepare it for connection via \ref USBD_Connect.
 */
int USBD_Initialize(XMC_USBD_t *usb_init) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	int32_t status = 0;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	60fb      	str	r3, [r7, #12]
	memset(&device,0x0,sizeof(USB_Device_t));
 8000fdc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4829      	ldr	r0, [pc, #164]	; (8001088 <USBD_Initialize+0xb8>)
 8000fe4:	f005 f8b6 	bl	8006154 <memset>
	USB_DeviceState = DEVICE_STATE_Unattached;
 8000fe8:	4b28      	ldr	r3, [pc, #160]	; (800108c <USBD_Initialize+0xbc>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	701a      	strb	r2, [r3, #0]
	device.Driver = &Driver_USBD0;
 8000fee:	4b26      	ldr	r3, [pc, #152]	; (8001088 <USBD_Initialize+0xb8>)
 8000ff0:	4a27      	ldr	r2, [pc, #156]	; (8001090 <USBD_Initialize+0xc0>)
 8000ff2:	601a      	str	r2, [r3, #0]
	device.EP0_State = IDLE;
 8000ff4:	4b24      	ldr	r3, [pc, #144]	; (8001088 <USBD_Initialize+0xb8>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	f883 213b 	strb.w	r2, [r3, #315]	; 0x13b
	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 8000ffc:	4b22      	ldr	r3, [pc, #136]	; (8001088 <USBD_Initialize+0xb8>)
 8000ffe:	4a25      	ldr	r2, [pc, #148]	; (8001094 <USBD_Initialize+0xc4>)
 8001000:	621a      	str	r2, [r3, #32]
	device.Endpoints[0].InBufferLength = 256;
 8001002:	4b21      	ldr	r3, [pc, #132]	; (8001088 <USBD_Initialize+0xb8>)
 8001004:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001008:	625a      	str	r2, [r3, #36]	; 0x24
	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 800100a:	4b1f      	ldr	r3, [pc, #124]	; (8001088 <USBD_Initialize+0xb8>)
 800100c:	4a22      	ldr	r2, [pc, #136]	; (8001098 <USBD_Initialize+0xc8>)
 800100e:	615a      	str	r2, [r3, #20]
	device.Endpoints[0].OutBufferLength = 256;
 8001010:	4b1d      	ldr	r3, [pc, #116]	; (8001088 <USBD_Initialize+0xb8>)
 8001012:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001016:	619a      	str	r2, [r3, #24]
	device.Endpoints[0].Direction = 0;
 8001018:	4a1b      	ldr	r2, [pc, #108]	; (8001088 <USBD_Initialize+0xb8>)
 800101a:	7913      	ldrb	r3, [r2, #4]
 800101c:	f36f 13c7 	bfc	r3, #7, #1
 8001020:	7113      	strb	r3, [r2, #4]
	device.Endpoints[0].IsConfigured = 1;
 8001022:	4a19      	ldr	r2, [pc, #100]	; (8001088 <USBD_Initialize+0xb8>)
 8001024:	7a13      	ldrb	r3, [r2, #8]
 8001026:	f043 0301 	orr.w	r3, r3, #1
 800102a:	7213      	strb	r3, [r2, #8]
	device.Endpoints[0].IsEnabled = 1;
 800102c:	4a16      	ldr	r2, [pc, #88]	; (8001088 <USBD_Initialize+0xb8>)
 800102e:	7a13      	ldrb	r3, [r2, #8]
 8001030:	f043 0302 	orr.w	r3, r3, #2
 8001034:	7213      	strb	r3, [r2, #8]
	device.Endpoints[0].MaxPacketSize = 64;
 8001036:	4a14      	ldr	r2, [pc, #80]	; (8001088 <USBD_Initialize+0xb8>)
 8001038:	8913      	ldrh	r3, [r2, #8]
 800103a:	2140      	movs	r1, #64	; 0x40
 800103c:	f361 138c 	bfi	r3, r1, #6, #7
 8001040:	8113      	strh	r3, [r2, #8]

	/* First initalize the device */
	status = device.Driver->Initialize(usb_init);
 8001042:	4b11      	ldr	r3, [pc, #68]	; (8001088 <USBD_Initialize+0xb8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	4798      	blx	r3
 800104c:	4603      	mov	r3, r0
 800104e:	60fb      	str	r3, [r7, #12]
	if (status != XMC_USBD_STATUS_OK)
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d002      	beq.n	800105c <USBD_Initialize+0x8c>
		return -1;
 8001056:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800105a:	e011      	b.n	8001080 <USBD_Initialize+0xb0>

	/* then configure endpoint 0 */
	device.Driver->EndpointConfigure(0,XMC_USBD_ENDPOINT_TYPE_CONTROL,
 800105c:	4b0a      	ldr	r3, [pc, #40]	; (8001088 <USBD_Initialize+0xb8>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	69db      	ldr	r3, [r3, #28]
 8001062:	2240      	movs	r2, #64	; 0x40
 8001064:	2100      	movs	r1, #0
 8001066:	2000      	movs	r0, #0
 8001068:	4798      	blx	r3
			(uint8_t)XMC_USBD_MAX_PACKET_SIZE);
	if (status != XMC_USBD_STATUS_OK) {
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d006      	beq.n	800107e <USBD_Initialize+0xae>
		device.Driver->Uninitialize();
 8001070:	4b05      	ldr	r3, [pc, #20]	; (8001088 <USBD_Initialize+0xb8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	4798      	blx	r3
		return -1;
 8001078:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800107c:	e000      	b.n	8001080 <USBD_Initialize+0xb0>
	}

	return 0;
 800107e:	2300      	movs	r3, #0
}
 8001080:	4618      	mov	r0, r3
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000520 	.word	0x20000520
 800108c:	20000ab0 	.word	0x20000ab0
 8001090:	080063cc 	.word	0x080063cc
 8001094:	20000660 	.word	0x20000660
 8001098:	20000760 	.word	0x20000760

0800109c <USB_IsEnumDone>:
/**
 * \brief Is the enumeration finished?
 *
 * Tell the USB device controller driver if the enumeration interrupt have been reached
 */
int USB_IsEnumDone(void){
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
	if (device.Driver->IsEnumDone())
 80010a0:	4b05      	ldr	r3, [pc, #20]	; (80010b8 <USB_IsEnumDone+0x1c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010a6:	4798      	blx	r3
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <USB_IsEnumDone+0x16>
		return 1;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e000      	b.n	80010b4 <USB_IsEnumDone+0x18>
	else
		return 0;
 80010b2:	2300      	movs	r3, #0
 }
 80010b4:	4618      	mov	r0, r3
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20000520 	.word	0x20000520

080010bc <USBD_SetEndpointBuffer>:
 *
 * \param[in] addr Endpoint address
 * \param[in] buf Buffer pointer
 * \param[in] len Buffer length
 */
void USBD_SetEndpointBuffer(uint8_t addr,uint8_t *buf,uint16_t len) {
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	6039      	str	r1, [r7, #0]
 80010c6:	71fb      	strb	r3, [r7, #7]
 80010c8:	4613      	mov	r3, r2
 80010ca:	80bb      	strh	r3, [r7, #4]
	uint8_t number  = addr & ENDPOINT_EPNUM_MASK;
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	f003 030f 	and.w	r3, r3, #15
 80010d2:	73fb      	strb	r3, [r7, #15]
	if (addr & ENDPOINT_DIR_MASK) {
 80010d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	da12      	bge.n	8001102 <USBD_SetEndpointBuffer+0x46>
		device.Endpoints[number].InBuffer = buf;
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
 80010de:	4a15      	ldr	r2, [pc, #84]	; (8001134 <USBD_SetEndpointBuffer+0x78>)
 80010e0:	212c      	movs	r1, #44	; 0x2c
 80010e2:	fb01 f303 	mul.w	r3, r1, r3
 80010e6:	4413      	add	r3, r2
 80010e8:	3320      	adds	r3, #32
 80010ea:	683a      	ldr	r2, [r7, #0]
 80010ec:	601a      	str	r2, [r3, #0]
		device.Endpoints[number].InBufferLength = len;
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	88ba      	ldrh	r2, [r7, #4]
 80010f2:	4910      	ldr	r1, [pc, #64]	; (8001134 <USBD_SetEndpointBuffer+0x78>)
 80010f4:	202c      	movs	r0, #44	; 0x2c
 80010f6:	fb00 f303 	mul.w	r3, r0, r3
 80010fa:	440b      	add	r3, r1
 80010fc:	3324      	adds	r3, #36	; 0x24
 80010fe:	601a      	str	r2, [r3, #0]
	} else {
		device.Endpoints[number].OutBuffer = buf;
		device.Endpoints[number].OutBufferLength = len;
	}
}
 8001100:	e011      	b.n	8001126 <USBD_SetEndpointBuffer+0x6a>
		device.Endpoints[number].OutBuffer = buf;
 8001102:	7bfb      	ldrb	r3, [r7, #15]
 8001104:	4a0b      	ldr	r2, [pc, #44]	; (8001134 <USBD_SetEndpointBuffer+0x78>)
 8001106:	212c      	movs	r1, #44	; 0x2c
 8001108:	fb01 f303 	mul.w	r3, r1, r3
 800110c:	4413      	add	r3, r2
 800110e:	3314      	adds	r3, #20
 8001110:	683a      	ldr	r2, [r7, #0]
 8001112:	601a      	str	r2, [r3, #0]
		device.Endpoints[number].OutBufferLength = len;
 8001114:	7bfb      	ldrb	r3, [r7, #15]
 8001116:	88ba      	ldrh	r2, [r7, #4]
 8001118:	4906      	ldr	r1, [pc, #24]	; (8001134 <USBD_SetEndpointBuffer+0x78>)
 800111a:	202c      	movs	r0, #44	; 0x2c
 800111c:	fb00 f303 	mul.w	r3, r0, r3
 8001120:	440b      	add	r3, r1
 8001122:	3318      	adds	r3, #24
 8001124:	601a      	str	r2, [r3, #0]
}
 8001126:	bf00      	nop
 8001128:	3714      	adds	r7, #20
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	20000520 	.word	0x20000520

08001138 <XMC_USBD_lDeviceActive>:
 * Therefore the endpoint inInUse flag are checked and if one endpoint is in use, 1 is returned,
 * else 0 is returned.
 * @return 1 if an endpoint is active else 0
 */
uint8_t XMC_USBD_lDeviceActive(const XMC_USBD_t *const obj) 
{
 8001138:	b480      	push	{r7}
 800113a:	b085      	sub	sp, #20
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint8_t result = 0U;
 8001140:	2300      	movs	r3, #0
 8001142:	73bb      	strb	r3, [r7, #14]
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 8001144:	2300      	movs	r3, #0
 8001146:	73fb      	strb	r3, [r7, #15]
 8001148:	e01c      	b.n	8001184 <XMC_USBD_lDeviceActive+0x4c>
  {
    if (xmc_device.ep[i].inInUse || xmc_device.ep[i].outInUse)
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	4a13      	ldr	r2, [pc, #76]	; (800119c <XMC_USBD_lDeviceActive+0x64>)
 800114e:	2134      	movs	r1, #52	; 0x34
 8001150:	fb01 f303 	mul.w	r3, r1, r3
 8001154:	4413      	add	r3, r2
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800115c:	b2db      	uxtb	r3, r3
 800115e:	2b00      	cmp	r3, #0
 8001160:	d10b      	bne.n	800117a <XMC_USBD_lDeviceActive+0x42>
 8001162:	7bfb      	ldrb	r3, [r7, #15]
 8001164:	4a0d      	ldr	r2, [pc, #52]	; (800119c <XMC_USBD_lDeviceActive+0x64>)
 8001166:	2134      	movs	r1, #52	; 0x34
 8001168:	fb01 f303 	mul.w	r3, r1, r3
 800116c:	4413      	add	r3, r2
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001174:	b2db      	uxtb	r3, r3
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <XMC_USBD_lDeviceActive+0x46>
    {
      result = 1U;
 800117a:	2301      	movs	r3, #1
 800117c:	73bb      	strb	r3, [r7, #14]
  for (i = 0U; i < (uint8_t)obj->usbd_max_num_eps; i++)
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	3301      	adds	r3, #1
 8001182:	73fb      	strb	r3, [r7, #15]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	7b1b      	ldrb	r3, [r3, #12]
 8001188:	7bfa      	ldrb	r2, [r7, #15]
 800118a:	429a      	cmp	r2, r3
 800118c:	d3dd      	bcc.n	800114a <XMC_USBD_lDeviceActive+0x12>
    }
  }
  return result;
 800118e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001190:	4618      	mov	r0, r3
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	20000898 	.word	0x20000898

080011a0 <XMC_USBD_lReadFifo>:
 *
 * @arg ep_num the endpoint to read for
 * @arg byte_count the byte count to read
 */
static void XMC_USBD_lReadFifo(const uint32_t ep_num,const uint32_t byte_count) 
{
 80011a0:	b480      	push	{r7}
 80011a2:	b08b      	sub	sp, #44	; 0x2c
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num];
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2234      	movs	r2, #52	; 0x34
 80011ae:	fb02 f303 	mul.w	r3, r2, r3
 80011b2:	4a34      	ldr	r2, [pc, #208]	; (8001284 <XMC_USBD_lReadFifo+0xe4>)
 80011b4:	4413      	add	r3, r2
 80011b6:	623b      	str	r3, [r7, #32]
  uint32_t word_count;
  uint32_t temp_data;
  uint32_t temp_word_count;
  volatile uint32_t *fifo = xmc_device.fifo[0U];
 80011b8:	4b32      	ldr	r3, [pc, #200]	; (8001284 <XMC_USBD_lReadFifo+0xe4>)
 80011ba:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 80011be:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  depctl_data_t data;
  data.d32 = xmc_device.endpoint_out_register[ep_num]->doepctl;
 80011c0:	4a30      	ldr	r2, [pc, #192]	; (8001284 <XMC_USBD_lReadFifo+0xe4>)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	3370      	adds	r3, #112	; 0x70
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	60fb      	str	r3, [r7, #12]
  word_count = (byte_count >> 2U );
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	089b      	lsrs	r3, r3, #2
 80011d4:	61bb      	str	r3, [r7, #24]
  temp_word_count = (word_count << 2U);
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	617b      	str	r3, [r7, #20]
  /* Check if ep is enabled and has buffer */
  if (!data.b.usbactep)
 80011dc:	7b7b      	ldrb	r3, [r7, #13]
 80011de:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d047      	beq.n	8001278 <XMC_USBD_lReadFifo+0xd8>
  {
    /*Do Nothing*/
  }
  else if (ep->xferBuffer == NULL)
 80011e8:	6a3b      	ldr	r3, [r7, #32]
 80011ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d043      	beq.n	8001278 <XMC_USBD_lReadFifo+0xd8>
	/*Do Nothing*/
  }
  else
  {
    /* store the data */
    for (i = 0U;i < word_count; i++)
 80011f0:	2300      	movs	r3, #0
 80011f2:	627b      	str	r3, [r7, #36]	; 0x24
 80011f4:	e00a      	b.n	800120c <XMC_USBD_lReadFifo+0x6c>
    {
      *(((uint32_t*)ep->xferBuffer)+i) = *fifo;
 80011f6:	6a3b      	ldr	r3, [r7, #32]
 80011f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	4413      	add	r3, r2
 8001200:	69fa      	ldr	r2, [r7, #28]
 8001202:	6812      	ldr	r2, [r2, #0]
 8001204:	601a      	str	r2, [r3, #0]
    for (i = 0U;i < word_count; i++)
 8001206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001208:	3301      	adds	r3, #1
 800120a:	627b      	str	r3, [r7, #36]	; 0x24
 800120c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	429a      	cmp	r2, r3
 8001212:	d3f0      	bcc.n	80011f6 <XMC_USBD_lReadFifo+0x56>
    }
    /* space is not devidable by 4 */
    if (byte_count!=temp_word_count)
 8001214:	683a      	ldr	r2, [r7, #0]
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	429a      	cmp	r2, r3
 800121a:	d021      	beq.n	8001260 <XMC_USBD_lReadFifo+0xc0>
    {
      temp_data = *fifo;
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	613b      	str	r3, [r7, #16]
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 8001222:	2300      	movs	r3, #0
 8001224:	627b      	str	r3, [r7, #36]	; 0x24
 8001226:	e015      	b.n	8001254 <XMC_USBD_lReadFifo+0xb4>
      {
        ep->xferBuffer[(word_count << 2)+i] = (uint8_t)((temp_data & ((uint32_t)0xFFU << (i * 8U))) >> (i * 8U));
 8001228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800122a:	00db      	lsls	r3, r3, #3
 800122c:	22ff      	movs	r2, #255	; 0xff
 800122e:	409a      	lsls	r2, r3
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	401a      	ands	r2, r3
 8001234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001236:	00db      	lsls	r3, r3, #3
 8001238:	fa22 f003 	lsr.w	r0, r2, r3
 800123c:	6a3b      	ldr	r3, [r7, #32]
 800123e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	0099      	lsls	r1, r3, #2
 8001244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001246:	440b      	add	r3, r1
 8001248:	4413      	add	r3, r2
 800124a:	b2c2      	uxtb	r2, r0
 800124c:	701a      	strb	r2, [r3, #0]
      for (i = 0U;(temp_word_count + i) < byte_count;i++)
 800124e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001250:	3301      	adds	r3, #1
 8001252:	627b      	str	r3, [r7, #36]	; 0x24
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001258:	4413      	add	r3, r2
 800125a:	683a      	ldr	r2, [r7, #0]
 800125c:	429a      	cmp	r2, r3
 800125e:	d8e3      	bhi.n	8001228 <XMC_USBD_lReadFifo+0x88>
      }
    }

    /* save the amount of data */
    ep->xferCount += byte_count;
 8001260:	6a3b      	ldr	r3, [r7, #32]
 8001262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	441a      	add	r2, r3
 8001268:	6a3b      	ldr	r3, [r7, #32]
 800126a:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->xferBuffer += byte_count;
 800126c:	6a3b      	ldr	r3, [r7, #32]
 800126e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	441a      	add	r2, r3
 8001274:	6a3b      	ldr	r3, [r7, #32]
 8001276:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8001278:	bf00      	nop
 800127a:	372c      	adds	r7, #44	; 0x2c
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	20000898 	.word	0x20000898

08001288 <XMC_USBD_lWriteFifo>:
 *
 * @arg[in] ep the endpoint to use
 * @return the number of bytes written to the fifo
 */
static uint32_t XMC_USBD_lWriteFifo(XMC_USBD_EP_t *const ep) 
{
 8001288:	b480      	push	{r7}
 800128a:	b089      	sub	sp, #36	; 0x24
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  volatile uint32_t *fifo;
  uint32_t byte_count;
  uint32_t word_count;
  uint32_t result;
  uint32_t i;
  fifo = xmc_device.fifo[ep->address_u.address_st.number]; /* fifo */
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001298:	b2db      	uxtb	r3, r3
 800129a:	4a23      	ldr	r2, [pc, #140]	; (8001328 <XMC_USBD_lWriteFifo+0xa0>)
 800129c:	3378      	adds	r3, #120	; 0x78
 800129e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a2:	60fb      	str	r3, [r7, #12]
  freeSpace.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dtxfsts;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	4a1e      	ldr	r2, [pc, #120]	; (8001328 <XMC_USBD_lWriteFifo+0xa0>)
 80012b0:	336a      	adds	r3, #106	; 0x6a
 80012b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b6:	699b      	ldr	r3, [r3, #24]
 80012b8:	60bb      	str	r3, [r7, #8]
  /* calculate the length and the amount of dwords to copy based on the fifo status */
  byte_count = ep->xferLength - ep->xferCount;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	61fb      	str	r3, [r7, #28]
  if (!byte_count)
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d102      	bne.n	80012d2 <XMC_USBD_lWriteFifo+0x4a>
  {
    result = 0U;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	e023      	b.n	800131a <XMC_USBD_lWriteFifo+0x92>
  }
  else
  {
    /* add the unaligned bytes to the word count to compare with the fifo space */
    word_count = ((uint32_t)byte_count + 3U) >> 2U;
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	3303      	adds	r3, #3
 80012d6:	089b      	lsrs	r3, r3, #2
 80012d8:	61bb      	str	r3, [r7, #24]
    if (word_count > (uint32_t)freeSpace.b.txfspcavail )
 80012da:	893b      	ldrh	r3, [r7, #8]
 80012dc:	461a      	mov	r2, r3
 80012de:	69bb      	ldr	r3, [r7, #24]
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d904      	bls.n	80012ee <XMC_USBD_lWriteFifo+0x66>
    {
      word_count = (uint32_t)freeSpace.b.txfspcavail;
 80012e4:	893b      	ldrh	r3, [r7, #8]
 80012e6:	61bb      	str	r3, [r7, #24]
      byte_count = (uint32_t)word_count << (uint32_t)2U;
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	61fb      	str	r3, [r7, #28]
    }

    /* copy data dword wise */
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 80012ee:	2300      	movs	r3, #0
 80012f0:	613b      	str	r3, [r7, #16]
 80012f2:	e00c      	b.n	800130e <XMC_USBD_lWriteFifo+0x86>
    {
      *fifo = *(uint32_t*)ep->xferBuffer;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	601a      	str	r2, [r3, #0]
      i++;
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	3301      	adds	r3, #1
 8001302:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < word_count;ep->xferBuffer+= 4U)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001308:	1d1a      	adds	r2, r3, #4
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	625a      	str	r2, [r3, #36]	; 0x24
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	429a      	cmp	r2, r3
 8001314:	d3ee      	bcc.n	80012f4 <XMC_USBD_lWriteFifo+0x6c>
    }
    result=byte_count;
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	617b      	str	r3, [r7, #20]
  }
  return result;
 800131a:	697b      	ldr	r3, [r7, #20]
}
 800131c:	4618      	mov	r0, r3
 800131e:	3724      	adds	r7, #36	; 0x24
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	20000898 	.word	0x20000898

0800132c <XMC_USBD_lFlushTXFifo>:
 * @param[in] fifo_num Fifo number to flush
 *
 * @note Use 0x10 as parameter to flush all tx fifos.
 */
static void XMC_USBD_lFlushTXFifo(const uint8_t fifo_num) 
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
  volatile grstctl_t data;  
  uint32_t count;
  data.d32 = 0U;
 8001336:	2300      	movs	r3, #0
 8001338:	60bb      	str	r3, [r7, #8]
  /*flush fifo */
  data.b.txfflsh = 1U;
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	f043 0320 	orr.w	r3, r3, #32
 8001340:	60bb      	str	r3, [r7, #8]
  data.b.txfnum = fifo_num;
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	f003 031f 	and.w	r3, r3, #31
 8001348:	b2da      	uxtb	r2, r3
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	f362 138a 	bfi	r3, r2, #6, #5
 8001350:	60bb      	str	r3, [r7, #8]
  xmc_device.global_register->grstctl = data.d32;
 8001352:	4b15      	ldr	r3, [pc, #84]	; (80013a8 <XMC_USBD_lFlushTXFifo+0x7c>)
 8001354:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001358:	68ba      	ldr	r2, [r7, #8]
 800135a:	611a      	str	r2, [r3, #16]
  for (count = 0U;count < 1000U; count++){}
 800135c:	2300      	movs	r3, #0
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	e002      	b.n	8001368 <XMC_USBD_lFlushTXFifo+0x3c>
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	3301      	adds	r3, #1
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800136e:	d3f8      	bcc.n	8001362 <XMC_USBD_lFlushTXFifo+0x36>
  do
  {
   data.d32 = xmc_device.global_register->grstctl;
 8001370:	4b0d      	ldr	r3, [pc, #52]	; (80013a8 <XMC_USBD_lFlushTXFifo+0x7c>)
 8001372:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001376:	691b      	ldr	r3, [r3, #16]
 8001378:	60bb      	str	r3, [r7, #8]
  } while (data.b.txfflsh);
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1f4      	bne.n	8001370 <XMC_USBD_lFlushTXFifo+0x44>
    count = 0U;
 8001386:	2300      	movs	r3, #0
 8001388:	60fb      	str	r3, [r7, #12]
  while (count++ < 1000U)
 800138a:	bf00      	nop
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	1c5a      	adds	r2, r3, #1
 8001390:	60fa      	str	r2, [r7, #12]
 8001392:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001396:	d3f9      	bcc.n	800138c <XMC_USBD_lFlushTXFifo+0x60>
  {
    /* wait 3 phy clocks */
  }
}
 8001398:	bf00      	nop
 800139a:	bf00      	nop
 800139c:	3714      	adds	r7, #20
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	20000898 	.word	0x20000898

080013ac <XMC_USBD_lFlushRXFifo>:

/**
 * @brief Flush the rx fifo
 */
static void XMC_USBD_lFlushRXFifo(void) 
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
  volatile grstctl_t data;  
  uint32_t count;
	
	data.d32 = 0U;
 80013b2:	2300      	movs	r3, #0
 80013b4:	603b      	str	r3, [r7, #0]
  data.b.rxfflsh = 1U;
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	f043 0310 	orr.w	r3, r3, #16
 80013bc:	603b      	str	r3, [r7, #0]
  /* flush FIFO */
  xmc_device.global_register->grstctl = data.d32;
 80013be:	4b15      	ldr	r3, [pc, #84]	; (8001414 <XMC_USBD_lFlushRXFifo+0x68>)
 80013c0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80013c4:	683a      	ldr	r2, [r7, #0]
 80013c6:	611a      	str	r2, [r3, #16]
  do
  {
    for (count = 0U; count < 1000U; count++){}
 80013c8:	2300      	movs	r3, #0
 80013ca:	607b      	str	r3, [r7, #4]
 80013cc:	e002      	b.n	80013d4 <XMC_USBD_lFlushRXFifo+0x28>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	3301      	adds	r3, #1
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80013da:	d3f8      	bcc.n	80013ce <XMC_USBD_lFlushRXFifo+0x22>
    data.d32 = xmc_device.global_register->grstctl;
 80013dc:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <XMC_USBD_lFlushRXFifo+0x68>)
 80013de:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80013e2:	691b      	ldr	r3, [r3, #16]
 80013e4:	603b      	str	r3, [r7, #0]
  } while (data.b.rxfflsh);
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d1ea      	bne.n	80013c8 <XMC_USBD_lFlushRXFifo+0x1c>
  count = 0U;
 80013f2:	2300      	movs	r3, #0
 80013f4:	607b      	str	r3, [r7, #4]
  while (count++ < 1000U)
 80013f6:	bf00      	nop
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	1c5a      	adds	r2, r3, #1
 80013fc:	607a      	str	r2, [r7, #4]
 80013fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001402:	d3f9      	bcc.n	80013f8 <XMC_USBD_lFlushRXFifo+0x4c>
  {
    /* wait 3 phy clocks */
  }
}
 8001404:	bf00      	nop
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	20000898 	.word	0x20000898

08001418 <XMC_USBD_lAssignTXFifo>:
 * A free tx fifo will be searched and the number will be returned.
 *
 * @return Fifo number for a free fifo
 */
static uint8_t XMC_USBD_lAssignTXFifo(void) 
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
  uint16_t mask = 1U;
 800141e:	2301      	movs	r3, #1
 8001420:	80fb      	strh	r3, [r7, #6]
  uint8_t i = 0U;
 8001422:	2300      	movs	r3, #0
 8001424:	717b      	strb	r3, [r7, #5]
  uint8_t result = 0U;
 8001426:	2300      	movs	r3, #0
 8001428:	713b      	strb	r3, [r7, #4]
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 800142a:	e005      	b.n	8001438 <XMC_USBD_lAssignTXFifo+0x20>
  {
    mask = (uint16_t)(mask << 1U);
 800142c:	88fb      	ldrh	r3, [r7, #6]
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	80fb      	strh	r3, [r7, #6]
    i++;
 8001432:	797b      	ldrb	r3, [r7, #5]
 8001434:	3301      	adds	r3, #1
 8001436:	717b      	strb	r3, [r7, #5]
  while( (i < (uint8_t)XMC_USBD_NUM_TX_FIFOS)&&((xmc_device.txfifomsk & mask) != 0U))
 8001438:	797b      	ldrb	r3, [r7, #5]
 800143a:	2b06      	cmp	r3, #6
 800143c:	d807      	bhi.n	800144e <XMC_USBD_lAssignTXFifo+0x36>
 800143e:	4b11      	ldr	r3, [pc, #68]	; (8001484 <XMC_USBD_lAssignTXFifo+0x6c>)
 8001440:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8001444:	88fb      	ldrh	r3, [r7, #6]
 8001446:	4013      	ands	r3, r2
 8001448:	b29b      	uxth	r3, r3
 800144a:	2b00      	cmp	r3, #0
 800144c:	d1ee      	bne.n	800142c <XMC_USBD_lAssignTXFifo+0x14>
  }
  if ((xmc_device.txfifomsk & mask) == 0U)
 800144e:	4b0d      	ldr	r3, [pc, #52]	; (8001484 <XMC_USBD_lAssignTXFifo+0x6c>)
 8001450:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8001454:	88fb      	ldrh	r3, [r7, #6]
 8001456:	4013      	ands	r3, r2
 8001458:	b29b      	uxth	r3, r3
 800145a:	2b00      	cmp	r3, #0
 800145c:	d10a      	bne.n	8001474 <XMC_USBD_lAssignTXFifo+0x5c>
  {
    xmc_device.txfifomsk |= mask;
 800145e:	4b09      	ldr	r3, [pc, #36]	; (8001484 <XMC_USBD_lAssignTXFifo+0x6c>)
 8001460:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8001464:	88fb      	ldrh	r3, [r7, #6]
 8001466:	4313      	orrs	r3, r2
 8001468:	b29a      	uxth	r2, r3
 800146a:	4b06      	ldr	r3, [pc, #24]	; (8001484 <XMC_USBD_lAssignTXFifo+0x6c>)
 800146c:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
    result=i;
 8001470:	797b      	ldrb	r3, [r7, #5]
 8001472:	713b      	strb	r3, [r7, #4]
  }
  return result;
 8001474:	793b      	ldrb	r3, [r7, #4]
}
 8001476:	4618      	mov	r0, r3
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	20000898 	.word	0x20000898

08001488 <XMC_USBD_lUnassignFifo>:
 *
 * Mark an used tx fifo as free.
 * @param[in] fifo_nr Fifo number to free
 */
static void XMC_USBD_lUnassignFifo(const uint8_t fifo_nr) 
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
  xmc_device.txfifomsk = (uint16_t)((uint32_t)xmc_device.txfifomsk & (uint32_t)(~((uint32_t)((uint32_t)1U << fifo_nr))));
 8001492:	4b0a      	ldr	r3, [pc, #40]	; (80014bc <XMC_USBD_lUnassignFifo+0x34>)
 8001494:	f8b3 21fc 	ldrh.w	r2, [r3, #508]	; 0x1fc
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	2101      	movs	r1, #1
 800149c:	fa01 f303 	lsl.w	r3, r1, r3
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	43db      	mvns	r3, r3
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	4013      	ands	r3, r2
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	4b04      	ldr	r3, [pc, #16]	; (80014bc <XMC_USBD_lUnassignFifo+0x34>)
 80014ac:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
}
 80014b0:	bf00      	nop
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	20000898 	.word	0x20000898

080014c0 <XMC_USBD_lStartReadXfer>:
 * that the transfer values are reasonable (e.g. buffer size is not exceeded).
 *
 * @param[in] ep Endpoint to start the transfer
 */
static void XMC_USBD_lStartReadXfer(XMC_USBD_EP_t *const ep) 
{
 80014c0:	b480      	push	{r7}
 80014c2:	b087      	sub	sp, #28
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  deptsiz_data_t data;
  depctl_data_t epctl;
	
  data.d32 =  0U;
 80014c8:	2300      	movs	r3, #0
 80014ca:	613b      	str	r3, [r7, #16]
  if ((ep->xferTotal - ep->xferLength) > ep->maxTransferSize)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	6892      	ldr	r2, [r2, #8]
 80014da:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80014de:	4293      	cmp	r3, r2
 80014e0:	d909      	bls.n	80014f6 <XMC_USBD_lStartReadXfer+0x36>
  {
    ep->xferLength += ep->maxTransferSize;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	6892      	ldr	r2, [r2, #8]
 80014ea:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80014ee:	441a      	add	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	629a      	str	r2, [r3, #40]	; 0x28
 80014f4:	e003      	b.n	80014fe <XMC_USBD_lStartReadXfer+0x3e>
  }
  else
  {
    ep->xferLength = ep->xferTotal;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (ep->address_u.address_st.number == 0U)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	f003 030f 	and.w	r3, r3, #15
 8001506:	b2db      	uxtb	r3, r3
 8001508:	2b00      	cmp	r3, #0
 800150a:	d118      	bne.n	800153e <XMC_USBD_lStartReadXfer+0x7e>
  {
	/* Setup the endpoint to receive 3 setup packages and one normal package.*/
	/* Cast the data pointer to use only one variable */
    deptsiz0_data_t *ep0_data = (deptsiz0_data_t*)&data;
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	617b      	str	r3, [r7, #20]
    ep0_data->b.pktcnt = 0x1U;
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	7893      	ldrb	r3, [r2, #2]
 8001516:	2101      	movs	r1, #1
 8001518:	f361 03c4 	bfi	r3, r1, #3, #2
 800151c:	7093      	strb	r3, [r2, #2]
    ep0_data->b.supcnt = 0x3U;
 800151e:	697a      	ldr	r2, [r7, #20]
 8001520:	78d3      	ldrb	r3, [r2, #3]
 8001522:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001526:	70d3      	strb	r3, [r2, #3]
    ep0_data->b.xfersize = (uint8_t)ep->xferTotal;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001530:	b2d9      	uxtb	r1, r3
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	7813      	ldrb	r3, [r2, #0]
 8001536:	f361 0306 	bfi	r3, r1, #0, #7
 800153a:	7013      	strb	r3, [r2, #0]
 800153c:	e032      	b.n	80015a4 <XMC_USBD_lStartReadXfer+0xe4>
  }
  else
  {
    /* If requested length is zero, just receive one zero length packet */
    if (ep->xferLength == 0U)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001542:	2b00      	cmp	r3, #0
 8001544:	d109      	bne.n	800155a <XMC_USBD_lStartReadXfer+0x9a>
    {
      data.b.xfersize = 0U;
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	f36f 0312 	bfc	r3, #0, #19
 800154c:	613b      	str	r3, [r7, #16]
      data.b.pktcnt = 1U;
 800154e:	8a7b      	ldrh	r3, [r7, #18]
 8001550:	2201      	movs	r2, #1
 8001552:	f362 03cc 	bfi	r3, r2, #3, #10
 8001556:	827b      	strh	r3, [r7, #18]
 8001558:	e024      	b.n	80015a4 <XMC_USBD_lStartReadXfer+0xe4>
    }
    else
    {
      /* setup endpoint to recive a amount of packages by given size */
      data.b.pktcnt = (uint16_t)(((ep->xferLength - ep->xferCount) + (ep->maxPacketSize -(uint32_t)1U))/ep->maxPacketSize);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	6852      	ldr	r2, [r2, #4]
 8001568:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 800156c:	b2d2      	uxtb	r2, r2
 800156e:	4413      	add	r3, r2
 8001570:	3b01      	subs	r3, #1
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	6852      	ldr	r2, [r2, #4]
 8001576:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001580:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001584:	b29a      	uxth	r2, r3
 8001586:	8a7b      	ldrh	r3, [r7, #18]
 8001588:	f362 03cc 	bfi	r3, r2, #3, #10
 800158c:	827b      	strh	r3, [r7, #18]
      data.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	f362 0312 	bfi	r3, r2, #0, #19
 80015a2:	613b      	str	r3, [r7, #16]
    }
  }
  if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 80015a4:	4b22      	ldr	r3, [pc, #136]	; (8001630 <XMC_USBD_lStartReadXfer+0x170>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	7b5b      	ldrb	r3, [r3, #13]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d10d      	bne.n	80015ca <XMC_USBD_lStartReadXfer+0x10a>
  {
    /* Programm dma address if needed */
    xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepdma = (uint32_t)(ep->xferBuffer);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	4a1d      	ldr	r2, [pc, #116]	; (8001634 <XMC_USBD_lStartReadXfer+0x174>)
 80015be:	3370      	adds	r3, #112	; 0x70
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	4413      	add	r3, r2
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	460a      	mov	r2, r1
 80015c8:	615a      	str	r2, [r3, #20]
  }
  /* setup endpoint size and enable endpoint */
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doeptsiz = data.d32;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	4a17      	ldr	r2, [pc, #92]	; (8001634 <XMC_USBD_lStartReadXfer+0x174>)
 80015d6:	3370      	adds	r3, #112	; 0x70
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	4413      	add	r3, r2
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	693a      	ldr	r2, [r7, #16]
 80015e0:	611a      	str	r2, [r3, #16]
 
  epctl.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	4a11      	ldr	r2, [pc, #68]	; (8001634 <XMC_USBD_lStartReadXfer+0x174>)
 80015ee:	3370      	adds	r3, #112	; 0x70
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	4413      	add	r3, r2
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	60fb      	str	r3, [r7, #12]
  epctl.b.cnak = 1U;
 80015fa:	7bfb      	ldrb	r3, [r7, #15]
 80015fc:	f043 0304 	orr.w	r3, r3, #4
 8001600:	73fb      	strb	r3, [r7, #15]
  epctl.b.epena = 1U;
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001608:	73fb      	strb	r3, [r7, #15]
  xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = epctl.d32;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001612:	b2db      	uxtb	r3, r3
 8001614:	4a07      	ldr	r2, [pc, #28]	; (8001634 <XMC_USBD_lStartReadXfer+0x174>)
 8001616:	3370      	adds	r3, #112	; 0x70
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	4413      	add	r3, r2
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	68fa      	ldr	r2, [r7, #12]
 8001620:	601a      	str	r2, [r3, #0]
}
 8001622:	bf00      	nop
 8001624:	371c      	adds	r7, #28
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	20000aa0 	.word	0x20000aa0
 8001634:	20000898 	.word	0x20000898

08001638 <XMC_USBD_lStartWriteXfer>:
 * to start a new in transfer
 *
 * @param[in] ep Endpoint to start the transfer
 */
static void XMC_USBD_lStartWriteXfer(XMC_USBD_EP_t *const ep) 
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  deptsiz_data_t size;
  depctl_data_t ctl;
	
  size.d32 = 0U;  
 8001640:	2300      	movs	r3, #0
 8001642:	60fb      	str	r3, [r7, #12]
  ctl.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800164c:	b2db      	uxtb	r3, r3
 800164e:	4a5e      	ldr	r2, [pc, #376]	; (80017c8 <XMC_USBD_lStartWriteXfer+0x190>)
 8001650:	336a      	adds	r3, #106	; 0x6a
 8001652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	60bb      	str	r3, [r7, #8]

  if ((ep->xferTotal - ep->xferLength)  < ep->maxTransferSize)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001662:	1ad3      	subs	r3, r2, r3
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6892      	ldr	r2, [r2, #8]
 8001668:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800166c:	4293      	cmp	r3, r2
 800166e:	d204      	bcs.n	800167a <XMC_USBD_lStartWriteXfer+0x42>
  {
    ep->xferLength = ep->xferTotal;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	629a      	str	r2, [r3, #40]	; 0x28
 8001678:	e008      	b.n	800168c <XMC_USBD_lStartWriteXfer+0x54>
  }
  else
  {
    ep->xferLength += ep->maxTransferSize;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	6892      	ldr	r2, [r2, #8]
 8001682:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8001686:	441a      	add	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (ep->xferLength == 0U)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001690:	2b00      	cmp	r3, #0
 8001692:	d109      	bne.n	80016a8 <XMC_USBD_lStartWriteXfer+0x70>
  {
    size.b.xfersize = 0U;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	f36f 0312 	bfc	r3, #0, #19
 800169a:	60fb      	str	r3, [r7, #12]
    size.b.pktcnt = 1U;
 800169c:	89fb      	ldrh	r3, [r7, #14]
 800169e:	2201      	movs	r2, #1
 80016a0:	f362 03cc 	bfi	r3, r2, #3, #10
 80016a4:	81fb      	strh	r3, [r7, #14]
 80016a6:	e06b      	b.n	8001780 <XMC_USBD_lStartWriteXfer+0x148>
  }
  else
  {
    if (ep->address_u.address_st.number == 0U)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	f003 030f 	and.w	r3, r3, #15
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d110      	bne.n	80016d8 <XMC_USBD_lStartWriteXfer+0xa0>
    {
      size.b.pktcnt = 1U;
 80016b6:	89fb      	ldrh	r3, [r7, #14]
 80016b8:	2201      	movs	r2, #1
 80016ba:	f362 03cc 	bfi	r3, r2, #3, #10
 80016be:	81fb      	strh	r3, [r7, #14]
      /* ep->maxXferSize equals maxPacketSize */
      size.b.xfersize = (uint32_t)(ep->xferLength - ep->xferCount);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	f3c3 0212 	ubfx	r2, r3, #0, #19
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	f362 0312 	bfi	r3, r2, #0, #19
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	e02a      	b.n	800172e <XMC_USBD_lStartWriteXfer+0xf6>
    }
    else
    {
      size.b.xfersize =(uint32_t)(ep->xferLength - ep->xferCount);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	f3c3 0212 	ubfx	r2, r3, #0, #19
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f362 0312 	bfi	r3, r2, #0, #19
 80016ec:	60fb      	str	r3, [r7, #12]
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	461a      	mov	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f3c3 23c6 	ubfx	r3, r3, #11, #7
 8001708:	b2db      	uxtb	r3, r3
 800170a:	b29b      	uxth	r3, r3
 800170c:	3b01      	subs	r3, #1
 800170e:	b29b      	uxth	r3, r3
 8001710:	4413      	add	r3, r2
    		 ep->maxPacketSize);
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	6852      	ldr	r2, [r2, #4]
 8001716:	f3c2 22c6 	ubfx	r2, r2, #11, #7
 800171a:	b2d2      	uxtb	r2, r2
      size.b.pktcnt = (uint16_t)(((uint16_t)(ep->xferLength - ep->xferCount) + (uint16_t)((uint16_t)ep->maxPacketSize - 1U))/
 800171c:	fb93 f3f2 	sdiv	r3, r3, r2
 8001720:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001724:	b29a      	uxth	r2, r3
 8001726:	89fb      	ldrh	r3, [r7, #14]
 8001728:	f362 03cc 	bfi	r3, r2, #3, #10
 800172c:	81fb      	strh	r3, [r7, #14]
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_DMA)
 800172e:	4b27      	ldr	r3, [pc, #156]	; (80017cc <XMC_USBD_lStartWriteXfer+0x194>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	7b5b      	ldrb	r3, [r3, #13]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d10c      	bne.n	8001752 <XMC_USBD_lStartWriteXfer+0x11a>
    {
      /* Program dma*/
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepdma = (uint32_t)ep->xferBuffer;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001744:	b2db      	uxtb	r3, r3
 8001746:	4a20      	ldr	r2, [pc, #128]	; (80017c8 <XMC_USBD_lStartWriteXfer+0x190>)
 8001748:	336a      	adds	r3, #106	; 0x6a
 800174a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800174e:	460a      	mov	r2, r1
 8001750:	615a      	str	r2, [r3, #20]
    }
    if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001752:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <XMC_USBD_lStartWriteXfer+0x194>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	7b5b      	ldrb	r3, [r3, #13]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d111      	bne.n	8001780 <XMC_USBD_lStartWriteXfer+0x148>
    {
      /* enable fifo empty interrupt */
			xmc_device.device_register->dtknqr4_fifoemptymsk |= (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 800175c:	4b1a      	ldr	r3, [pc, #104]	; (80017c8 <XMC_USBD_lStartWriteXfer+0x190>)
 800175e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001762:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800176c:	b2db      	uxtb	r3, r3
 800176e:	461a      	mov	r2, r3
 8001770:	2301      	movs	r3, #1
 8001772:	fa03 f202 	lsl.w	r2, r3, r2
 8001776:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <XMC_USBD_lStartWriteXfer+0x190>)
 8001778:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800177c:	430a      	orrs	r2, r1
 800177e:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }

  /* Program size of transfer and enable endpoint */
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->dieptsiz = size.d32;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001788:	b2db      	uxtb	r3, r3
 800178a:	4a0f      	ldr	r2, [pc, #60]	; (80017c8 <XMC_USBD_lStartWriteXfer+0x190>)
 800178c:	336a      	adds	r3, #106	; 0x6a
 800178e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	611a      	str	r2, [r3, #16]
  ctl.b.epena = 1U;
 8001796:	7afb      	ldrb	r3, [r7, #11]
 8001798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800179c:	72fb      	strb	r3, [r7, #11]
  ctl.b.cnak = 1U;
 800179e:	7afb      	ldrb	r3, [r7, #11]
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	72fb      	strb	r3, [r7, #11]
  xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = ctl.d32;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	4a05      	ldr	r2, [pc, #20]	; (80017c8 <XMC_USBD_lStartWriteXfer+0x190>)
 80017b2:	336a      	adds	r3, #106	; 0x6a
 80017b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017b8:	68ba      	ldr	r2, [r7, #8]
 80017ba:	601a      	str	r2, [r3, #0]
}
 80017bc:	bf00      	nop
 80017be:	3714      	adds	r7, #20
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	20000898 	.word	0x20000898
 80017cc:	20000aa0 	.word	0x20000aa0

080017d0 <XMC_USBD_lHandleUSBReset>:
 * When ever the host sets the bus into reset condition the usb otg_core generates
 * an interrupt, which is handled by this function. It resets the complete otg_core
 * into the default state.
 */
static void XMC_USBD_lHandleUSBReset(const XMC_USBD_t *const obj) 
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b088      	sub	sp, #32
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  fifosize_data_t gnptxfsiz;
  daint_data_t daint;
  dcfg_data_t dcfg;
	
  /* Clear the Remote Wakeup Signaling */
  dctl.d32 = xmc_device.device_register->dctl;
 80017d8:	4b50      	ldr	r3, [pc, #320]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 80017da:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	617b      	str	r3, [r7, #20]
  dctl.b.rmtwkupsig = 1U;
 80017e2:	7d3b      	ldrb	r3, [r7, #20]
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	753b      	strb	r3, [r7, #20]
  xmc_device.device_register->dctl = dctl.d32;
 80017ea:	4b4c      	ldr	r3, [pc, #304]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 80017ec:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	605a      	str	r2, [r3, #4]

  /* enable naks for all eps */
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
 80017f4:	2300      	movs	r3, #0
 80017f6:	61fb      	str	r3, [r7, #28]
 80017f8:	e01a      	b.n	8001830 <XMC_USBD_lHandleUSBReset+0x60>
  {
    epctl.d32 = xmc_device.endpoint_out_register[i]->doepctl;
 80017fa:	4a48      	ldr	r2, [pc, #288]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	3370      	adds	r3, #112	; 0x70
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	4413      	add	r3, r2
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	61bb      	str	r3, [r7, #24]
		epctl.b.snak = 1U;
 800180a:	7efb      	ldrb	r3, [r7, #27]
 800180c:	f043 0308 	orr.w	r3, r3, #8
 8001810:	76fb      	strb	r3, [r7, #27]
		epctl.b.stall = 0U;
 8001812:	7ebb      	ldrb	r3, [r7, #26]
 8001814:	f36f 1345 	bfc	r3, #5, #1
 8001818:	76bb      	strb	r3, [r7, #26]
		xmc_device.endpoint_out_register[i]->doepctl = epctl.d32;
 800181a:	4a40      	ldr	r2, [pc, #256]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	3370      	adds	r3, #112	; 0x70
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	601a      	str	r2, [r3, #0]
  for (i = 0U;i < (uint8_t)XMC_USBD_NUM_EPS;i++)
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3301      	adds	r3, #1
 800182e:	61fb      	str	r3, [r7, #28]
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	2b06      	cmp	r3, #6
 8001834:	d9e1      	bls.n	80017fa <XMC_USBD_lHandleUSBReset+0x2a>
  }

  /* Configure fifos */
  /* Calculate the size of the rx fifo */
  xmc_device.global_register->grxfsiz = 64U;
 8001836:	4b39      	ldr	r3, [pc, #228]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 8001838:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800183c:	2240      	movs	r2, #64	; 0x40
 800183e:	625a      	str	r2, [r3, #36]	; 0x24
  /* Calculate the size of the tx fifo for ep 0 */  
  gnptxfsiz.d32 = 0U;
 8001840:	2300      	movs	r3, #0
 8001842:	613b      	str	r3, [r7, #16]
  gnptxfsiz.b.depth = 16U;
 8001844:	2310      	movs	r3, #16
 8001846:	827b      	strh	r3, [r7, #18]
  gnptxfsiz.b.startaddr = 64U;
 8001848:	2340      	movs	r3, #64	; 0x40
 800184a:	823b      	strh	r3, [r7, #16]
  xmc_device.global_register->gnptxfsiz = gnptxfsiz.d32;
 800184c:	4b33      	ldr	r3, [pc, #204]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 800184e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	629a      	str	r2, [r3, #40]	; 0x28
  /* calculate the size for the rest */
  for (i = 1U;i < (uint8_t)XMC_USBD_NUM_TX_FIFOS;i++)
 8001856:	2301      	movs	r3, #1
 8001858:	61fb      	str	r3, [r7, #28]
 800185a:	e011      	b.n	8001880 <XMC_USBD_lHandleUSBReset+0xb0>
  {
    xmc_device.global_register->dtxfsiz[i- 1U] = (uint32_t)(((256U + (i*(64U)))/4U) | ((uint32_t)16U << 16U));
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	3304      	adds	r3, #4
 8001860:	019b      	lsls	r3, r3, #6
 8001862:	089a      	lsrs	r2, r3, #2
 8001864:	4b2d      	ldr	r3, [pc, #180]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 8001866:	f8d3 11a0 	ldr.w	r1, [r3, #416]	; 0x1a0
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	3b01      	subs	r3, #1
 800186e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001872:	3340      	adds	r3, #64	; 0x40
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	440b      	add	r3, r1
 8001878:	605a      	str	r2, [r3, #4]
  for (i = 1U;i < (uint8_t)XMC_USBD_NUM_TX_FIFOS;i++)
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3301      	adds	r3, #1
 800187e:	61fb      	str	r3, [r7, #28]
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	2b06      	cmp	r3, #6
 8001884:	d9ea      	bls.n	800185c <XMC_USBD_lHandleUSBReset+0x8c>
  }

  /* flush the fifos for proper operation */
  XMC_USBD_lFlushTXFifo(0x10U); /* 0x10 == all fifos, see doc */
 8001886:	2010      	movs	r0, #16
 8001888:	f7ff fd50 	bl	800132c <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushTXFifo(0x0U);
 800188c:	2000      	movs	r0, #0
 800188e:	f7ff fd4d 	bl	800132c <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushRXFifo();
 8001892:	f7ff fd8b 	bl	80013ac <XMC_USBD_lFlushRXFifo>
  /* Flush learning queue not needed due to fifo config */
  /* enable ep0 interrupts */  
  daint.d32 = 0U;
 8001896:	2300      	movs	r3, #0
 8001898:	60fb      	str	r3, [r7, #12]
  daint.b.inep0 = 1U;
 800189a:	7b3b      	ldrb	r3, [r7, #12]
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	733b      	strb	r3, [r7, #12]
  daint.b.outep0 = 1U;
 80018a2:	7bbb      	ldrb	r3, [r7, #14]
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	73bb      	strb	r3, [r7, #14]
  xmc_device.device_register->daintmsk = daint.d32;
 80018aa:	4b1c      	ldr	r3, [pc, #112]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 80018ac:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80018b0:	68fa      	ldr	r2, [r7, #12]
 80018b2:	61da      	str	r2, [r3, #28]

  /* enable endpoint interrupts */
  /* out ep interrupts */
  XMC_USBD_EnableEventOUTEP(((uint32_t)XMC_USBD_EVENT_OUT_EP_TX_COMPLET | (uint32_t)XMC_USBD_EVENT_OUT_EP_DISABLED |
 80018b4:	200f      	movs	r0, #15
 80018b6:	f000 fbf9 	bl	80020ac <XMC_USBD_EnableEventOUTEP>
		  	  	  	  	  	  (uint32_t)XMC_USBD_EVENT_OUT_EP_SETUP | (uint32_t)XMC_USBD_EVENT_OUT_EP_AHB_ERROR));

  /*in ep interrupts */
  XMC_USBD_EnableEventINEP(((uint32_t)XMC_USBD_EVENT_IN_EP_TX_COMPLET | (uint32_t)XMC_USBD_EVENT_IN_EP_DISABLED |
 80018ba:	200f      	movs	r0, #15
 80018bc:	f000 fc0e 	bl	80020dc <XMC_USBD_EnableEventINEP>
		  (uint32_t)XMC_USBD_EVENT_IN_EP_AHB_ERROR | (uint32_t)XMC_USBD_EVENT_IN_EP_TIMEOUT));


  /* Clear device Address */  
  dcfg.d32 = xmc_device.device_register->dcfg;
 80018c0:	4b16      	ldr	r3, [pc, #88]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 80018c2:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	60bb      	str	r3, [r7, #8]
  dcfg.b.devaddr = 0U;
 80018ca:	893b      	ldrh	r3, [r7, #8]
 80018cc:	f36f 130a 	bfc	r3, #4, #7
 80018d0:	813b      	strh	r3, [r7, #8]
  xmc_device.device_register->dcfg = dcfg.d32;
 80018d2:	4b12      	ldr	r3, [pc, #72]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 80018d4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80018d8:	68ba      	ldr	r2, [r7, #8]
 80018da:	601a      	str	r2, [r3, #0]

  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	7b5b      	ldrb	r3, [r3, #13]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d104      	bne.n	80018ee <XMC_USBD_lHandleUSBReset+0x11e>
  {
    /* Clear Empty interrupt */
    xmc_device.device_register->dtknqr4_fifoemptymsk = 0U;
 80018e4:	4b0d      	ldr	r3, [pc, #52]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 80018e6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80018ea:	2200      	movs	r2, #0
 80018ec:	635a      	str	r2, [r3, #52]	; 0x34
  }

  xmc_device.ep[0U].outInUse = 0U;
 80018ee:	4a0b      	ldr	r2, [pc, #44]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 80018f0:	6853      	ldr	r3, [r2, #4]
 80018f2:	f36f 1304 	bfc	r3, #4, #1
 80018f6:	6053      	str	r3, [r2, #4]
  xmc_device.ep[0U].inInUse = 0U;
 80018f8:	4a08      	ldr	r2, [pc, #32]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 80018fa:	6853      	ldr	r3, [r2, #4]
 80018fc:	f36f 03c3 	bfc	r3, #3, #1
 8001900:	6053      	str	r3, [r2, #4]

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_RESET);
 8001902:	4b06      	ldr	r3, [pc, #24]	; (800191c <XMC_USBD_lHandleUSBReset+0x14c>)
 8001904:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001908:	2004      	movs	r0, #4
 800190a:	4798      	blx	r3

  /* clear reset intr */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_RESET);
 800190c:	2004      	movs	r0, #4
 800190e:	f000 fb21 	bl	8001f54 <XMC_USBD_ClearEvent>
}
 8001912:	bf00      	nop
 8001914:	3720      	adds	r7, #32
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20000898 	.word	0x20000898

08001920 <XMC_USBD_lHandleOTGInt>:
* @brief Handle OTG Interrupt
*
* It detects especially connect and disconnect events.
*/
static void XMC_USBD_lHandleOTGInt(void) 
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
  gotgint_data_t data;
  data.d32 = xmc_device.global_register->gotgint;
 8001926:	4b0f      	ldr	r3, [pc, #60]	; (8001964 <XMC_USBD_lHandleOTGInt+0x44>)
 8001928:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	607b      	str	r3, [r7, #4]
  if (data.b.sesenddet)
 8001930:	793b      	ldrb	r3, [r7, #4]
 8001932:	f003 0304 	and.w	r3, r3, #4
 8001936:	b2db      	uxtb	r3, r3
 8001938:	2b00      	cmp	r3, #0
 800193a:	d00b      	beq.n	8001954 <XMC_USBD_lHandleOTGInt+0x34>
  {
		xmc_device.IsPowered = 0U;
 800193c:	4a09      	ldr	r2, [pc, #36]	; (8001964 <XMC_USBD_lHandleOTGInt+0x44>)
 800193e:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8001942:	f36f 0382 	bfc	r3, #2, #1
 8001946:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
		xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_OFF);
 800194a:	4b06      	ldr	r3, [pc, #24]	; (8001964 <XMC_USBD_lHandleOTGInt+0x44>)
 800194c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001950:	2001      	movs	r0, #1
 8001952:	4798      	blx	r3
  }
  XMC_USBD_lClearEventOTG(data.d32);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4618      	mov	r0, r3
 8001958:	f000 fb62 	bl	8002020 <XMC_USBD_lClearEventOTG>

}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000898 	.word	0x20000898

08001968 <XMC_USBD_lHandleEnumDone>:
 * @brief Interrupt handler for device enumeration done.
 *
 * Handles the enumeration done from dwc_otg, when the host has enumerated the device.
 */
static void XMC_USBD_lHandleEnumDone(void) 
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
  /* Normaly we need to check dctl
   * We are always fullspeed, so max it up. */
  depctl_data_t epctl;
  gusbcfg_data_t gusbcfg;
	
  epctl.d32=xmc_device.endpoint_in_register[0U]->diepctl;
 800196e:	4b1b      	ldr	r3, [pc, #108]	; (80019dc <XMC_USBD_lHandleEnumDone+0x74>)
 8001970:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	607b      	str	r3, [r7, #4]
  epctl.b.mps = 0x00U; /* 64 Byte, this is also automatically set for out ep */
 8001978:	88bb      	ldrh	r3, [r7, #4]
 800197a:	f36f 030a 	bfc	r3, #0, #11
 800197e:	80bb      	strh	r3, [r7, #4]
  xmc_device.endpoint_in_register[0U]->diepctl = epctl.d32;
 8001980:	4b16      	ldr	r3, [pc, #88]	; (80019dc <XMC_USBD_lHandleEnumDone+0x74>)
 8001982:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	601a      	str	r2, [r3, #0]

  /* update device connected flag */
  xmc_device.IsConnected = 1U;
 800198a:	4a14      	ldr	r2, [pc, #80]	; (80019dc <XMC_USBD_lHandleEnumDone+0x74>)
 800198c:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
  xmc_device.IsPowered = 1U;
 8001998:	4a10      	ldr	r2, [pc, #64]	; (80019dc <XMC_USBD_lHandleEnumDone+0x74>)
 800199a:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 800199e:	f043 0304 	orr.w	r3, r3, #4
 80019a2:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe

  xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_CONNECT);
 80019a6:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <XMC_USBD_lHandleEnumDone+0x74>)
 80019a8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019ac:	2002      	movs	r0, #2
 80019ae:	4798      	blx	r3

  /* Set Trim */  
  gusbcfg.d32 = xmc_device.global_register->gusbcfg;
 80019b0:	4b0a      	ldr	r3, [pc, #40]	; (80019dc <XMC_USBD_lHandleEnumDone+0x74>)
 80019b2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	603b      	str	r3, [r7, #0]
  gusbcfg.b.usbtrdtim = 9U; /* default value for LS/FS */
 80019ba:	787b      	ldrb	r3, [r7, #1]
 80019bc:	2209      	movs	r2, #9
 80019be:	f362 0385 	bfi	r3, r2, #2, #4
 80019c2:	707b      	strb	r3, [r7, #1]
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 80019c4:	4b05      	ldr	r3, [pc, #20]	; (80019dc <XMC_USBD_lHandleEnumDone+0x74>)
 80019c6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	60da      	str	r2, [r3, #12]

  /* clear interrupt */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_ENUMDONE);
 80019ce:	200b      	movs	r0, #11
 80019d0:	f000 fac0 	bl	8001f54 <XMC_USBD_ClearEvent>
}
 80019d4:	bf00      	nop
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000898 	.word	0x20000898

080019e0 <XMC_USBD_lHandleOEPInt>:
 *
 * The interrupt handler first checks, which endpoint has caused the interrupt and then
 * determines, which interrupt should be handled.
 */
static void XMC_USBD_lHandleOEPInt(const XMC_USBD_t *const obj) 
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b08c      	sub	sp, #48	; 0x30
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint16_t temp;
  uint16_t temp1;
  uint16_t mask;
  uint8_t ep_num;
	
  daint.d32 = xmc_device.device_register->daint;
 80019e8:	4b69      	ldr	r3, [pc, #420]	; (8001b90 <XMC_USBD_lHandleOEPInt+0x1b0>)
 80019ea:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	61fb      	str	r3, [r7, #28]
  
  daintmsk.d32 = xmc_device.device_register->daintmsk;
 80019f2:	4b67      	ldr	r3, [pc, #412]	; (8001b90 <XMC_USBD_lHandleOEPInt+0x1b0>)
 80019f4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	61bb      	str	r3, [r7, #24]
  
  doepmsk.d32 = xmc_device.device_register->doepmsk;  
 80019fc:	4b64      	ldr	r3, [pc, #400]	; (8001b90 <XMC_USBD_lHandleOEPInt+0x1b0>)
 80019fe:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001a02:	695b      	ldr	r3, [r3, #20]
 8001a04:	617b      	str	r3, [r7, #20]
  
  mask = daint.ep.out & daintmsk.ep.out;
 8001a06:	8bfa      	ldrh	r2, [r7, #30]
 8001a08:	8b7b      	ldrh	r3, [r7, #26]
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	85bb      	strh	r3, [r7, #44]	; 0x2c
  ep_num = 0U;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  doeptsiz.d32 = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	60fb      	str	r3, [r7, #12]
 
  while ((uint16_t)mask >> ep_num)
 8001a18:	e0aa      	b.n	8001b70 <XMC_USBD_lHandleOEPInt+0x190>
  {
    temp1 = (mask >> (uint16_t)ep_num);
 8001a1a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001a1c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001a20:	fa42 f303 	asr.w	r3, r2, r3
 8001a24:	857b      	strh	r3, [r7, #42]	; 0x2a
    temp = temp1 & 0x1U;
 8001a26:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	853b      	strh	r3, [r7, #40]	; 0x28
    if (temp)
 8001a2e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f000 8098 	beq.w	8001b66 <XMC_USBD_lHandleOEPInt+0x186>
    {
      /* load register data for endpoint */
      ep = &xmc_device.ep[ep_num];
 8001a36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001a3a:	2234      	movs	r2, #52	; 0x34
 8001a3c:	fb02 f303 	mul.w	r3, r2, r3
 8001a40:	4a53      	ldr	r2, [pc, #332]	; (8001b90 <XMC_USBD_lHandleOEPInt+0x1b0>)
 8001a42:	4413      	add	r3, r2
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24
      doepint.d32 = xmc_device.endpoint_out_register[ep_num]->doepint & doepmsk.d32;
 8001a46:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001a4a:	4a51      	ldr	r2, [pc, #324]	; (8001b90 <XMC_USBD_lHandleOEPInt+0x1b0>)
 8001a4c:	3370      	adds	r3, #112	; 0x70
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	4413      	add	r3, r2
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	689a      	ldr	r2, [r3, #8]
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	7b5b      	ldrb	r3, [r3, #13]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d108      	bne.n	8001a76 <XMC_USBD_lHandleOEPInt+0x96>
      {
        doeptsiz.d32 = xmc_device.endpoint_out_register[ep_num]->doeptsiz;
 8001a64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001a68:	4a49      	ldr	r2, [pc, #292]	; (8001b90 <XMC_USBD_lHandleOEPInt+0x1b0>)
 8001a6a:	3370      	adds	r3, #112	; 0x70
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	4413      	add	r3, r2
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	691b      	ldr	r3, [r3, #16]
 8001a74:	60fb      	str	r3, [r7, #12]
      }
	  /* Setup Phase Complete */
      if (doepint.b.setup)
 8001a76:	7c3b      	ldrb	r3, [r7, #16]
 8001a78:	f003 0308 	and.w	r3, r3, #8
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d02f      	beq.n	8001ae2 <XMC_USBD_lHandleOEPInt+0x102>
      {
        /* ep0 not stalled any more */
        ep->isStalled = 0U;
 8001a82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a84:	7913      	ldrb	r3, [r2, #4]
 8001a86:	f36f 1345 	bfc	r3, #5, #1
 8001a8a:	7113      	strb	r3, [r2, #4]
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	7b5b      	ldrb	r3, [r3, #13]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d10a      	bne.n	8001aaa <XMC_USBD_lHandleOEPInt+0xca>
        {
          /* calculate size for setup packet */
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
		  (uint32_t)((deptsiz0_data_t*)&doeptsiz)->b.supcnt)*(uint32_t)XMC_USBD_SETUP_SIZE);
 8001a94:	f107 030c 	add.w	r3, r7, #12
 8001a98:	78db      	ldrb	r3, [r3, #3]
 8001a9a:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8001a9e:	b2db      	uxtb	r3, r3
		  ep->outBytesAvailable = (uint32_t)(((uint32_t)XMC_USBD_SETUP_COUNT -
 8001aa0:	f1c3 0303 	rsb	r3, r3, #3
 8001aa4:	00da      	lsls	r2, r3, #3
 8001aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa8:	611a      	str	r2, [r3, #16]
        }
		if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	7b5b      	ldrb	r3, [r3, #13]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d106      	bne.n	8001ac0 <XMC_USBD_lHandleOEPInt+0xe0>
		{
			ep->outBytesAvailable += ep->xferCount;
 8001ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab4:	691a      	ldr	r2, [r3, #16]
 8001ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aba:	441a      	add	r2, r3
 8001abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001abe:	611a      	str	r2, [r3, #16]
		}
		ep->outInUse = 0U;
 8001ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ac2:	6853      	ldr	r3, [r2, #4]
 8001ac4:	f36f 1304 	bfc	r3, #4, #1
 8001ac8:	6053      	str	r3, [r2, #4]
		xmc_device.EndpointEvent_cb(0U,XMC_USBD_EP_EVENT_SETUP); /* signal endpoint event */
 8001aca:	4b31      	ldr	r3, [pc, #196]	; (8001b90 <XMC_USBD_lHandleOEPInt+0x1b0>)
 8001acc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	2000      	movs	r0, #0
 8001ad4:	4798      	blx	r3
				/* clear the interrupt */
		XMC_USBD_ClearEventOUTEP((uint32_t)XMC_USBD_EVENT_OUT_EP_SETUP,ep_num);
 8001ad6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ada:	4619      	mov	r1, r3
 8001adc:	2008      	movs	r0, #8
 8001ade:	f000 facd 	bl	800207c <XMC_USBD_ClearEventOUTEP>
      }
      if (doepint.b.xfercompl)
 8001ae2:	7c3b      	ldrb	r3, [r7, #16]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d034      	beq.n	8001b58 <XMC_USBD_lHandleOEPInt+0x178>
      {
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	7b5b      	ldrb	r3, [r3, #13]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d115      	bne.n	8001b22 <XMC_USBD_lHandleOEPInt+0x142>
        {
          uint32_t bytes = (ep->xferLength - ep->xferCount) - doeptsiz.b.xfersize;
 8001af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	68fa      	ldr	r2, [r7, #12]
 8001b02:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8001b06:	1a9b      	subs	r3, r3, r2
 8001b08:	623b      	str	r3, [r7, #32]
          ep->xferCount += bytes;
 8001b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b0e:	6a3b      	ldr	r3, [r7, #32]
 8001b10:	441a      	add	r2, r3
 8001b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b14:	62da      	str	r2, [r3, #44]	; 0x2c
          ep->xferBuffer += bytes;
 8001b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b1a:	6a3b      	ldr	r3, [r7, #32]
 8001b1c:	441a      	add	r2, r3
 8001b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b20:	625a      	str	r2, [r3, #36]	; 0x24
				}
        if (ep->xferTotal == ep->xferLength)
 8001b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d111      	bne.n	8001b52 <XMC_USBD_lHandleOEPInt+0x172>
        {
          ep->outBytesAvailable = ep->xferCount;
 8001b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b34:	611a      	str	r2, [r3, #16]
          ep->outInUse = 0U;
 8001b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b38:	6853      	ldr	r3, [r2, #4]
 8001b3a:	f36f 1304 	bfc	r3, #4, #1
 8001b3e:	6053      	str	r3, [r2, #4]
          xmc_device.EndpointEvent_cb(ep_num,XMC_USBD_EP_EVENT_OUT);
 8001b40:	4b13      	ldr	r3, [pc, #76]	; (8001b90 <XMC_USBD_lHandleOEPInt+0x1b0>)
 8001b42:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001b46:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	4610      	mov	r0, r2
 8001b4e:	4798      	blx	r3
 8001b50:	e002      	b.n	8001b58 <XMC_USBD_lHandleOEPInt+0x178>
        }
        else
        {
          XMC_USBD_lStartReadXfer(ep);
 8001b52:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001b54:	f7ff fcb4 	bl	80014c0 <XMC_USBD_lStartReadXfer>
        }

      }

      XMC_USBD_ClearEventOUTEP(doepint.d32,ep_num);
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001b5e:	4611      	mov	r1, r2
 8001b60:	4618      	mov	r0, r3
 8001b62:	f000 fa8b 	bl	800207c <XMC_USBD_ClearEventOUTEP>
    }
    ep_num++;
 8001b66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  while ((uint16_t)mask >> ep_num)
 8001b70:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001b72:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001b76:	fa42 f303 	asr.w	r3, r2, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f47f af4d 	bne.w	8001a1a <XMC_USBD_lHandleOEPInt+0x3a>
  }

  /* clear interrupt */
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_OUTEP);
 8001b80:	200d      	movs	r0, #13
 8001b82:	f000 f9e7 	bl	8001f54 <XMC_USBD_ClearEvent>
}
 8001b86:	bf00      	nop
 8001b88:	3730      	adds	r7, #48	; 0x30
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000898 	.word	0x20000898

08001b94 <XMC_USBD_lHandleIEPInt>:
 *
 * The interrupt handler first checks, which endpoint has caused the interrupt and then
 * determines, which interrupt should be handled.
 */
static void XMC_USBD_lHandleIEPInt(const XMC_USBD_t *const obj) 
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b08c      	sub	sp, #48	; 0x30
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint16_t temp1;
  uint16_t mask;
  uint8_t ep_num;
  uint32_t inepint;
	
  daint.d32 = xmc_device.device_register->daint;
 8001b9c:	4b6b      	ldr	r3, [pc, #428]	; (8001d4c <XMC_USBD_lHandleIEPInt+0x1b8>)
 8001b9e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	617b      	str	r3, [r7, #20]
  
  diepmsk.d32 = xmc_device.device_register->diepmsk;
 8001ba6:	4b69      	ldr	r3, [pc, #420]	; (8001d4c <XMC_USBD_lHandleIEPInt+0x1b8>)
 8001ba8:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001bac:	691b      	ldr	r3, [r3, #16]
 8001bae:	613b      	str	r3, [r7, #16]
  
  dieptsiz.d32 = 0U;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	60bb      	str	r3, [r7, #8]
  mask = daint.ep.in;
 8001bb4:	8abb      	ldrh	r3, [r7, #20]
 8001bb6:	85bb      	strh	r3, [r7, #44]	; 0x2c
  ep_num = 0U;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  
  while ((uint16_t)mask >> ep_num)
 8001bbe:	e0b6      	b.n	8001d2e <XMC_USBD_lHandleIEPInt+0x19a>
  {
    temp1 = ((uint16_t)mask >> (uint16_t)ep_num);
 8001bc0:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001bc2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001bc6:	fa42 f303 	asr.w	r3, r2, r3
 8001bca:	857b      	strh	r3, [r7, #42]	; 0x2a
    temp = (uint16_t)temp1 & (uint16_t)0x1U;
 8001bcc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	853b      	strh	r3, [r7, #40]	; 0x28
    if ((uint16_t)temp)
 8001bd4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	f000 80a4 	beq.w	8001d24 <XMC_USBD_lHandleIEPInt+0x190>
    {
      ep = &xmc_device.ep[ep_num];
 8001bdc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001be0:	2234      	movs	r2, #52	; 0x34
 8001be2:	fb02 f303 	mul.w	r3, r2, r3
 8001be6:	4a59      	ldr	r2, [pc, #356]	; (8001d4c <XMC_USBD_lHandleIEPInt+0x1b8>)
 8001be8:	4413      	add	r3, r2
 8001bea:	627b      	str	r3, [r7, #36]	; 0x24
			inepint = (uint32_t)xmc_device.endpoint_in_register[ep_num]->diepint;
 8001bec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001bf0:	4a56      	ldr	r2, [pc, #344]	; (8001d4c <XMC_USBD_lHandleIEPInt+0x1b8>)
 8001bf2:	336a      	adds	r3, #106	; 0x6a
 8001bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	623b      	str	r3, [r7, #32]
      diepint.d32 = inepint &
      ((((uint32_t)((uint32_t)xmc_device.device_register->dtknqr4_fifoemptymsk >> ep->address_u.address_st.number) &
 8001bfc:	4b53      	ldr	r3, [pc, #332]	; (8001d4c <XMC_USBD_lHandleIEPInt+0x1b8>)
 8001bfe:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c06:	7812      	ldrb	r2, [r2, #0]
 8001c08:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8001c0c:	b2d2      	uxtb	r2, r2
 8001c0e:	40d3      	lsrs	r3, r2
                     0x1U) << 7U) | (uint32_t)diepmsk.d32);
 8001c10:	01db      	lsls	r3, r3, #7
 8001c12:	f003 0280 	and.w	r2, r3, #128	; 0x80
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	431a      	orrs	r2, r3
      diepint.d32 = inepint &
 8001c1a:	6a3b      	ldr	r3, [r7, #32]
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	60fb      	str	r3, [r7, #12]
      if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	7b5b      	ldrb	r3, [r3, #13]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d107      	bne.n	8001c38 <XMC_USBD_lHandleIEPInt+0xa4>
      {
        dieptsiz.d32 = xmc_device.endpoint_in_register[ep_num]->dieptsiz;
 8001c28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c2c:	4a47      	ldr	r2, [pc, #284]	; (8001d4c <XMC_USBD_lHandleIEPInt+0x1b8>)
 8001c2e:	336a      	adds	r3, #106	; 0x6a
 8001c30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c34:	691b      	ldr	r3, [r3, #16]
 8001c36:	60bb      	str	r3, [r7, #8]
      }
      if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	7b5b      	ldrb	r3, [r3, #13]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d115      	bne.n	8001c6c <XMC_USBD_lHandleIEPInt+0xd8>
      {
        if (diepint.b.emptyintr)
 8001c40:	7b3b      	ldrb	r3, [r7, #12]
 8001c42:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d00f      	beq.n	8001c6c <XMC_USBD_lHandleIEPInt+0xd8>
        {
          uint32_t bytes;
          bytes = XMC_USBD_lWriteFifo(ep);
 8001c4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c4e:	f7ff fb1b 	bl	8001288 <XMC_USBD_lWriteFifo>
 8001c52:	61f8      	str	r0, [r7, #28]
          ep->xferCount += bytes;
 8001c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	441a      	add	r2, r3
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5e:	62da      	str	r2, [r3, #44]	; 0x2c
          ep->xferBuffer += bytes;
 8001c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	441a      	add	r2, r3
 8001c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6a:	625a      	str	r2, [r3, #36]	; 0x24
        }
      }
      if (diepint.b.xfercompl)
 8001c6c:	7b3b      	ldrb	r3, [r7, #12]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d04e      	beq.n	8001d16 <XMC_USBD_lHandleIEPInt+0x182>
      {
        if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	7b5b      	ldrb	r3, [r3, #13]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d11d      	bne.n	8001cbc <XMC_USBD_lHandleIEPInt+0x128>
        {
          /* update xfer values */
          if ((dieptsiz.b.pktcnt == 0U) && (dieptsiz.b.xfersize == 0U))
 8001c80:	897a      	ldrh	r2, [r7, #10]
 8001c82:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8001c86:	4013      	ands	r3, r2
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d116      	bne.n	8001cbc <XMC_USBD_lHandleIEPInt+0x128>
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d111      	bne.n	8001cbc <XMC_USBD_lHandleIEPInt+0x128>
          {
            uint32_t Bytes = ep->xferLength - ep->xferCount;
 8001c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	61bb      	str	r3, [r7, #24]
            ep->xferCount += Bytes;
 8001ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	441a      	add	r2, r3
 8001cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cae:	62da      	str	r2, [r3, #44]	; 0x2c
            ep->xferBuffer += Bytes;
 8001cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	441a      	add	r2, r3
 8001cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cba:	625a      	str	r2, [r3, #36]	; 0x24
          }
        }
        if (ep->xferTotal==ep->xferLength)
 8001cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d123      	bne.n	8001d10 <XMC_USBD_lHandleIEPInt+0x17c>
        {
          ep->inInUse = 0U;
 8001cc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cca:	6853      	ldr	r3, [r2, #4]
 8001ccc:	f36f 03c3 	bfc	r3, #3, #1
 8001cd0:	6053      	str	r3, [r2, #4]
          if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	7b5b      	ldrb	r3, [r3, #13]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d10e      	bne.n	8001cf8 <XMC_USBD_lHandleIEPInt+0x164>
          {
            /* mask fifo empty interrupt */
            xmc_device.device_register->dtknqr4_fifoemptymsk =
            (uint32_t)(xmc_device.device_register->dtknqr4_fifoemptymsk & ~(((uint32_t)1U << ep_num)));
 8001cda:	4b1c      	ldr	r3, [pc, #112]	; (8001d4c <XMC_USBD_lHandleIEPInt+0x1b8>)
 8001cdc:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001ce0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001ce2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	43da      	mvns	r2, r3
            xmc_device.device_register->dtknqr4_fifoemptymsk =
 8001cee:	4b17      	ldr	r3, [pc, #92]	; (8001d4c <XMC_USBD_lHandleIEPInt+0x1b8>)
 8001cf0:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
            (uint32_t)(xmc_device.device_register->dtknqr4_fifoemptymsk & ~(((uint32_t)1U << ep_num)));
 8001cf4:	400a      	ands	r2, r1
            xmc_device.device_register->dtknqr4_fifoemptymsk =
 8001cf6:	635a      	str	r2, [r3, #52]	; 0x34
          }
          xmc_device.EndpointEvent_cb(0x80U | ep_num,XMC_USBD_EP_EVENT_IN);
 8001cf8:	4b14      	ldr	r3, [pc, #80]	; (8001d4c <XMC_USBD_lHandleIEPInt+0x1b8>)
 8001cfa:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001cfe:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001d02:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001d06:	b2d2      	uxtb	r2, r2
 8001d08:	2102      	movs	r1, #2
 8001d0a:	4610      	mov	r0, r2
 8001d0c:	4798      	blx	r3
 8001d0e:	e002      	b.n	8001d16 <XMC_USBD_lHandleIEPInt+0x182>
        }
        else
        {
          /* start next step of transfer */
          XMC_USBD_lStartWriteXfer(ep);
 8001d10:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001d12:	f7ff fc91 	bl	8001638 <XMC_USBD_lStartWriteXfer>
        }

      }

      XMC_USBD_ClearEventINEP((uint32_t)diepint.d32,ep_num);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f000 f994 	bl	800204c <XMC_USBD_ClearEventINEP>
    }
    ep_num++;
 8001d24:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d28:	3301      	adds	r3, #1
 8001d2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  while ((uint16_t)mask >> ep_num)
 8001d2e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001d30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d34:	fa42 f303 	asr.w	r3, r2, r3
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	f47f af41 	bne.w	8001bc0 <XMC_USBD_lHandleIEPInt+0x2c>
  }
  XMC_USBD_ClearEvent(XMC_USBD_EVENT_INEP);
 8001d3e:	200e      	movs	r0, #14
 8001d40:	f000 f908 	bl	8001f54 <XMC_USBD_ClearEvent>
}
 8001d44:	bf00      	nop
 8001d46:	3730      	adds	r7, #48	; 0x30
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000898 	.word	0x20000898

08001d50 <XMC_USBD_lHandleRxFLvl>:
 * @brief RX Fifo interrupt handler
 *
 * This function handles the interrupt, when the rx fifo is not empty anymore.
 */
static void XMC_USBD_lHandleRxFLvl(void) 
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
  device_grxsts_data_t data;	
  data.d32 = xmc_device.global_register->grxstsp;
 8001d56:	4b1e      	ldr	r3, [pc, #120]	; (8001dd0 <XMC_USBD_lHandleRxFLvl+0x80>)
 8001d58:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	607b      	str	r3, [r7, #4]

  switch (data.b.pktsts)
 8001d60:	79bb      	ldrb	r3, [r7, #6]
 8001d62:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	2b05      	cmp	r3, #5
 8001d6c:	d82a      	bhi.n	8001dc4 <XMC_USBD_lHandleRxFLvl+0x74>
 8001d6e:	a201      	add	r2, pc, #4	; (adr r2, 8001d74 <XMC_USBD_lHandleRxFLvl+0x24>)
 8001d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d74:	08001dc5 	.word	0x08001dc5
 8001d78:	08001d8d 	.word	0x08001d8d
 8001d7c:	08001dc5 	.word	0x08001dc5
 8001d80:	08001dc5 	.word	0x08001dc5
 8001d84:	08001dc5 	.word	0x08001dc5
 8001d88:	08001da9 	.word	0x08001da9
    case XMC_USBD_GRXSTS_PKTSTS_GOUTNAK:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTCMPL:
      break;
    case XMC_USBD_GRXSTS_PKTSTS_OUTDATA:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
 8001d8c:	793b      	ldrb	r3, [r7, #4]
 8001d8e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	461a      	mov	r2, r3
 8001d96:	88bb      	ldrh	r3, [r7, #4]
 8001d98:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4610      	mov	r0, r2
 8001da2:	f7ff f9fd 	bl	80011a0 <XMC_USBD_lReadFifo>
      break;
 8001da6:	e00e      	b.n	8001dc6 <XMC_USBD_lHandleRxFLvl+0x76>
    case XMC_USBD_GRXSTS_PKTSTS_SETUP:
      XMC_USBD_lReadFifo((uint32_t)data.b.epnum,(uint32_t)data.b.bcnt);
 8001da8:	793b      	ldrb	r3, [r7, #4]
 8001daa:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	461a      	mov	r2, r3
 8001db2:	88bb      	ldrh	r3, [r7, #4]
 8001db4:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4610      	mov	r0, r2
 8001dbe:	f7ff f9ef 	bl	80011a0 <XMC_USBD_lReadFifo>
      break;
 8001dc2:	e000      	b.n	8001dc6 <XMC_USBD_lHandleRxFLvl+0x76>
    case XMC_USBD_GRXSTS_PKTSTS_SETUPCMPL:
      break;
    default:
      break;
 8001dc4:	bf00      	nop
	}
  /* no need to clear */
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	20000898 	.word	0x20000898

08001dd4 <XMC_USBD_IRQHandler>:
 *
 * The handler first checks, which global interrupt has caused the interrupt
 * and then dispatches interrupt to the corresponding sub-handler.
 */
void XMC_USBD_IRQHandler(const XMC_USBD_t *const obj) 
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  gintmsk_data_t gintmsk;
  gintsts_data_t data;
	
  gintmsk.d32 = xmc_device.global_register->gintmsk;
 8001ddc:	4b50      	ldr	r3, [pc, #320]	; (8001f20 <XMC_USBD_IRQHandler+0x14c>)
 8001dde:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	60fb      	str	r3, [r7, #12]
  data.d32 = xmc_device.global_register->gintsts & gintmsk.d32;
 8001de6:	4b4e      	ldr	r3, [pc, #312]	; (8001f20 <XMC_USBD_IRQHandler+0x14c>)
 8001de8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001dec:	695a      	ldr	r2, [r3, #20]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	4013      	ands	r3, r2
 8001df2:	60bb      	str	r3, [r7, #8]
	
  if (data.b.sofintr)
 8001df4:	7a3b      	ldrb	r3, [r7, #8]
 8001df6:	f003 0308 	and.w	r3, r3, #8
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d007      	beq.n	8001e10 <XMC_USBD_IRQHandler+0x3c>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SOF);
 8001e00:	4b47      	ldr	r3, [pc, #284]	; (8001f20 <XMC_USBD_IRQHandler+0x14c>)
 8001e02:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001e06:	2009      	movs	r0, #9
 8001e08:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SOF);
 8001e0a:	2009      	movs	r0, #9
 8001e0c:	f000 f8a2 	bl	8001f54 <XMC_USBD_ClearEvent>
  }
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	7b5b      	ldrb	r3, [r3, #13]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d119      	bne.n	8001e4c <XMC_USBD_IRQHandler+0x78>
  {
    if (data.b.rxstsqlvl)
 8001e18:	7a3b      	ldrb	r3, [r7, #8]
 8001e1a:	f003 0310 	and.w	r3, r3, #16
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d013      	beq.n	8001e4c <XMC_USBD_IRQHandler+0x78>
    {
      /* Masked that interrupt so its only done once */
      gintmsk.b.rxstsqlvl = 0U;
 8001e24:	7b3b      	ldrb	r3, [r7, #12]
 8001e26:	f36f 1304 	bfc	r3, #4, #1
 8001e2a:	733b      	strb	r3, [r7, #12]
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8001e2c:	4b3c      	ldr	r3, [pc, #240]	; (8001f20 <XMC_USBD_IRQHandler+0x14c>)
 8001e2e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001e32:	68fa      	ldr	r2, [r7, #12]
 8001e34:	619a      	str	r2, [r3, #24]
      XMC_USBD_lHandleRxFLvl(); /* handle the interrupt */
 8001e36:	f7ff ff8b 	bl	8001d50 <XMC_USBD_lHandleRxFLvl>
      gintmsk.b.rxstsqlvl = 1U;
 8001e3a:	7b3b      	ldrb	r3, [r7, #12]
 8001e3c:	f043 0310 	orr.w	r3, r3, #16
 8001e40:	733b      	strb	r3, [r7, #12]
      xmc_device.global_register->gintmsk = gintmsk.d32;
 8001e42:	4b37      	ldr	r3, [pc, #220]	; (8001f20 <XMC_USBD_IRQHandler+0x14c>)
 8001e44:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001e48:	68fa      	ldr	r2, [r7, #12]
 8001e4a:	619a      	str	r2, [r3, #24]
    }
  }
  if (data.b.erlysuspend)
 8001e4c:	7a7b      	ldrb	r3, [r7, #9]
 8001e4e:	f003 0304 	and.w	r3, r3, #4
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d002      	beq.n	8001e5e <XMC_USBD_IRQHandler+0x8a>
  {
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_EARLYSUSPEND);
 8001e58:	200a      	movs	r0, #10
 8001e5a:	f000 f87b 	bl	8001f54 <XMC_USBD_ClearEvent>
  }
  if (data.b.usbsuspend)
 8001e5e:	7a7b      	ldrb	r3, [r7, #9]
 8001e60:	f003 0308 	and.w	r3, r3, #8
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d007      	beq.n	8001e7a <XMC_USBD_IRQHandler+0xa6>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_SUSPEND);
 8001e6a:	4b2d      	ldr	r3, [pc, #180]	; (8001f20 <XMC_USBD_IRQHandler+0x14c>)
 8001e6c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001e70:	2006      	movs	r0, #6
 8001e72:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_SUSPEND);
 8001e74:	2006      	movs	r0, #6
 8001e76:	f000 f86d 	bl	8001f54 <XMC_USBD_ClearEvent>
  }
  if (data.b.wkupintr)
 8001e7a:	7afb      	ldrb	r3, [r7, #11]
 8001e7c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d007      	beq.n	8001e96 <XMC_USBD_IRQHandler+0xc2>
  {
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_REMOTE_WAKEUP);
 8001e86:	4b26      	ldr	r3, [pc, #152]	; (8001f20 <XMC_USBD_IRQHandler+0x14c>)
 8001e88:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001e8c:	2008      	movs	r0, #8
 8001e8e:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_REMOTE_WAKEUP);
 8001e90:	2008      	movs	r0, #8
 8001e92:	f000 f85f 	bl	8001f54 <XMC_USBD_ClearEvent>
  }
  if (data.b.sessreqintr)
 8001e96:	7afb      	ldrb	r3, [r7, #11]
 8001e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d00e      	beq.n	8001ec0 <XMC_USBD_IRQHandler+0xec>
  {
    xmc_device.IsPowered = 1U;
 8001ea2:	4a1f      	ldr	r2, [pc, #124]	; (8001f20 <XMC_USBD_IRQHandler+0x14c>)
 8001ea4:	f892 31fe 	ldrb.w	r3, [r2, #510]	; 0x1fe
 8001ea8:	f043 0304 	orr.w	r3, r3, #4
 8001eac:	f882 31fe 	strb.w	r3, [r2, #510]	; 0x1fe
    xmc_device.DeviceEvent_cb(XMC_USBD_EVENT_POWER_ON);
 8001eb0:	4b1b      	ldr	r3, [pc, #108]	; (8001f20 <XMC_USBD_IRQHandler+0x14c>)
 8001eb2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	4798      	blx	r3
    XMC_USBD_ClearEvent(XMC_USBD_EVENT_POWER_ON);
 8001eba:	2000      	movs	r0, #0
 8001ebc:	f000 f84a 	bl	8001f54 <XMC_USBD_ClearEvent>
  }
  if (data.b.usbreset)
 8001ec0:	7a7b      	ldrb	r3, [r7, #9]
 8001ec2:	f003 0310 	and.w	r3, r3, #16
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d002      	beq.n	8001ed2 <XMC_USBD_IRQHandler+0xfe>
  {
    XMC_USBD_lHandleUSBReset(obj);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7ff fc7f 	bl	80017d0 <XMC_USBD_lHandleUSBReset>
  }
  if (data.b.enumdone)
 8001ed2:	7a7b      	ldrb	r3, [r7, #9]
 8001ed4:	f003 0320 	and.w	r3, r3, #32
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <XMC_USBD_IRQHandler+0x10e>
  {
    XMC_USBD_lHandleEnumDone();
 8001ede:	f7ff fd43 	bl	8001968 <XMC_USBD_lHandleEnumDone>
  }
  if (data.b.inepint)
 8001ee2:	7abb      	ldrb	r3, [r7, #10]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d002      	beq.n	8001ef4 <XMC_USBD_IRQHandler+0x120>
  {
    XMC_USBD_lHandleIEPInt(obj);
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f7ff fe50 	bl	8001b94 <XMC_USBD_lHandleIEPInt>
  }
  if (data.b.outepintr)
 8001ef4:	7abb      	ldrb	r3, [r7, #10]
 8001ef6:	f003 0308 	and.w	r3, r3, #8
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d002      	beq.n	8001f06 <XMC_USBD_IRQHandler+0x132>
  {
		XMC_USBD_lHandleOEPInt(obj);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff fd6d 	bl	80019e0 <XMC_USBD_lHandleOEPInt>
  }
	if (data.b.otgintr)
 8001f06:	7a3b      	ldrb	r3, [r7, #8]
 8001f08:	f003 0304 	and.w	r3, r3, #4
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <XMC_USBD_IRQHandler+0x142>
  {
	  XMC_USBD_lHandleOTGInt();
 8001f12:	f7ff fd05 	bl	8001920 <XMC_USBD_lHandleOTGInt>
  }

}
 8001f16:	bf00      	nop
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000898 	.word	0x20000898

08001f24 <XMC_USBD_Enable>:
 *******************************************************************************/
/**
 * Enables the USB0 module
 **/
void XMC_USBD_Enable(void) 
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
#endif
  /* Reset and power up */
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8001f28:	4803      	ldr	r0, [pc, #12]	; (8001f38 <XMC_USBD_Enable+0x14>)
 8001f2a:	f002 fa75 	bl	8004418 <XMC_SCU_RESET_DeassertPeripheralReset>
  XMC_SCU_POWER_EnableUsb();
 8001f2e:	f002 fe59 	bl	8004be4 <XMC_SCU_POWER_EnableUsb>
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000080 	.word	0x20000080

08001f3c <XMC_USBD_Disable>:

/**
 * Disables the USB0 module
 **/
void XMC_USBD_Disable(void) 
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* Clear Reset and power up */
  XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USB0);
 8001f40:	4803      	ldr	r0, [pc, #12]	; (8001f50 <XMC_USBD_Disable+0x14>)
 8001f42:	f002 fa4b 	bl	80043dc <XMC_SCU_RESET_AssertPeripheralReset>
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USB0);
#endif
  XMC_SCU_POWER_DisableUsb();
 8001f46:	f002 fe5b 	bl	8004c00 <XMC_SCU_POWER_DisableUsb>
}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	20000080 	.word	0x20000080

08001f54 <XMC_USBD_ClearEvent>:

/**
 * Clear the USB device event
 **/
void XMC_USBD_ClearEvent(const XMC_USBD_EVENT_t event) 
{
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
  gintsts_data_t clear;
  clear.d32 = 0U;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60fb      	str	r3, [r7, #12]
  switch(event)
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	2b0d      	cmp	r3, #13
 8001f66:	d84c      	bhi.n	8002002 <XMC_USBD_ClearEvent+0xae>
 8001f68:	a201      	add	r2, pc, #4	; (adr r2, 8001f70 <XMC_USBD_ClearEvent+0x1c>)
 8001f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f6e:	bf00      	nop
 8001f70:	08001fa9 	.word	0x08001fa9
 8001f74:	08002003 	.word	0x08002003
 8001f78:	08002003 	.word	0x08002003
 8001f7c:	08002003 	.word	0x08002003
 8001f80:	08001fb3 	.word	0x08001fb3
 8001f84:	08002003 	.word	0x08002003
 8001f88:	08001fbd 	.word	0x08001fbd
 8001f8c:	08001fc7 	.word	0x08001fc7
 8001f90:	08001fd1 	.word	0x08001fd1
 8001f94:	08001fdb 	.word	0x08001fdb
 8001f98:	08001fe5 	.word	0x08001fe5
 8001f9c:	08001fef 	.word	0x08001fef
 8001fa0:	08002003 	.word	0x08002003
 8001fa4:	08001ff9 	.word	0x08001ff9
  {
    case (XMC_USBD_EVENT_POWER_ON):
	  clear.b.sessreqintr = 1U;
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fae:	73fb      	strb	r3, [r7, #15]
	  break;
 8001fb0:	e028      	b.n	8002004 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_RESET):
	  clear.b.usbreset = 1U;
 8001fb2:	7b7b      	ldrb	r3, [r7, #13]
 8001fb4:	f043 0310 	orr.w	r3, r3, #16
 8001fb8:	737b      	strb	r3, [r7, #13]
	  break;
 8001fba:	e023      	b.n	8002004 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_SUSPEND):
	  clear.b.usbsuspend = 1U;
 8001fbc:	7b7b      	ldrb	r3, [r7, #13]
 8001fbe:	f043 0308 	orr.w	r3, r3, #8
 8001fc2:	737b      	strb	r3, [r7, #13]
	  break;
 8001fc4:	e01e      	b.n	8002004 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_RESUME):
	  clear.b.wkupintr = 1U;
 8001fc6:	7bfb      	ldrb	r3, [r7, #15]
 8001fc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fcc:	73fb      	strb	r3, [r7, #15]
	  break;
 8001fce:	e019      	b.n	8002004 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_REMOTE_WAKEUP):
	  clear.b.wkupintr = 1U;
 8001fd0:	7bfb      	ldrb	r3, [r7, #15]
 8001fd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fd6:	73fb      	strb	r3, [r7, #15]
	  break;
 8001fd8:	e014      	b.n	8002004 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_SOF):
	  clear.b.sofintr = 1U;
 8001fda:	7b3b      	ldrb	r3, [r7, #12]
 8001fdc:	f043 0308 	orr.w	r3, r3, #8
 8001fe0:	733b      	strb	r3, [r7, #12]
	  break;
 8001fe2:	e00f      	b.n	8002004 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_EARLYSUSPEND):
	  clear.b.erlysuspend = 1U;
 8001fe4:	7b7b      	ldrb	r3, [r7, #13]
 8001fe6:	f043 0304 	orr.w	r3, r3, #4
 8001fea:	737b      	strb	r3, [r7, #13]
	  break;
 8001fec:	e00a      	b.n	8002004 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_ENUMDONE):
	  clear.b.enumdone = 1U;
 8001fee:	7b7b      	ldrb	r3, [r7, #13]
 8001ff0:	f043 0320 	orr.w	r3, r3, #32
 8001ff4:	737b      	strb	r3, [r7, #13]
	  break;
 8001ff6:	e005      	b.n	8002004 <XMC_USBD_ClearEvent+0xb0>
    case (XMC_USBD_EVENT_OUTEP):
	  clear.b.outepintr = 1U;
 8001ff8:	7bbb      	ldrb	r3, [r7, #14]
 8001ffa:	f043 0308 	orr.w	r3, r3, #8
 8001ffe:	73bb      	strb	r3, [r7, #14]
	  break;
 8002000:	e000      	b.n	8002004 <XMC_USBD_ClearEvent+0xb0>
		default:
		break;
 8002002:	bf00      	nop
	}
	xmc_device.global_register->gintsts = clear.d32;
 8002004:	4b05      	ldr	r3, [pc, #20]	; (800201c <XMC_USBD_ClearEvent+0xc8>)
 8002006:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	615a      	str	r2, [r3, #20]
}
 800200e:	bf00      	nop
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	20000898 	.word	0x20000898

08002020 <XMC_USBD_lClearEventOTG>:

/**
 * Clear the USB OTG events
 **/
static void XMC_USBD_lClearEventOTG(uint32_t event)
{
 8002020:	b480      	push	{r7}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  gotgint_data_t clear = { .d32 = 0U};
 8002028:	2300      	movs	r3, #0
 800202a:	60fb      	str	r3, [r7, #12]
  clear.d32 = event;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	60fb      	str	r3, [r7, #12]
  xmc_device.global_register->gotgint = clear.d32;
 8002030:	4b05      	ldr	r3, [pc, #20]	; (8002048 <XMC_USBD_lClearEventOTG+0x28>)
 8002032:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002036:	68fa      	ldr	r2, [r7, #12]
 8002038:	605a      	str	r2, [r3, #4]
}
 800203a:	bf00      	nop
 800203c:	3714      	adds	r7, #20
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	20000898 	.word	0x20000898

0800204c <XMC_USBD_ClearEventINEP>:

/**
 * Clear the USB IN EP events
 **/
void XMC_USBD_ClearEventINEP(uint32_t event,const uint8_t ep_num)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	70fb      	strb	r3, [r7, #3]
  diepint_data_t clear;
  clear.d32 = event;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	60fb      	str	r3, [r7, #12]
  xmc_device.endpoint_in_register[ep_num]->diepint = clear.d32;
 800205c:	78fb      	ldrb	r3, [r7, #3]
 800205e:	4a06      	ldr	r2, [pc, #24]	; (8002078 <XMC_USBD_ClearEventINEP+0x2c>)
 8002060:	336a      	adds	r3, #106	; 0x6a
 8002062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	609a      	str	r2, [r3, #8]
}
 800206a:	bf00      	nop
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	20000898 	.word	0x20000898

0800207c <XMC_USBD_ClearEventOUTEP>:

/**
 * Clear the USB OUT EP events
 **/
void XMC_USBD_ClearEventOUTEP(uint32_t event,const uint8_t ep_num)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	460b      	mov	r3, r1
 8002086:	70fb      	strb	r3, [r7, #3]
  doepint_data_t clear;
  clear.d32 = event;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	60fb      	str	r3, [r7, #12]
  xmc_device.endpoint_out_register[ep_num]->doepint = clear.d32;
 800208c:	78fb      	ldrb	r3, [r7, #3]
 800208e:	4a06      	ldr	r2, [pc, #24]	; (80020a8 <XMC_USBD_ClearEventOUTEP+0x2c>)
 8002090:	3370      	adds	r3, #112	; 0x70
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	4413      	add	r3, r2
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	609a      	str	r2, [r3, #8]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	20000898 	.word	0x20000898

080020ac <XMC_USBD_EnableEventOUTEP>:

/**
 * Enable the USB OUT EP events
 **/
void XMC_USBD_EnableEventOUTEP(uint32_t event)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b085      	sub	sp, #20
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
	doepint_data_t doepint;
	doepint.d32 = event;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	60fb      	str	r3, [r7, #12]
	xmc_device.device_register->doepmsk |= doepint.d32;
 80020b8:	4b07      	ldr	r3, [pc, #28]	; (80020d8 <XMC_USBD_EnableEventOUTEP+0x2c>)
 80020ba:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80020be:	6959      	ldr	r1, [r3, #20]
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	4b05      	ldr	r3, [pc, #20]	; (80020d8 <XMC_USBD_EnableEventOUTEP+0x2c>)
 80020c4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80020c8:	430a      	orrs	r2, r1
 80020ca:	615a      	str	r2, [r3, #20]
}
 80020cc:	bf00      	nop
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	20000898 	.word	0x20000898

080020dc <XMC_USBD_EnableEventINEP>:

/**
 * Enable the USB IN EP events
 **/
void XMC_USBD_EnableEventINEP(uint32_t event)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
	diepint_data_t diepint;
	diepint.d32 = event;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	60fb      	str	r3, [r7, #12]
	xmc_device.device_register->diepmsk |= diepint.d32;
 80020e8:	4b07      	ldr	r3, [pc, #28]	; (8002108 <XMC_USBD_EnableEventINEP+0x2c>)
 80020ea:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80020ee:	6919      	ldr	r1, [r3, #16]
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	4b05      	ldr	r3, [pc, #20]	; (8002108 <XMC_USBD_EnableEventINEP+0x2c>)
 80020f4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80020f8:	430a      	orrs	r2, r1
 80020fa:	611a      	str	r2, [r3, #16]
}
 80020fc:	bf00      	nop
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	20000898 	.word	0x20000898

0800210c <XMC_USBD_GetCapabilities>:

/**
 * Gets the USB device capabilities
 **/
XMC_USBD_CAPABILITIES_t XMC_USBD_GetCapabilities()
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
  XMC_USBD_CAPABILITIES_t cap={0U};
 8002112:	2300      	movs	r3, #0
 8002114:	607b      	str	r3, [r7, #4]
  cap.event_connect = 1U;
 8002116:	793b      	ldrb	r3, [r7, #4]
 8002118:	f043 0304 	orr.w	r3, r3, #4
 800211c:	713b      	strb	r3, [r7, #4]
  cap.event_disconnect = 1U;
 800211e:	793b      	ldrb	r3, [r7, #4]
 8002120:	f043 0308 	orr.w	r3, r3, #8
 8002124:	713b      	strb	r3, [r7, #4]
#if UC_SERIES == 45
  cap.event_power_off = 1U;
 8002126:	793b      	ldrb	r3, [r7, #4]
 8002128:	f043 0302 	orr.w	r3, r3, #2
 800212c:	713b      	strb	r3, [r7, #4]
  cap.event_power_on = 1U;
 800212e:	793b      	ldrb	r3, [r7, #4]
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	713b      	strb	r3, [r7, #4]
#else
  cap.event_power_off = 0U;
  cap.event_power_on = 0U;
#endif
  cap.event_high_speed = 0U;
 8002136:	793b      	ldrb	r3, [r7, #4]
 8002138:	f36f 1345 	bfc	r3, #5, #1
 800213c:	713b      	strb	r3, [r7, #4]
  cap.event_remote_wakeup = 1U;
 800213e:	797b      	ldrb	r3, [r7, #5]
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	717b      	strb	r3, [r7, #5]
  cap.event_reset = 1U;
 8002146:	793b      	ldrb	r3, [r7, #4]
 8002148:	f043 0310 	orr.w	r3, r3, #16
 800214c:	713b      	strb	r3, [r7, #4]
  cap.event_resume = 1U;
 800214e:	793b      	ldrb	r3, [r7, #4]
 8002150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002154:	713b      	strb	r3, [r7, #4]
  cap.event_suspend = 1U;
 8002156:	793b      	ldrb	r3, [r7, #4]
 8002158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800215c:	713b      	strb	r3, [r7, #4]
  cap.reserved = 0U;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f36f 235f 	bfc	r3, #9, #23
 8002164:	607b      	str	r3, [r7, #4]
  return cap;
 8002166:	687b      	ldr	r3, [r7, #4]
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <XMC_USBD_Init>:

/**
 * Initializes the USB device
 **/
XMC_USBD_STATUS_t XMC_USBD_Init(XMC_USBD_t *obj)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08a      	sub	sp, #40	; 0x28
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  gintmsk_data_t gintmsk;

  XMC_ASSERT("XMC_USBD_Init: obj.usbd_max_num_eps not of type XMC_USBD_MAX_NUM_EPS_t",
 		      XMC_USBD_CHECK_INPUT_MAX_NUM_EPS(obj->usbd_max_num_eps))
  
  XMC_USBD_Enable();
 800217c:	f7ff fed2 	bl	8001f24 <XMC_USBD_Enable>
  
  usbd_init = obj;
 8002180:	4a87      	ldr	r2, [pc, #540]	; (80023a0 <XMC_USBD_Init+0x22c>)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6013      	str	r3, [r2, #0]

  /* Filling out buffer size */
  for(i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 8002186:	2300      	movs	r3, #0
 8002188:	627b      	str	r3, [r7, #36]	; 0x24
 800218a:	e00c      	b.n	80021a6 <XMC_USBD_Init+0x32>
  {
	  XMC_USBD_EP_OUT_BUFFERSIZE[i] = XMC_USBD_EP0_BUFFER_SIZE;
 800218c:	4a85      	ldr	r2, [pc, #532]	; (80023a4 <XMC_USBD_Init+0x230>)
 800218e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002190:	2140      	movs	r1, #64	; 0x40
 8002192:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  XMC_USBD_EP_IN_BUFFERSIZE[i] 	= XMC_USBD_EP0_BUFFER_SIZE;
 8002196:	4a84      	ldr	r2, [pc, #528]	; (80023a8 <XMC_USBD_Init+0x234>)
 8002198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219a:	2140      	movs	r1, #64	; 0x40
 800219c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for(i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 80021a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a2:	3301      	adds	r3, #1
 80021a4:	627b      	str	r3, [r7, #36]	; 0x24
 80021a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a8:	2b06      	cmp	r3, #6
 80021aa:	d9ef      	bls.n	800218c <XMC_USBD_Init+0x18>
  }

  /* clear device status */
  memset((void*)&xmc_device,0x0U,sizeof(XMC_USBD_DEVICE_t));
 80021ac:	f44f 7202 	mov.w	r2, #520	; 0x208
 80021b0:	2100      	movs	r1, #0
 80021b2:	487e      	ldr	r0, [pc, #504]	; (80023ac <XMC_USBD_Init+0x238>)
 80021b4:	f003 ffce 	bl	8006154 <memset>

  /* assign callbacks */
  xmc_device.DeviceEvent_cb = obj->cb_xmc_device_event;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	4a7b      	ldr	r2, [pc, #492]	; (80023ac <XMC_USBD_Init+0x238>)
 80021be:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  xmc_device.EndpointEvent_cb = obj->cb_endpoint_event;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	4a79      	ldr	r2, [pc, #484]	; (80023ac <XMC_USBD_Init+0x238>)
 80021c8:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
  XMC_USBD_BASE_ADDRESS = (uint8_t *)(obj->usbd);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	623b      	str	r3, [r7, #32]
  /* assign register address */
  xmc_device.global_register = (dwc_otg_core_global_regs_t*)(obj->usbd);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a75      	ldr	r2, [pc, #468]	; (80023ac <XMC_USBD_Init+0x238>)
 80021d8:	f8c2 31a0 	str.w	r3, [r2, #416]	; 0x1a0
  xmc_device.device_register = ((dwc_otg_device_global_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_GLOBAL_REG_OFFSET));
 80021dc:	6a3b      	ldr	r3, [r7, #32]
 80021de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80021e2:	4a72      	ldr	r2, [pc, #456]	; (80023ac <XMC_USBD_Init+0x238>)
 80021e4:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 80021e8:	2300      	movs	r3, #0
 80021ea:	627b      	str	r3, [r7, #36]	; 0x24
 80021ec:	e00c      	b.n	8002208 <XMC_USBD_Init+0x94>
  {
    xmc_device.endpoint_in_register[i] = (dwc_otg_dev_in_ep_regs_t*)(XMC_USBD_BASE_ADDRESS + DWC_DEV_IN_EP_REG_OFFSET +
 80021ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f0:	3348      	adds	r3, #72	; 0x48
 80021f2:	015b      	lsls	r3, r3, #5
 80021f4:	6a3a      	ldr	r2, [r7, #32]
 80021f6:	441a      	add	r2, r3
 80021f8:	496c      	ldr	r1, [pc, #432]	; (80023ac <XMC_USBD_Init+0x238>)
 80021fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fc:	336a      	adds	r3, #106	; 0x6a
 80021fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 8002202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002204:	3301      	adds	r3, #1
 8002206:	627b      	str	r3, [r7, #36]	; 0x24
 8002208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220a:	2b06      	cmp	r3, #6
 800220c:	d9ef      	bls.n	80021ee <XMC_USBD_Init+0x7a>
    ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 800220e:	2300      	movs	r3, #0
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
 8002212:	e00d      	b.n	8002230 <XMC_USBD_Init+0xbc>
  {
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(XMC_USBD_BASE_ADDRESS +
    									  DWC_DEV_OUT_EP_REG_OFFSET +
 8002214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002216:	3358      	adds	r3, #88	; 0x58
 8002218:	015b      	lsls	r3, r3, #5
 800221a:	6a3a      	ldr	r2, [r7, #32]
 800221c:	441a      	add	r2, r3
    xmc_device.endpoint_out_register[i] = (dwc_otg_dev_out_ep_regs_t*)(XMC_USBD_BASE_ADDRESS +
 800221e:	4963      	ldr	r1, [pc, #396]	; (80023ac <XMC_USBD_Init+0x238>)
 8002220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002222:	3370      	adds	r3, #112	; 0x70
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	440b      	add	r3, r1
 8002228:	605a      	str	r2, [r3, #4]
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_EPS;i++)
 800222a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800222c:	3301      	adds	r3, #1
 800222e:	627b      	str	r3, [r7, #36]	; 0x24
 8002230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002232:	2b06      	cmp	r3, #6
 8002234:	d9ee      	bls.n	8002214 <XMC_USBD_Init+0xa0>
    									  ((uint32_t)DWC_EP_REG_OFFSET*i));
  }
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_TX_FIFOS;i++)
 8002236:	2300      	movs	r3, #0
 8002238:	627b      	str	r3, [r7, #36]	; 0x24
 800223a:	e00c      	b.n	8002256 <XMC_USBD_Init+0xe2>
  {
    xmc_device.fifo[i] = (uint32_t*)(XMC_USBD_BASE_ADDRESS +
    						XMC_USBD_TX_FIFO_REG_OFFSET +
 800223c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223e:	3301      	adds	r3, #1
 8002240:	031b      	lsls	r3, r3, #12
 8002242:	6a3a      	ldr	r2, [r7, #32]
 8002244:	441a      	add	r2, r3
    xmc_device.fifo[i] = (uint32_t*)(XMC_USBD_BASE_ADDRESS +
 8002246:	4959      	ldr	r1, [pc, #356]	; (80023ac <XMC_USBD_Init+0x238>)
 8002248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224a:	3378      	adds	r3, #120	; 0x78
 800224c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (i = 0U;i < (uint32_t)XMC_USBD_NUM_TX_FIFOS;i++)
 8002250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002252:	3301      	adds	r3, #1
 8002254:	627b      	str	r3, [r7, #36]	; 0x24
 8002256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002258:	2b06      	cmp	r3, #6
 800225a:	d9ef      	bls.n	800223c <XMC_USBD_Init+0xc8>
    						(i * XMC_USBD_TX_FIFO_OFFSET));
  }
  /* obj data structure for endpoint 0 */
  /* Done by driver core */
  /* configure ahb details */  
  gahbcfg.d32 = xmc_device.global_register->gahbcfg;
 800225c:	4b53      	ldr	r3, [pc, #332]	; (80023ac <XMC_USBD_Init+0x238>)
 800225e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	61fb      	str	r3, [r7, #28]
  gahbcfg.b.glblintrmsk = 1U; /* enable interrupts ( global mask ) */
 8002266:	7f3b      	ldrb	r3, [r7, #28]
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	773b      	strb	r3, [r7, #28]
  gahbcfg.b.nptxfemplvl_txfemplvl = 1U;
 800226e:	7f3b      	ldrb	r3, [r7, #28]
 8002270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002274:	773b      	strb	r3, [r7, #28]
  if(obj->usbd_transfer_mode == XMC_USBD_USE_DMA)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	7b5b      	ldrb	r3, [r3, #13]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d104      	bne.n	8002288 <XMC_USBD_Init+0x114>
  {
    /* Enable dma if needed */
    gahbcfg.b.dmaenable = 1U; /* enable dma if needed */
 800227e:	7f3b      	ldrb	r3, [r7, #28]
 8002280:	f043 0320 	orr.w	r3, r3, #32
 8002284:	773b      	strb	r3, [r7, #28]
 8002286:	e003      	b.n	8002290 <XMC_USBD_Init+0x11c>
  }
  else
  {
    gahbcfg.b.dmaenable = 0U;
 8002288:	7f3b      	ldrb	r3, [r7, #28]
 800228a:	f36f 1345 	bfc	r3, #5, #1
 800228e:	773b      	strb	r3, [r7, #28]
  }
  xmc_device.global_register->gahbcfg = gahbcfg.d32;
 8002290:	4b46      	ldr	r3, [pc, #280]	; (80023ac <XMC_USBD_Init+0x238>)
 8002292:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002296:	69fa      	ldr	r2, [r7, #28]
 8002298:	609a      	str	r2, [r3, #8]
  /* configure usb details */  
  gusbcfg.d32= xmc_device.global_register->gusbcfg;
 800229a:	4b44      	ldr	r3, [pc, #272]	; (80023ac <XMC_USBD_Init+0x238>)
 800229c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	61bb      	str	r3, [r7, #24]
  gusbcfg.b.force_dev_mode = 1U; /* force us into device mode */
 80022a4:	7efb      	ldrb	r3, [r7, #27]
 80022a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022aa:	76fb      	strb	r3, [r7, #27]
  gusbcfg.b.srpcap = 1U; /* enable session request protocoll */
 80022ac:	7e7b      	ldrb	r3, [r7, #25]
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	767b      	strb	r3, [r7, #25]
  xmc_device.global_register->gusbcfg = gusbcfg.d32;
 80022b4:	4b3d      	ldr	r3, [pc, #244]	; (80023ac <XMC_USBD_Init+0x238>)
 80022b6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	60da      	str	r2, [r3, #12]

  /* Device init */
  /* configure device speed */  
  dcfg.d32 = xmc_device.device_register->dcfg;
 80022be:	4b3b      	ldr	r3, [pc, #236]	; (80023ac <XMC_USBD_Init+0x238>)
 80022c0:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	617b      	str	r3, [r7, #20]
  dcfg.b.devspd = XMC_USBD_DCFG_DEVSPD_FS;
 80022c8:	7d3b      	ldrb	r3, [r7, #20]
 80022ca:	f043 0303 	orr.w	r3, r3, #3
 80022ce:	753b      	strb	r3, [r7, #20]
  dcfg.b.descdma = 0U;
 80022d0:	7dbb      	ldrb	r3, [r7, #22]
 80022d2:	f36f 13c7 	bfc	r3, #7, #1
 80022d6:	75bb      	strb	r3, [r7, #22]
  xmc_device.device_register->dcfg = dcfg.d32;
 80022d8:	4b34      	ldr	r3, [pc, #208]	; (80023ac <XMC_USBD_Init+0x238>)
 80022da:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80022de:	697a      	ldr	r2, [r7, #20]
 80022e0:	601a      	str	r2, [r3, #0]
  /* configure device functions */  
  dctl.d32 = xmc_device.device_register->dctl;
 80022e2:	4b32      	ldr	r3, [pc, #200]	; (80023ac <XMC_USBD_Init+0x238>)
 80022e4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	613b      	str	r3, [r7, #16]
  dctl.b.sftdiscon = 1U; /* disconnect the device until its connected by the user */
 80022ec:	7c3b      	ldrb	r3, [r7, #16]
 80022ee:	f043 0302 	orr.w	r3, r3, #2
 80022f2:	743b      	strb	r3, [r7, #16]
  /* all other config is done by default register value */
  xmc_device.device_register->dctl = dctl.d32;
 80022f4:	4b2d      	ldr	r3, [pc, #180]	; (80023ac <XMC_USBD_Init+0x238>)
 80022f6:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	605a      	str	r2, [r3, #4]
  /* flush the fifos for proper operation */
  XMC_USBD_lFlushTXFifo((uint8_t)0x10U); /* 0x10 == all fifos, see doc */
 80022fe:	2010      	movs	r0, #16
 8002300:	f7ff f814 	bl	800132c <XMC_USBD_lFlushTXFifo>
  XMC_USBD_lFlushRXFifo();
 8002304:	f7ff f852 	bl	80013ac <XMC_USBD_lFlushRXFifo>
  /* Enable Global Interrupts */
  /* clear interrupt status bits prior to unmasking */
  xmc_device.global_register->gintmsk = 0U; /* disable all interrupts */
 8002308:	4b28      	ldr	r3, [pc, #160]	; (80023ac <XMC_USBD_Init+0x238>)
 800230a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800230e:	2200      	movs	r2, #0
 8002310:	619a      	str	r2, [r3, #24]
  xmc_device.global_register->gintsts = 0xFFFFFFFFU; /* clear all interrupts */
 8002312:	4b26      	ldr	r3, [pc, #152]	; (80023ac <XMC_USBD_Init+0x238>)
 8002314:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002318:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800231c:	615a      	str	r2, [r3, #20]
 
  gintmsk.d32 = 0U;
 800231e:	2300      	movs	r3, #0
 8002320:	60fb      	str	r3, [r7, #12]
  /* enable common interrupts */
  gintmsk.b.modemismatch = 1U;
 8002322:	7b3b      	ldrb	r3, [r7, #12]
 8002324:	f043 0302 	orr.w	r3, r3, #2
 8002328:	733b      	strb	r3, [r7, #12]
  gintmsk.b.otgintr = 1U;
 800232a:	7b3b      	ldrb	r3, [r7, #12]
 800232c:	f043 0304 	orr.w	r3, r3, #4
 8002330:	733b      	strb	r3, [r7, #12]
  gintmsk.b.sessreqintr = 1U;
 8002332:	7bfb      	ldrb	r3, [r7, #15]
 8002334:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002338:	73fb      	strb	r3, [r7, #15]
  /* enable device interrupts */
  gintmsk.b.usbreset = 1U;
 800233a:	7b7b      	ldrb	r3, [r7, #13]
 800233c:	f043 0310 	orr.w	r3, r3, #16
 8002340:	737b      	strb	r3, [r7, #13]
  gintmsk.b.enumdone = 1U;
 8002342:	7b7b      	ldrb	r3, [r7, #13]
 8002344:	f043 0320 	orr.w	r3, r3, #32
 8002348:	737b      	strb	r3, [r7, #13]
  gintmsk.b.erlysuspend = 1U;
 800234a:	7b7b      	ldrb	r3, [r7, #13]
 800234c:	f043 0304 	orr.w	r3, r3, #4
 8002350:	737b      	strb	r3, [r7, #13]
  gintmsk.b.usbsuspend = 1U;
 8002352:	7b7b      	ldrb	r3, [r7, #13]
 8002354:	f043 0308 	orr.w	r3, r3, #8
 8002358:	737b      	strb	r3, [r7, #13]
  gintmsk.b.wkupintr = 1U;
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002360:	73fb      	strb	r3, [r7, #15]
  gintmsk.b.sofintr = 1U;
 8002362:	7b3b      	ldrb	r3, [r7, #12]
 8002364:	f043 0308 	orr.w	r3, r3, #8
 8002368:	733b      	strb	r3, [r7, #12]
  if(obj->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	7b5b      	ldrb	r3, [r3, #13]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d103      	bne.n	800237a <XMC_USBD_Init+0x206>
  {
    gintmsk.b.rxstsqlvl = 1U;
 8002372:	7b3b      	ldrb	r3, [r7, #12]
 8002374:	f043 0310 	orr.w	r3, r3, #16
 8002378:	733b      	strb	r3, [r7, #12]
  }
  gintmsk.b.outepintr = 1U;
 800237a:	7bbb      	ldrb	r3, [r7, #14]
 800237c:	f043 0308 	orr.w	r3, r3, #8
 8002380:	73bb      	strb	r3, [r7, #14]
  gintmsk.b.inepintr = 1U;
 8002382:	7bbb      	ldrb	r3, [r7, #14]
 8002384:	f043 0304 	orr.w	r3, r3, #4
 8002388:	73bb      	strb	r3, [r7, #14]
  xmc_device.global_register->gintmsk = gintmsk.d32;
 800238a:	4b08      	ldr	r3, [pc, #32]	; (80023ac <XMC_USBD_Init+0x238>)
 800238c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002390:	68fa      	ldr	r2, [r7, #12]
 8002392:	619a      	str	r2, [r3, #24]
  return XMC_USBD_STATUS_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3728      	adds	r7, #40	; 0x28
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	20000aa0 	.word	0x20000aa0
 80023a4:	20000860 	.word	0x20000860
 80023a8:	2000087c 	.word	0x2000087c
 80023ac:	20000898 	.word	0x20000898

080023b0 <XMC_USBD_Uninitialize>:

/**
 * Uninitializes the USB device
 **/
XMC_USBD_STATUS_t XMC_USBD_Uninitialize() 
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
  /* Disconnect the device */
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 80023b6:	4b0c      	ldr	r3, [pc, #48]	; (80023e8 <XMC_USBD_Uninitialize+0x38>)
 80023b8:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 1U;
 80023c0:	793b      	ldrb	r3, [r7, #4]
 80023c2:	f043 0302 	orr.w	r3, r3, #2
 80023c6:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 80023c8:	4b07      	ldr	r3, [pc, #28]	; (80023e8 <XMC_USBD_Uninitialize+0x38>)
 80023ca:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	605a      	str	r2, [r3, #4]
  /* clean up */
  memset((void*)&xmc_device,0U,sizeof(xmc_device));
 80023d2:	f44f 7202 	mov.w	r2, #520	; 0x208
 80023d6:	2100      	movs	r1, #0
 80023d8:	4803      	ldr	r0, [pc, #12]	; (80023e8 <XMC_USBD_Uninitialize+0x38>)
 80023da:	f003 febb 	bl	8006154 <memset>
  return XMC_USBD_STATUS_OK;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	20000898 	.word	0x20000898

080023ec <XMC_USBD_DeviceConnect>:

/**
 * Connects the USB device to host
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceConnect() 
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
  /* Just disable softdisconnect */
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 80023f2:	4b0a      	ldr	r3, [pc, #40]	; (800241c <XMC_USBD_DeviceConnect+0x30>)
 80023f4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 0U;
 80023fc:	793b      	ldrb	r3, [r7, #4]
 80023fe:	f36f 0341 	bfc	r3, #1, #1
 8002402:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 8002404:	4b05      	ldr	r3, [pc, #20]	; (800241c <XMC_USBD_DeviceConnect+0x30>)
 8002406:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	605a      	str	r2, [r3, #4]
  return XMC_USBD_STATUS_OK;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	20000898 	.word	0x20000898

08002420 <XMC_USBD_DeviceDisconnect>:

/**
 * Disconnects the USB device from host
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceDisconnect() 
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
  dctl_data_t dctl;
	dctl.d32 = xmc_device.device_register->dctl;
 8002426:	4b0a      	ldr	r3, [pc, #40]	; (8002450 <XMC_USBD_DeviceDisconnect+0x30>)
 8002428:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	607b      	str	r3, [r7, #4]
  dctl.b.sftdiscon = 1U;
 8002430:	793b      	ldrb	r3, [r7, #4]
 8002432:	f043 0302 	orr.w	r3, r3, #2
 8002436:	713b      	strb	r3, [r7, #4]
  xmc_device.device_register->dctl = dctl.d32;
 8002438:	4b05      	ldr	r3, [pc, #20]	; (8002450 <XMC_USBD_DeviceDisconnect+0x30>)
 800243a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	605a      	str	r2, [r3, #4]
  return XMC_USBD_STATUS_OK;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	20000898 	.word	0x20000898

08002454 <XMC_USBD_DeviceGetState>:

/**
 * Gets the USB device state.
 **/
XMC_USBD_STATE_t XMC_USBD_DeviceGetState(const XMC_USBD_t *const obj) 
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  XMC_USBD_STATE_t state={0U};
 800245c:	2300      	movs	r3, #0
 800245e:	60fb      	str	r3, [r7, #12]
  state.speed = XMC_USBD_SPEED_FULL;
 8002460:	7b3b      	ldrb	r3, [r7, #12]
 8002462:	2201      	movs	r2, #1
 8002464:	f362 03c4 	bfi	r3, r2, #3, #2
 8002468:	733b      	strb	r3, [r7, #12]
  state.connected = xmc_device.IsConnected;
 800246a:	4b12      	ldr	r3, [pc, #72]	; (80024b4 <XMC_USBD_DeviceGetState+0x60>)
 800246c:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8002470:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002474:	b2da      	uxtb	r2, r3
 8002476:	7b3b      	ldrb	r3, [r7, #12]
 8002478:	f362 0341 	bfi	r3, r2, #1, #1
 800247c:	733b      	strb	r3, [r7, #12]
  state.active = XMC_USBD_lDeviceActive(obj);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7fe fe5a 	bl	8001138 <XMC_USBD_lDeviceActive>
 8002484:	4603      	mov	r3, r0
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	b2da      	uxtb	r2, r3
 800248c:	7b3b      	ldrb	r3, [r7, #12]
 800248e:	f362 0382 	bfi	r3, r2, #2, #1
 8002492:	733b      	strb	r3, [r7, #12]
  state.powered = xmc_device.IsPowered;
 8002494:	4b07      	ldr	r3, [pc, #28]	; (80024b4 <XMC_USBD_DeviceGetState+0x60>)
 8002496:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800249a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800249e:	b2da      	uxtb	r2, r3
 80024a0:	7b3b      	ldrb	r3, [r7, #12]
 80024a2:	f362 0300 	bfi	r3, r2, #0, #1
 80024a6:	733b      	strb	r3, [r7, #12]
  return state;
 80024a8:	68fb      	ldr	r3, [r7, #12]
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000898 	.word	0x20000898

080024b8 <XMC_USBD_EndpointReadStart>:

/**
 * Prepares the endpoint to read next OUT packet
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointReadStart(const uint8_t ep_addr, uint32_t size) 
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	6039      	str	r1, [r7, #0]
 80024c2:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK];
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	f003 030f 	and.w	r3, r3, #15
 80024ca:	2234      	movs	r2, #52	; 0x34
 80024cc:	fb02 f303 	mul.w	r3, r2, r3
 80024d0:	4a1a      	ldr	r2, [pc, #104]	; (800253c <XMC_USBD_EndpointReadStart+0x84>)
 80024d2:	4413      	add	r3, r2
 80024d4:	60bb      	str	r3, [r7, #8]
  XMC_USBD_STATUS_t result;
	
  if (ep->outInUse || !ep->isConfigured)
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d106      	bne.n	80024f2 <XMC_USBD_EndpointReadStart+0x3a>
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	791b      	ldrb	r3, [r3, #4]
 80024e8:	f003 0304 	and.w	r3, r3, #4
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d102      	bne.n	80024f8 <XMC_USBD_EndpointReadStart+0x40>
  {
    result = XMC_USBD_STATUS_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	73fb      	strb	r3, [r7, #15]
 80024f6:	e01c      	b.n	8002532 <XMC_USBD_EndpointReadStart+0x7a>
  }
  else
  {
    /* short the length to buffer size if needed */
    if (size > ep->outBufferSize)
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	695b      	ldr	r3, [r3, #20]
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	429a      	cmp	r2, r3
 8002500:	d902      	bls.n	8002508 <XMC_USBD_EndpointReadStart+0x50>
    {
      size = ep->outBufferSize;
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	603b      	str	r3, [r7, #0]
    }
    /* set ep values */
    ep->xferTotal = size;
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	631a      	str	r2, [r3, #48]	; 0x30
    ep->xferCount = 0U;
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	2200      	movs	r2, #0
 8002512:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->xferLength = 0U;
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	2200      	movs	r2, #0
 8002518:	629a      	str	r2, [r3, #40]	; 0x28
    ep->xferBuffer = ep->outBuffer;
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	68da      	ldr	r2, [r3, #12]
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	625a      	str	r2, [r3, #36]	; 0x24
    ep->outBytesAvailable = 0U;
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	2200      	movs	r2, #0
 8002526:	611a      	str	r2, [r3, #16]
    XMC_USBD_lStartReadXfer(ep);
 8002528:	68b8      	ldr	r0, [r7, #8]
 800252a:	f7fe ffc9 	bl	80014c0 <XMC_USBD_lStartReadXfer>
    result= XMC_USBD_STATUS_OK;
 800252e:	2300      	movs	r3, #0
 8002530:	73fb      	strb	r3, [r7, #15]
  }
  return result;
 8002532:	7bfb      	ldrb	r3, [r7, #15]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	20000898 	.word	0x20000898

08002540 <XMC_USBD_EndpointRead>:

/**
 * Reads the number of bytes from the USB OUT endpoint
 **/
int32_t XMC_USBD_EndpointRead(const uint8_t ep_num,uint8_t * buffer,uint32_t length) 
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
 800254c:	73fb      	strb	r3, [r7, #15]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_num];
 800254e:	7bfb      	ldrb	r3, [r7, #15]
 8002550:	2234      	movs	r2, #52	; 0x34
 8002552:	fb02 f303 	mul.w	r3, r2, r3
 8002556:	4a17      	ldr	r2, [pc, #92]	; (80025b4 <XMC_USBD_EndpointRead+0x74>)
 8002558:	4413      	add	r3, r2
 800255a:	617b      	str	r3, [r7, #20]
  if (length > ep->outBytesAvailable)
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	429a      	cmp	r2, r3
 8002564:	d902      	bls.n	800256c <XMC_USBD_EndpointRead+0x2c>
  {
    length = ep->outBytesAvailable;
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	607b      	str	r3, [r7, #4]
  }
  memcpy(buffer,&ep->outBuffer[ep->outOffset],length);
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	68da      	ldr	r2, [r3, #12]
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	4413      	add	r3, r2
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	4619      	mov	r1, r3
 800257a:	68b8      	ldr	r0, [r7, #8]
 800257c:	f003 fd50 	bl	8006020 <memcpy>
  ep->outBytesAvailable -= length;
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	691a      	ldr	r2, [r3, #16]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	1ad2      	subs	r2, r2, r3
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	611a      	str	r2, [r3, #16]
  if (ep->outBytesAvailable)
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d006      	beq.n	80025a2 <XMC_USBD_EndpointRead+0x62>
  {
    ep->outOffset += length;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	699a      	ldr	r2, [r3, #24]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	441a      	add	r2, r3
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	619a      	str	r2, [r3, #24]
 80025a0:	e002      	b.n	80025a8 <XMC_USBD_EndpointRead+0x68>
  }
  else
  {
    ep->outOffset = 0U;
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	2200      	movs	r2, #0
 80025a6:	619a      	str	r2, [r3, #24]
  }
  return (int32_t)length;
 80025a8:	687b      	ldr	r3, [r7, #4]
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3718      	adds	r7, #24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000898 	.word	0x20000898

080025b8 <XMC_USBD_EndpointWrite>:

/**
 * Writes number of bytes in to the USB IN endpoint.
 **/
int32_t XMC_USBD_EndpointWrite(const uint8_t ep_num,const uint8_t * buffer,uint32_t length) 
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
 80025c4:	73fb      	strb	r3, [r7, #15]
  XMC_USBD_EP_t * ep = &xmc_device.ep[ep_num & (uint8_t)XMC_USBD_EP_NUM_MASK];
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	f003 030f 	and.w	r3, r3, #15
 80025cc:	2234      	movs	r2, #52	; 0x34
 80025ce:	fb02 f303 	mul.w	r3, r2, r3
 80025d2:	4a21      	ldr	r2, [pc, #132]	; (8002658 <XMC_USBD_EndpointWrite+0xa0>)
 80025d4:	4413      	add	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
  int32_t result;
  if (!ep->isConfigured)
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	791b      	ldrb	r3, [r3, #4]
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d102      	bne.n	80025ec <XMC_USBD_EndpointWrite+0x34>
  {
    result = (int32_t)XMC_USBD_STATUS_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	617b      	str	r3, [r7, #20]
 80025ea:	e030      	b.n	800264e <XMC_USBD_EndpointWrite+0x96>
  }
  else if (ep->inInUse == 1U)
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d102      	bne.n	8002600 <XMC_USBD_EndpointWrite+0x48>
  {
    result=(int32_t)0;
 80025fa:	2300      	movs	r3, #0
 80025fc:	617b      	str	r3, [r7, #20]
 80025fe:	e026      	b.n	800264e <XMC_USBD_EndpointWrite+0x96>
  }
  else
  {
    if (length > ep->inBufferSize)
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	429a      	cmp	r2, r3
 8002608:	d902      	bls.n	8002610 <XMC_USBD_EndpointWrite+0x58>
    {
      length = ep->inBufferSize;
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	607b      	str	r3, [r7, #4]
    }
    /* copy data into input buffer for DMA and FIFO mode */
		memcpy(ep->inBuffer,(const void *)buffer,length);
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	69db      	ldr	r3, [r3, #28]
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	68b9      	ldr	r1, [r7, #8]
 8002618:	4618      	mov	r0, r3
 800261a:	f003 fd01 	bl	8006020 <memcpy>
		ep->xferBuffer = ep->inBuffer;
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	69da      	ldr	r2, [r3, #28]
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	625a      	str	r2, [r3, #36]	; 0x24
    ep->xferTotal = length;
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	631a      	str	r2, [r3, #48]	; 0x30
    /* set transfer values */
    ep->xferLength = 0U;
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	2200      	movs	r2, #0
 8002630:	629a      	str	r2, [r3, #40]	; 0x28
    ep->xferCount = 0U;
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	2200      	movs	r2, #0
 8002636:	62da      	str	r2, [r3, #44]	; 0x2c
    ep->inInUse = 1U;
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	6853      	ldr	r3, [r2, #4]
 800263c:	f043 0308 	orr.w	r3, r3, #8
 8002640:	6053      	str	r3, [r2, #4]
    /* start the transfer */
    XMC_USBD_lStartWriteXfer(ep);
 8002642:	6938      	ldr	r0, [r7, #16]
 8002644:	f7fe fff8 	bl	8001638 <XMC_USBD_lStartWriteXfer>
    result=(int32_t)ep->xferTotal;
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264c:	617b      	str	r3, [r7, #20]
  }
  return result;
 800264e:	697b      	ldr	r3, [r7, #20]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3718      	adds	r7, #24
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	20000898 	.word	0x20000898

0800265c <XMC_USBD_DeviceSetAddress>:

/**
 * Sets the USB device address.
 **/
XMC_USBD_STATUS_t XMC_USBD_DeviceSetAddress(const uint8_t address,const XMC_USBD_SET_ADDRESS_STAGE_t stage) 
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	460a      	mov	r2, r1
 8002666:	71fb      	strb	r3, [r7, #7]
 8002668:	4613      	mov	r3, r2
 800266a:	71bb      	strb	r3, [r7, #6]
  dcfg_data_t data;
  data.d32 = xmc_device.device_register->dcfg;
 800266c:	4b0d      	ldr	r3, [pc, #52]	; (80026a4 <XMC_USBD_DeviceSetAddress+0x48>)
 800266e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	60fb      	str	r3, [r7, #12]
  if (stage == XMC_USBD_SET_ADDRESS_STAGE_SETUP)
 8002676:	79bb      	ldrb	r3, [r7, #6]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10c      	bne.n	8002696 <XMC_USBD_DeviceSetAddress+0x3a>
  {
    data.b.devaddr = address;
 800267c:	79fb      	ldrb	r3, [r7, #7]
 800267e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002682:	b2da      	uxtb	r2, r3
 8002684:	89bb      	ldrh	r3, [r7, #12]
 8002686:	f362 130a 	bfi	r3, r2, #4, #7
 800268a:	81bb      	strh	r3, [r7, #12]
    xmc_device.device_register->dcfg = data.d32;
 800268c:	4b05      	ldr	r3, [pc, #20]	; (80026a4 <XMC_USBD_DeviceSetAddress+0x48>)
 800268e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	601a      	str	r2, [r3, #0]
  }
	return XMC_USBD_STATUS_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3714      	adds	r7, #20
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	20000898 	.word	0x20000898

080026a8 <XMC_USBD_EndpointStall>:

/**
 * Set/clear stall on the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointStall(const uint8_t ep_addr, const bool stall) 
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	460a      	mov	r2, r1
 80026b2:	71fb      	strb	r3, [r7, #7]
 80026b4:	4613      	mov	r3, r2
 80026b6:	71bb      	strb	r3, [r7, #6]
  depctl_data_t data;
  XMC_USBD_EP_t *ep = &xmc_device.ep[(ep_addr & (uint8_t)XMC_USBD_EP_NUM_MASK)];
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	f003 030f 	and.w	r3, r3, #15
 80026be:	2234      	movs	r2, #52	; 0x34
 80026c0:	fb02 f303 	mul.w	r3, r2, r3
 80026c4:	4a4a      	ldr	r2, [pc, #296]	; (80027f0 <XMC_USBD_EndpointStall+0x148>)
 80026c6:	4413      	add	r3, r2
 80026c8:	60fb      	str	r3, [r7, #12]
  if (stall)
 80026ca:	79bb      	ldrb	r3, [r7, #6]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d040      	beq.n	8002752 <XMC_USBD_EndpointStall+0xaa>
  {
    if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 80026d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	da1a      	bge.n	800270e <XMC_USBD_EndpointStall+0x66>
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	4a43      	ldr	r2, [pc, #268]	; (80027f0 <XMC_USBD_EndpointStall+0x148>)
 80026e4:	336a      	adds	r3, #106	; 0x6a
 80026e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	60bb      	str	r3, [r7, #8]
      data.b.stall = 1U;
 80026ee:	7abb      	ldrb	r3, [r7, #10]
 80026f0:	f043 0320 	orr.w	r3, r3, #32
 80026f4:	72bb      	strb	r3, [r7, #10]
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	4a3b      	ldr	r2, [pc, #236]	; (80027f0 <XMC_USBD_EndpointStall+0x148>)
 8002702:	336a      	adds	r3, #106	; 0x6a
 8002704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002708:	68ba      	ldr	r2, [r7, #8]
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	e01b      	b.n	8002746 <XMC_USBD_EndpointStall+0x9e>
    }
    else
    {
      /*set stall bit */
      data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002716:	b2db      	uxtb	r3, r3
 8002718:	4a35      	ldr	r2, [pc, #212]	; (80027f0 <XMC_USBD_EndpointStall+0x148>)
 800271a:	3370      	adds	r3, #112	; 0x70
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4413      	add	r3, r2
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	60bb      	str	r3, [r7, #8]
      data.b.stall = 1U;
 8002726:	7abb      	ldrb	r3, [r7, #10]
 8002728:	f043 0320 	orr.w	r3, r3, #32
 800272c:	72bb      	strb	r3, [r7, #10]
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002736:	b2db      	uxtb	r3, r3
 8002738:	4a2d      	ldr	r2, [pc, #180]	; (80027f0 <XMC_USBD_EndpointStall+0x148>)
 800273a:	3370      	adds	r3, #112	; 0x70
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4413      	add	r3, r2
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	68ba      	ldr	r2, [r7, #8]
 8002744:	601a      	str	r2, [r3, #0]
    }
    ep->isStalled = 1U;
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	7913      	ldrb	r3, [r2, #4]
 800274a:	f043 0320 	orr.w	r3, r3, #32
 800274e:	7113      	strb	r3, [r2, #4]
 8002750:	e047      	b.n	80027e2 <XMC_USBD_EndpointStall+0x13a>
  }
  else
  {
    /* just clear stall bit */
		if (ep_addr & (uint8_t)XMC_USBD_ENDPOINT_DIRECTION_MASK)
 8002752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002756:	2b00      	cmp	r3, #0
 8002758:	da1e      	bge.n	8002798 <XMC_USBD_EndpointStall+0xf0>
		{
			data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002762:	b2db      	uxtb	r3, r3
 8002764:	4a22      	ldr	r2, [pc, #136]	; (80027f0 <XMC_USBD_EndpointStall+0x148>)
 8002766:	336a      	adds	r3, #106	; 0x6a
 8002768:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	60bb      	str	r3, [r7, #8]
			data.b.stall = 0U;
 8002770:	7abb      	ldrb	r3, [r7, #10]
 8002772:	f36f 1345 	bfc	r3, #5, #1
 8002776:	72bb      	strb	r3, [r7, #10]
			data.b.setd0pid = 1U; /* reset pid to 0 */
 8002778:	7afb      	ldrb	r3, [r7, #11]
 800277a:	f043 0310 	orr.w	r3, r3, #16
 800277e:	72fb      	strb	r3, [r7, #11]
			xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002788:	b2db      	uxtb	r3, r3
 800278a:	4a19      	ldr	r2, [pc, #100]	; (80027f0 <XMC_USBD_EndpointStall+0x148>)
 800278c:	336a      	adds	r3, #106	; 0x6a
 800278e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002792:	68ba      	ldr	r2, [r7, #8]
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	e01f      	b.n	80027d8 <XMC_USBD_EndpointStall+0x130>
		}
		else
		{
			data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	4a13      	ldr	r2, [pc, #76]	; (80027f0 <XMC_USBD_EndpointStall+0x148>)
 80027a4:	3370      	adds	r3, #112	; 0x70
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	4413      	add	r3, r2
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	60bb      	str	r3, [r7, #8]
			data.b.stall = 0U;
 80027b0:	7abb      	ldrb	r3, [r7, #10]
 80027b2:	f36f 1345 	bfc	r3, #5, #1
 80027b6:	72bb      	strb	r3, [r7, #10]
			data.b.setd0pid = 1U; /* reset pid to 0 */
 80027b8:	7afb      	ldrb	r3, [r7, #11]
 80027ba:	f043 0310 	orr.w	r3, r3, #16
 80027be:	72fb      	strb	r3, [r7, #11]
			xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	4a09      	ldr	r2, [pc, #36]	; (80027f0 <XMC_USBD_EndpointStall+0x148>)
 80027cc:	3370      	adds	r3, #112	; 0x70
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4413      	add	r3, r2
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	68ba      	ldr	r2, [r7, #8]
 80027d6:	601a      	str	r2, [r3, #0]
		}
		ep->isStalled = 0U;
 80027d8:	68fa      	ldr	r2, [r7, #12]
 80027da:	7913      	ldrb	r3, [r2, #4]
 80027dc:	f36f 1345 	bfc	r3, #5, #1
 80027e0:	7113      	strb	r3, [r2, #4]
	}
	return XMC_USBD_STATUS_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3714      	adds	r7, #20
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	20000898 	.word	0x20000898

080027f4 <XMC_USBD_EndpointAbort>:

/**
 * Aborts the data transfer on the selected endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointAbort(const uint8_t ep_addr) {
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	4603      	mov	r3, r0
 80027fc:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 80027fe:	79fb      	ldrb	r3, [r7, #7]
 8002800:	f003 030f 	and.w	r3, r3, #15
 8002804:	2234      	movs	r2, #52	; 0x34
 8002806:	fb02 f303 	mul.w	r3, r2, r3
 800280a:	4a1b      	ldr	r2, [pc, #108]	; (8002878 <XMC_USBD_EndpointAbort+0x84>)
 800280c:	4413      	add	r3, r2
 800280e:	60fb      	str	r3, [r7, #12]
  if (ep->address_u.address_st.direction)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002818:	b2db      	uxtb	r3, r3
 800281a:	2b00      	cmp	r3, #0
 800281c:	d004      	beq.n	8002828 <XMC_USBD_EndpointAbort+0x34>
  {
    ep->inInUse = 0U;
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	6853      	ldr	r3, [r2, #4]
 8002822:	f36f 03c3 	bfc	r3, #3, #1
 8002826:	6053      	str	r3, [r2, #4]
  }
  if (!ep->address_u.address_st.direction)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d104      	bne.n	8002840 <XMC_USBD_EndpointAbort+0x4c>
  {
    ep->outInUse = 0U;
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	6853      	ldr	r3, [r2, #4]
 800283a:	f36f 1304 	bfc	r3, #4, #1
 800283e:	6053      	str	r3, [r2, #4]
  }
  ep->isStalled = 0U;
 8002840:	68fa      	ldr	r2, [r7, #12]
 8002842:	7913      	ldrb	r3, [r2, #4]
 8002844:	f36f 1345 	bfc	r3, #5, #1
 8002848:	7113      	strb	r3, [r2, #4]
  ep->outBytesAvailable = 0U;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2200      	movs	r2, #0
 800284e:	611a      	str	r2, [r3, #16]
  ep->outOffset = 0U;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2200      	movs	r2, #0
 8002854:	619a      	str	r2, [r3, #24]
  ep->xferLength = 0U;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2200      	movs	r2, #0
 800285a:	629a      	str	r2, [r3, #40]	; 0x28
  ep->xferCount = 0U;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	62da      	str	r2, [r3, #44]	; 0x2c
  ep->xferTotal = 0U;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	631a      	str	r2, [r3, #48]	; 0x30

  return XMC_USBD_STATUS_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	4618      	mov	r0, r3
 800286c:	3714      	adds	r7, #20
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	20000898 	.word	0x20000898

0800287c <XMC_USBD_EndpointConfigure>:
 * Configures the given endpoint
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointConfigure(const uint8_t ep_addr,
		                                     const XMC_USBD_ENDPOINT_TYPE_t ep_type,
		                                     const uint16_t ep_max_packet_size) 
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	71fb      	strb	r3, [r7, #7]
 8002886:	460b      	mov	r3, r1
 8002888:	71bb      	strb	r3, [r7, #6]
 800288a:	4613      	mov	r3, r2
 800288c:	80bb      	strh	r3, [r7, #4]
  daint_data_t daintmsk;
  XMC_USBD_EP_t *ep;
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 800288e:	4b9d      	ldr	r3, [pc, #628]	; (8002b04 <XMC_USBD_EndpointConfigure+0x288>)
 8002890:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	613b      	str	r3, [r7, #16]
  ep =&xmc_device.ep[ep_addr & (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	f003 030f 	and.w	r3, r3, #15
 800289e:	2234      	movs	r2, #52	; 0x34
 80028a0:	fb02 f303 	mul.w	r3, r2, r3
 80028a4:	4a97      	ldr	r2, [pc, #604]	; (8002b04 <XMC_USBD_EndpointConfigure+0x288>)
 80028a6:	4413      	add	r3, r2
 80028a8:	617b      	str	r3, [r7, #20]
  memset((void*)ep,0x0U,sizeof(XMC_USBD_EP_t)); /* clear endpoint structure */
 80028aa:	2234      	movs	r2, #52	; 0x34
 80028ac:	2100      	movs	r1, #0
 80028ae:	6978      	ldr	r0, [r7, #20]
 80028b0:	f003 fc50 	bl	8006154 <memset>
  /* do ep configuration */
  ep->address_u.address = ep_addr;
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	79fa      	ldrb	r2, [r7, #7]
 80028b8:	701a      	strb	r2, [r3, #0]
  ep->isConfigured = 1U;
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	7913      	ldrb	r3, [r2, #4]
 80028be:	f043 0304 	orr.w	r3, r3, #4
 80028c2:	7113      	strb	r3, [r2, #4]
  ep->maxPacketSize = (uint8_t)ep_max_packet_size;
 80028c4:	88bb      	ldrh	r3, [r7, #4]
 80028c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028ca:	b2d9      	uxtb	r1, r3
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	6853      	ldr	r3, [r2, #4]
 80028d0:	f361 23d1 	bfi	r3, r1, #11, #7
 80028d4:	6053      	str	r3, [r2, #4]
  if (ep->address_u.address != 0U)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d007      	beq.n	80028ee <XMC_USBD_EndpointConfigure+0x72>
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE;
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	6893      	ldr	r3, [r2, #8]
 80028e2:	f64f 71c0 	movw	r1, #65472	; 0xffc0
 80028e6:	f361 0312 	bfi	r3, r1, #0, #19
 80028ea:	6093      	str	r3, [r2, #8]
 80028ec:	e005      	b.n	80028fa <XMC_USBD_EndpointConfigure+0x7e>
  }
  else
  {
    ep->maxTransferSize = (uint32_t)XMC_USBD_MAX_TRANSFER_SIZE_EP0;
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	6893      	ldr	r3, [r2, #8]
 80028f2:	2140      	movs	r1, #64	; 0x40
 80028f4:	f361 0312 	bfi	r3, r1, #0, #19
 80028f8:	6093      	str	r3, [r2, #8]
  }
  /* transfer buffer */
  ep->inBuffer = XMC_USBD_EP_IN_BUFFER[ep->address_u.address_st.number];
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002902:	b2db      	uxtb	r3, r3
 8002904:	021b      	lsls	r3, r3, #8
 8002906:	4a80      	ldr	r2, [pc, #512]	; (8002b08 <XMC_USBD_EndpointConfigure+0x28c>)
 8002908:	441a      	add	r2, r3
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	61da      	str	r2, [r3, #28]
  ep->outBuffer = XMC_USBD_EP_OUT_BUFFER[ep->address_u.address_st.number];
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002916:	b2db      	uxtb	r3, r3
 8002918:	021b      	lsls	r3, r3, #8
 800291a:	4a7c      	ldr	r2, [pc, #496]	; (8002b0c <XMC_USBD_EndpointConfigure+0x290>)
 800291c:	441a      	add	r2, r3
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	60da      	str	r2, [r3, #12]
  /* buffer size*/
  ep->inBufferSize = XMC_USBD_EP_IN_BUFFERSIZE[ep->address_u.address_st.number];
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800292a:	b2db      	uxtb	r3, r3
 800292c:	461a      	mov	r2, r3
 800292e:	4b78      	ldr	r3, [pc, #480]	; (8002b10 <XMC_USBD_EndpointConfigure+0x294>)
 8002930:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	621a      	str	r2, [r3, #32]
  ep->outBufferSize = XMC_USBD_EP_OUT_BUFFERSIZE[ep->address_u.address_st.number];
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002940:	b2db      	uxtb	r3, r3
 8002942:	461a      	mov	r2, r3
 8002944:	4b73      	ldr	r3, [pc, #460]	; (8002b14 <XMC_USBD_EndpointConfigure+0x298>)
 8002946:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	615a      	str	r2, [r3, #20]
  /* is in */
  if ((ep->address_u.address_st.direction == 1U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002956:	b2db      	uxtb	r3, r3
 8002958:	2b00      	cmp	r3, #0
 800295a:	d102      	bne.n	8002962 <XMC_USBD_EndpointConfigure+0xe6>
 800295c:	79bb      	ldrb	r3, [r7, #6]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d17c      	bne.n	8002a5c <XMC_USBD_EndpointConfigure+0x1e0>
  {
    depctl_data_t data;
    data.d32 = xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl;
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	781b      	ldrb	r3, [r3, #0]
 8002966:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800296a:	b2db      	uxtb	r3, r3
 800296c:	4a65      	ldr	r2, [pc, #404]	; (8002b04 <XMC_USBD_EndpointConfigure+0x288>)
 800296e:	336a      	adds	r3, #106	; 0x6a
 8002970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	60fb      	str	r3, [r7, #12]
		/*enable endpoint */
		data.b.usbactep = 1U;
 8002978:	7b7b      	ldrb	r3, [r7, #13]
 800297a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800297e:	737b      	strb	r3, [r7, #13]
		/* set ep type */
		data.b.eptype = (uint8_t)ep_type;
 8002980:	79bb      	ldrb	r3, [r7, #6]
 8002982:	f003 0303 	and.w	r3, r3, #3
 8002986:	b2da      	uxtb	r2, r3
 8002988:	7bbb      	ldrb	r3, [r7, #14]
 800298a:	f362 0383 	bfi	r3, r2, #2, #2
 800298e:	73bb      	strb	r3, [r7, #14]
		/* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 8002990:	79bb      	ldrb	r3, [r7, #6]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d124      	bne.n	80029e0 <XMC_USBD_EndpointConfigure+0x164>
    {
			switch(ep_max_packet_size)
 8002996:	88bb      	ldrh	r3, [r7, #4]
 8002998:	2b40      	cmp	r3, #64	; 0x40
 800299a:	d00a      	beq.n	80029b2 <XMC_USBD_EndpointConfigure+0x136>
 800299c:	2b40      	cmp	r3, #64	; 0x40
 800299e:	dc28      	bgt.n	80029f2 <XMC_USBD_EndpointConfigure+0x176>
 80029a0:	2b20      	cmp	r3, #32
 80029a2:	d00b      	beq.n	80029bc <XMC_USBD_EndpointConfigure+0x140>
 80029a4:	2b20      	cmp	r3, #32
 80029a6:	dc24      	bgt.n	80029f2 <XMC_USBD_EndpointConfigure+0x176>
 80029a8:	2b08      	cmp	r3, #8
 80029aa:	d013      	beq.n	80029d4 <XMC_USBD_EndpointConfigure+0x158>
 80029ac:	2b10      	cmp	r3, #16
 80029ae:	d00b      	beq.n	80029c8 <XMC_USBD_EndpointConfigure+0x14c>
				break;
				case (8U):
				data.b.mps = 0x3U;
				break;
				default:
				break;
 80029b0:	e01f      	b.n	80029f2 <XMC_USBD_EndpointConfigure+0x176>
				data.b.mps = 0x0U;
 80029b2:	89bb      	ldrh	r3, [r7, #12]
 80029b4:	f36f 030a 	bfc	r3, #0, #11
 80029b8:	81bb      	strh	r3, [r7, #12]
				break;
 80029ba:	e01b      	b.n	80029f4 <XMC_USBD_EndpointConfigure+0x178>
				data.b.mps = 0x1U;
 80029bc:	89bb      	ldrh	r3, [r7, #12]
 80029be:	2201      	movs	r2, #1
 80029c0:	f362 030a 	bfi	r3, r2, #0, #11
 80029c4:	81bb      	strh	r3, [r7, #12]
				break;
 80029c6:	e015      	b.n	80029f4 <XMC_USBD_EndpointConfigure+0x178>
				data.b.mps = 0x2U;
 80029c8:	89bb      	ldrh	r3, [r7, #12]
 80029ca:	2202      	movs	r2, #2
 80029cc:	f362 030a 	bfi	r3, r2, #0, #11
 80029d0:	81bb      	strh	r3, [r7, #12]
				break;
 80029d2:	e00f      	b.n	80029f4 <XMC_USBD_EndpointConfigure+0x178>
				data.b.mps = 0x3U;
 80029d4:	89bb      	ldrh	r3, [r7, #12]
 80029d6:	2203      	movs	r2, #3
 80029d8:	f362 030a 	bfi	r3, r2, #0, #11
 80029dc:	81bb      	strh	r3, [r7, #12]
				break;
 80029de:	e009      	b.n	80029f4 <XMC_USBD_EndpointConfigure+0x178>
			}
		}
		else
		{
			data.b.mps = ep_max_packet_size;
 80029e0:	88bb      	ldrh	r3, [r7, #4]
 80029e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80029e6:	b29a      	uxth	r2, r3
 80029e8:	89bb      	ldrh	r3, [r7, #12]
 80029ea:	f362 030a 	bfi	r3, r2, #0, #11
 80029ee:	81bb      	strh	r3, [r7, #12]
 80029f0:	e000      	b.n	80029f4 <XMC_USBD_EndpointConfigure+0x178>
				break;
 80029f2:	bf00      	nop
		}
		/* set first data0 pid */
		data.b.setd0pid = 1U;
 80029f4:	7bfb      	ldrb	r3, [r7, #15]
 80029f6:	f043 0310 	orr.w	r3, r3, #16
 80029fa:	73fb      	strb	r3, [r7, #15]
		/* clear stall */
		data.b.stall = 0U;
 80029fc:	7bbb      	ldrb	r3, [r7, #14]
 80029fe:	f36f 1345 	bfc	r3, #5, #1
 8002a02:	73bb      	strb	r3, [r7, #14]
		/* set tx fifo */
		ep->txFifoNum = XMC_USBD_lAssignTXFifo(); /* get tx fifo */
 8002a04:	f7fe fd08 	bl	8001418 <XMC_USBD_lAssignTXFifo>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	f003 030f 	and.w	r3, r3, #15
 8002a0e:	b2d9      	uxtb	r1, r3
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	8893      	ldrh	r3, [r2, #4]
 8002a14:	f361 1389 	bfi	r3, r1, #6, #4
 8002a18:	8093      	strh	r3, [r2, #4]
		data.b.txfnum = ep->txFifoNum;
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	889b      	ldrh	r3, [r3, #4]
 8002a1e:	f3c3 1383 	ubfx	r3, r3, #6, #4
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	89fb      	ldrh	r3, [r7, #14]
 8002a26:	f362 1389 	bfi	r3, r2, #6, #4
 8002a2a:	81fb      	strh	r3, [r7, #14]
		xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32; /* configure endpoint */
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	4a33      	ldr	r2, [pc, #204]	; (8002b04 <XMC_USBD_EndpointConfigure+0x288>)
 8002a38:	336a      	adds	r3, #106	; 0x6a
 8002a3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a3e:	68fa      	ldr	r2, [r7, #12]
 8002a40:	601a      	str	r2, [r3, #0]
		daintmsk.ep.in |= (uint16_t)((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts for endpoint */
 8002a42:	8a3a      	ldrh	r2, [r7, #16]
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	4619      	mov	r1, r3
 8002a50:	2301      	movs	r3, #1
 8002a52:	408b      	lsls	r3, r1
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	4313      	orrs	r3, r2
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	823b      	strh	r3, [r7, #16]
  }
  if ((ep->address_u.address_st.direction == 0U) || (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d002      	beq.n	8002a70 <XMC_USBD_EndpointConfigure+0x1f4>
 8002a6a:	79bb      	ldrb	r3, [r7, #6]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d175      	bne.n	8002b5c <XMC_USBD_EndpointConfigure+0x2e0>
  {
    /* is out */
		depctl_data_t data;
		data.d32 = xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl;
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	4a22      	ldr	r2, [pc, #136]	; (8002b04 <XMC_USBD_EndpointConfigure+0x288>)
 8002a7c:	3370      	adds	r3, #112	; 0x70
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	4413      	add	r3, r2
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	60bb      	str	r3, [r7, #8]
		/*enable endpoint */
		data.b.usbactep = 1U;
 8002a88:	7a7b      	ldrb	r3, [r7, #9]
 8002a8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a8e:	727b      	strb	r3, [r7, #9]
		/* set ep type */
		data.b.eptype = (uint8_t)ep_type;
 8002a90:	79bb      	ldrb	r3, [r7, #6]
 8002a92:	f003 0303 	and.w	r3, r3, #3
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	7abb      	ldrb	r3, [r7, #10]
 8002a9a:	f362 0383 	bfi	r3, r2, #2, #2
 8002a9e:	72bb      	strb	r3, [r7, #10]
    /* set mps */
    if (ep_type == XMC_USBD_ENDPOINT_TYPE_CONTROL)
 8002aa0:	79bb      	ldrb	r3, [r7, #6]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d124      	bne.n	8002af0 <XMC_USBD_EndpointConfigure+0x274>
		{
			switch(ep_max_packet_size)
 8002aa6:	88bb      	ldrh	r3, [r7, #4]
 8002aa8:	2b40      	cmp	r3, #64	; 0x40
 8002aaa:	d00a      	beq.n	8002ac2 <XMC_USBD_EndpointConfigure+0x246>
 8002aac:	2b40      	cmp	r3, #64	; 0x40
 8002aae:	dc33      	bgt.n	8002b18 <XMC_USBD_EndpointConfigure+0x29c>
 8002ab0:	2b20      	cmp	r3, #32
 8002ab2:	d00b      	beq.n	8002acc <XMC_USBD_EndpointConfigure+0x250>
 8002ab4:	2b20      	cmp	r3, #32
 8002ab6:	dc2f      	bgt.n	8002b18 <XMC_USBD_EndpointConfigure+0x29c>
 8002ab8:	2b08      	cmp	r3, #8
 8002aba:	d013      	beq.n	8002ae4 <XMC_USBD_EndpointConfigure+0x268>
 8002abc:	2b10      	cmp	r3, #16
 8002abe:	d00b      	beq.n	8002ad8 <XMC_USBD_EndpointConfigure+0x25c>
					break;
				case (8U):
					data.b.mps = 0x3U;
					break;
				default:
					break;
 8002ac0:	e02a      	b.n	8002b18 <XMC_USBD_EndpointConfigure+0x29c>
					data.b.mps = 0x0U;
 8002ac2:	893b      	ldrh	r3, [r7, #8]
 8002ac4:	f36f 030a 	bfc	r3, #0, #11
 8002ac8:	813b      	strh	r3, [r7, #8]
					break;
 8002aca:	e026      	b.n	8002b1a <XMC_USBD_EndpointConfigure+0x29e>
					data.b.mps = 0x1U;
 8002acc:	893b      	ldrh	r3, [r7, #8]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f362 030a 	bfi	r3, r2, #0, #11
 8002ad4:	813b      	strh	r3, [r7, #8]
					break;
 8002ad6:	e020      	b.n	8002b1a <XMC_USBD_EndpointConfigure+0x29e>
					data.b.mps = 0x2U;
 8002ad8:	893b      	ldrh	r3, [r7, #8]
 8002ada:	2202      	movs	r2, #2
 8002adc:	f362 030a 	bfi	r3, r2, #0, #11
 8002ae0:	813b      	strh	r3, [r7, #8]
					break;
 8002ae2:	e01a      	b.n	8002b1a <XMC_USBD_EndpointConfigure+0x29e>
					data.b.mps = 0x3U;
 8002ae4:	893b      	ldrh	r3, [r7, #8]
 8002ae6:	2203      	movs	r2, #3
 8002ae8:	f362 030a 	bfi	r3, r2, #0, #11
 8002aec:	813b      	strh	r3, [r7, #8]
					break;
 8002aee:	e014      	b.n	8002b1a <XMC_USBD_EndpointConfigure+0x29e>
			}
		}
		else
		{
			data.b.mps = ep_max_packet_size;
 8002af0:	88bb      	ldrh	r3, [r7, #4]
 8002af2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	893b      	ldrh	r3, [r7, #8]
 8002afa:	f362 030a 	bfi	r3, r2, #0, #11
 8002afe:	813b      	strh	r3, [r7, #8]
 8002b00:	e00b      	b.n	8002b1a <XMC_USBD_EndpointConfigure+0x29e>
 8002b02:	bf00      	nop
 8002b04:	20000898 	.word	0x20000898
 8002b08:	30000700 	.word	0x30000700
 8002b0c:	30000000 	.word	0x30000000
 8002b10:	2000087c 	.word	0x2000087c
 8002b14:	20000860 	.word	0x20000860
					break;
 8002b18:	bf00      	nop
		}
		/* set first data0 pid */
		data.b.setd0pid = 1U;
 8002b1a:	7afb      	ldrb	r3, [r7, #11]
 8002b1c:	f043 0310 	orr.w	r3, r3, #16
 8002b20:	72fb      	strb	r3, [r7, #11]
		/* clear stall */
		data.b.stall =(uint8_t) 0U;
 8002b22:	7abb      	ldrb	r3, [r7, #10]
 8002b24:	f36f 1345 	bfc	r3, #5, #1
 8002b28:	72bb      	strb	r3, [r7, #10]
		xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32; /* configure endpoint */
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	4a0e      	ldr	r2, [pc, #56]	; (8002b70 <XMC_USBD_EndpointConfigure+0x2f4>)
 8002b36:	3370      	adds	r3, #112	; 0x70
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	601a      	str	r2, [r3, #0]
		daintmsk.ep.out |=(uint16_t) ((uint16_t)1U << (uint8_t)ep->address_u.address_st.number); /* enable interrupts */
 8002b42:	8a7a      	ldrh	r2, [r7, #18]
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	4619      	mov	r1, r3
 8002b50:	2301      	movs	r3, #1
 8002b52:	408b      	lsls	r3, r1
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	4313      	orrs	r3, r2
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	827b      	strh	r3, [r7, #18]
  }
  xmc_device.device_register->daintmsk = daintmsk.d32;
 8002b5c:	4b04      	ldr	r3, [pc, #16]	; (8002b70 <XMC_USBD_EndpointConfigure+0x2f4>)
 8002b5e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	61da      	str	r2, [r3, #28]
  return XMC_USBD_STATUS_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3718      	adds	r7, #24
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	20000898 	.word	0x20000898

08002b74 <XMC_USBD_EndpointUnconfigure>:

/**
 * Unconfigure the selected endpoint.
 **/
XMC_USBD_STATUS_t XMC_USBD_EndpointUnconfigure(const uint8_t ep_addr) 
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b088      	sub	sp, #32
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	71fb      	strb	r3, [r7, #7]
  XMC_USBD_EP_t *ep = &xmc_device.ep[ep_addr & (uint8_t)XMC_USBD_ENDPOINT_NUMBER_MASK];
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	f003 030f 	and.w	r3, r3, #15
 8002b84:	2234      	movs	r2, #52	; 0x34
 8002b86:	fb02 f303 	mul.w	r3, r2, r3
 8002b8a:	4a54      	ldr	r2, [pc, #336]	; (8002cdc <XMC_USBD_EndpointUnconfigure+0x168>)
 8002b8c:	4413      	add	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
  depctl_data_t data;
	daint_data_t daintmsk;
	XMC_USBD_STATUS_t result;
	uint32_t number_temp;
  data.d32 = 0U;  
 8002b90:	2300      	movs	r3, #0
 8002b92:	613b      	str	r3, [r7, #16]
  daintmsk.d32 = xmc_device.device_register->daintmsk;  
 8002b94:	4b51      	ldr	r3, [pc, #324]	; (8002cdc <XMC_USBD_EndpointUnconfigure+0x168>)
 8002b96:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002b9a:	69db      	ldr	r3, [r3, #28]
 8002b9c:	60fb      	str	r3, [r7, #12]
  number_temp = (uint32_t)((uint32_t)1U << (uint8_t)ep->address_u.address_st.number);
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	461a      	mov	r2, r3
 8002baa:	2301      	movs	r3, #1
 8002bac:	4093      	lsls	r3, r2
 8002bae:	617b      	str	r3, [r7, #20]
  /* if not configured return an error */
  if (!ep->isConfigured)
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	791b      	ldrb	r3, [r3, #4]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d102      	bne.n	8002bc4 <XMC_USBD_EndpointUnconfigure+0x50>
  {
     result = XMC_USBD_STATUS_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	77fb      	strb	r3, [r7, #31]
 8002bc2:	e085      	b.n	8002cd0 <XMC_USBD_EndpointUnconfigure+0x15c>
  }
  else
  {
    /* disable the endpoint, deactivate it and only send naks */
    data.b.usbactep = 0U;
 8002bc4:	7c7b      	ldrb	r3, [r7, #17]
 8002bc6:	f36f 13c7 	bfc	r3, #7, #1
 8002bca:	747b      	strb	r3, [r7, #17]
    data.b.epdis =  1U;
 8002bcc:	7cfb      	ldrb	r3, [r7, #19]
 8002bce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bd2:	74fb      	strb	r3, [r7, #19]
    data.b.snak =  1U;
 8002bd4:	7cfb      	ldrb	r3, [r7, #19]
 8002bd6:	f043 0308 	orr.w	r3, r3, #8
 8002bda:	74fb      	strb	r3, [r7, #19]
    data.b.stall =  0U;
 8002bdc:	7cbb      	ldrb	r3, [r7, #18]
 8002bde:	f36f 1345 	bfc	r3, #5, #1
 8002be2:	74bb      	strb	r3, [r7, #18]
    ep->isConfigured =  0U;
 8002be4:	69ba      	ldr	r2, [r7, #24]
 8002be6:	7913      	ldrb	r3, [r2, #4]
 8002be8:	f36f 0382 	bfc	r3, #2, #1
 8002bec:	7113      	strb	r3, [r2, #4]
    ep->isStalled =  0U;
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	7913      	ldrb	r3, [r2, #4]
 8002bf2:	f36f 1345 	bfc	r3, #5, #1
 8002bf6:	7113      	strb	r3, [r2, #4]
    ep->outInUse =  0U;
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	6853      	ldr	r3, [r2, #4]
 8002bfc:	f36f 1304 	bfc	r3, #4, #1
 8002c00:	6053      	str	r3, [r2, #4]
    ep->inInUse =  0U;
 8002c02:	69ba      	ldr	r2, [r7, #24]
 8002c04:	6853      	ldr	r3, [r2, #4]
 8002c06:	f36f 03c3 	bfc	r3, #3, #1
 8002c0a:	6053      	str	r3, [r2, #4]
    /* chose register based on the direction. Control Endpoint need both */
    if ((ep->address_u.address_st.direction == 1U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d106      	bne.n	8002c28 <XMC_USBD_EndpointUnconfigure+0xb4>
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	791b      	ldrb	r3, [r3, #4]
 8002c1e:	f003 0303 	and.w	r3, r3, #3
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d112      	bne.n	8002c4e <XMC_USBD_EndpointUnconfigure+0xda>
    {
      /* disable endpoint configuration */
      xmc_device.endpoint_in_register[ep->address_u.address_st.number]->diepctl = data.d32;
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	4a2a      	ldr	r2, [pc, #168]	; (8002cdc <XMC_USBD_EndpointUnconfigure+0x168>)
 8002c34:	336a      	adds	r3, #106	; 0x6a
 8002c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	601a      	str	r2, [r3, #0]
      /* disable interrupts */
      daintmsk.ep.in = (uint16_t)((uint32_t)daintmsk.ep.in & (~(uint32_t)number_temp));
 8002c3e:	89ba      	ldrh	r2, [r7, #12]
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	43db      	mvns	r3, r3
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	4013      	ands	r3, r2
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	81bb      	strh	r3, [r7, #12]
    }
    if ((ep->address_u.address_st.direction == 0U) || (ep->type == (uint8_t)XMC_USBD_ENDPOINT_TYPE_CONTROL))
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d006      	beq.n	8002c6a <XMC_USBD_EndpointUnconfigure+0xf6>
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	791b      	ldrb	r3, [r3, #4]
 8002c60:	f003 0303 	and.w	r3, r3, #3
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d123      	bne.n	8002cb2 <XMC_USBD_EndpointUnconfigure+0x13e>
    {
      xmc_device.endpoint_out_register[ep->address_u.address_st.number]->doepctl = data.d32;
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	4a19      	ldr	r2, [pc, #100]	; (8002cdc <XMC_USBD_EndpointUnconfigure+0x168>)
 8002c76:	3370      	adds	r3, #112	; 0x70
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4413      	add	r3, r2
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	601a      	str	r2, [r3, #0]
      daintmsk.ep.out = (uint16_t)((uint32_t)daintmsk.ep.out & (~(uint32_t)number_temp));
 8002c82:	89fa      	ldrh	r2, [r7, #14]
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	81fb      	strh	r3, [r7, #14]
      if(usbd_init->usbd_transfer_mode == XMC_USBD_USE_FIFO)
 8002c92:	4b13      	ldr	r3, [pc, #76]	; (8002ce0 <XMC_USBD_EndpointUnconfigure+0x16c>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	7b5b      	ldrb	r3, [r3, #13]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d10a      	bne.n	8002cb2 <XMC_USBD_EndpointUnconfigure+0x13e>
      {
        xmc_device.device_register->dtknqr4_fifoemptymsk &= ~number_temp;
 8002c9c:	4b0f      	ldr	r3, [pc, #60]	; (8002cdc <XMC_USBD_EndpointUnconfigure+0x168>)
 8002c9e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002ca2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	43da      	mvns	r2, r3
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	; (8002cdc <XMC_USBD_EndpointUnconfigure+0x168>)
 8002caa:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002cae:	400a      	ands	r2, r1
 8002cb0:	635a      	str	r2, [r3, #52]	; 0x34
      }
    }
    xmc_device.device_register->daintmsk = daintmsk.d32;
 8002cb2:	4b0a      	ldr	r3, [pc, #40]	; (8002cdc <XMC_USBD_EndpointUnconfigure+0x168>)
 8002cb4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002cb8:	68fa      	ldr	r2, [r7, #12]
 8002cba:	61da      	str	r2, [r3, #28]
    XMC_USBD_lUnassignFifo(ep->txFifoNum); /* free fifo */
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	889b      	ldrh	r3, [r3, #4]
 8002cc0:	f3c3 1383 	ubfx	r3, r3, #6, #4
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7fe fbde 	bl	8001488 <XMC_USBD_lUnassignFifo>
    result = XMC_USBD_STATUS_OK;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	77fb      	strb	r3, [r7, #31]
  }
  return result;
 8002cd0:	7ffb      	ldrb	r3, [r7, #31]
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3720      	adds	r7, #32
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	20000898 	.word	0x20000898
 8002ce0:	20000aa0 	.word	0x20000aa0

08002ce4 <XMC_USBD_GetFrameNumber>:

/**
 * Gets the current USB frame number
 **/
uint16_t XMC_USBD_GetFrameNumber(void) 
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
  uint16_t result;
  dsts_data_t dsts;
  dsts.d32 = xmc_device.device_register->dsts;
 8002cea:	4b08      	ldr	r3, [pc, #32]	; (8002d0c <XMC_USBD_GetFrameNumber+0x28>)
 8002cec:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	603b      	str	r3, [r7, #0]
  result = (uint16_t)dsts.b.soffn;
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	80fb      	strh	r3, [r7, #6]
  return result;
 8002cfe:	88fb      	ldrh	r3, [r7, #6]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr
 8002d0c:	20000898 	.word	0x20000898

08002d10 <XMC_USBD_IsEnumDone>:
 * Gets the USB speed enumeration completion status.
 * This should not be used for the actual USB enumeration completion status. For the actual USB enumeration status,
 * the application layer should check for the completion of USB standard request Set configuration.
 **/
uint32_t XMC_USBD_IsEnumDone(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  return (uint32_t)((uint8_t)xmc_device.IsConnected && (uint8_t)xmc_device.IsPowered);
 8002d14:	4b0b      	ldr	r3, [pc, #44]	; (8002d44 <XMC_USBD_IsEnumDone+0x34>)
 8002d16:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d009      	beq.n	8002d38 <XMC_USBD_IsEnumDone+0x28>
 8002d24:	4b07      	ldr	r3, [pc, #28]	; (8002d44 <XMC_USBD_IsEnumDone+0x34>)
 8002d26:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8002d2a:	f003 0304 	and.w	r3, r3, #4
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <XMC_USBD_IsEnumDone+0x28>
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <XMC_USBD_IsEnumDone+0x2a>
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr
 8002d44:	20000898 	.word	0x20000898

08002d48 <CDC_Device_ProcessControlRequest>:
#define  __INCLUDE_FROM_CDC_DRIVER
#define  __INCLUDE_FROM_CDC_DEVICE_C
#include "CDCClassDevice.h"

void CDC_Device_ProcessControlRequest(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
	 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsSETUPReceived(void)
	{
		return device.IsSetupRecieved;
 8002d50:	4b7d      	ldr	r3, [pc, #500]	; (8002f48 <CDC_Device_ProcessControlRequest+0x200>)
 8002d52:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 8002d56:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	bf14      	ite	ne
 8002d60:	2301      	movne	r3, #1
 8002d62:	2300      	moveq	r3, #0
 8002d64:	b2db      	uxtb	r3, r3
	if (!(Endpoint_IsSETUPReceived()))
 8002d66:	f083 0301 	eor.w	r3, r3, #1
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f040 80db 	bne.w	8002f28 <CDC_Device_ProcessControlRequest+0x1e0>
	  return;

	if (USB_ControlRequest.wIndex != CDCInterfaceInfo->Config.ControlInterfaceNumber)
 8002d72:	4b76      	ldr	r3, [pc, #472]	; (8002f4c <CDC_Device_ProcessControlRequest+0x204>)
 8002d74:	889b      	ldrh	r3, [r3, #4]
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	f040 80d4 	bne.w	8002f2c <CDC_Device_ProcessControlRequest+0x1e4>
	  return;

	switch (USB_ControlRequest.bRequest)
 8002d84:	4b71      	ldr	r3, [pc, #452]	; (8002f4c <CDC_Device_ProcessControlRequest+0x204>)
 8002d86:	785b      	ldrb	r3, [r3, #1]
 8002d88:	3b20      	subs	r3, #32
 8002d8a:	2b03      	cmp	r3, #3
 8002d8c:	f200 80d9 	bhi.w	8002f42 <CDC_Device_ProcessControlRequest+0x1fa>
 8002d90:	a201      	add	r2, pc, #4	; (adr r2, 8002d98 <CDC_Device_ProcessControlRequest+0x50>)
 8002d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d96:	bf00      	nop
 8002d98:	08002e3d 	.word	0x08002e3d
 8002d9c:	08002da9 	.word	0x08002da9
 8002da0:	08002ed1 	.word	0x08002ed1
 8002da4:	08002efd 	.word	0x08002efd
	{
		case CDC_REQ_GetLineEncoding:
			if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE))
 8002da8:	4b68      	ldr	r3, [pc, #416]	; (8002f4c <CDC_Device_ProcessControlRequest+0x204>)
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	2ba1      	cmp	r3, #161	; 0xa1
 8002dae:	f040 80bf 	bne.w	8002f30 <CDC_Device_ProcessControlRequest+0x1e8>
	 *  \note This is not applicable for non CONTROL type endpoints.
	 */
	static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
	static inline void Endpoint_ClearSETUP(void)
	{
		device.IsSetupRecieved = 0;
 8002db2:	4a65      	ldr	r2, [pc, #404]	; (8002f48 <CDC_Device_ProcessControlRequest+0x200>)
 8002db4:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8002db8:	f36f 0341 	bfc	r3, #1, #1
 8002dbc:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
	}
 8002dc0:	bf00      	nop
			{
				Endpoint_ClearSETUP();

				while (!(Endpoint_IsINReady()));
 8002dc2:	bf00      	nop
	 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsINReady(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8002dc4:	4b60      	ldr	r3, [pc, #384]	; (8002f48 <CDC_Device_ProcessControlRequest+0x200>)
 8002dc6:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8002dca:	461a      	mov	r2, r3
 8002dcc:	232c      	movs	r3, #44	; 0x2c
 8002dce:	fb02 f303 	mul.w	r3, r2, r3
 8002dd2:	4a5d      	ldr	r2, [pc, #372]	; (8002f48 <CDC_Device_ProcessControlRequest+0x200>)
 8002dd4:	4413      	add	r3, r2
 8002dd6:	3304      	adds	r3, #4
 8002dd8:	60fb      	str	r3, [r7, #12]
		return ep->InInUse == 0 && ep->IsEnabled;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d108      	bne.n	8002dfa <CDC_Device_ProcessControlRequest+0xb2>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	791b      	ldrb	r3, [r3, #4]
 8002dec:	f003 0302 	and.w	r3, r3, #2
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <CDC_Device_ProcessControlRequest+0xb2>
 8002df6:	2301      	movs	r3, #1
 8002df8:	e000      	b.n	8002dfc <CDC_Device_ProcessControlRequest+0xb4>
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	f083 0301 	eor.w	r3, r3, #1
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d1db      	bne.n	8002dc4 <CDC_Device_ProcessControlRequest+0x7c>

				Endpoint_Write_32_LE(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f000 fe23 	bl	8003a5c <Endpoint_Write_32_LE>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.CharFormat);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	7f1b      	ldrb	r3, [r3, #28]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f000 fdb0 	bl	8003980 <Endpoint_Write_8>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.ParityType);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	7f5b      	ldrb	r3, [r3, #29]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f000 fdab 	bl	8003980 <Endpoint_Write_8>
				Endpoint_Write_8(CDCInterfaceInfo->State.LineEncoding.DataBits);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	7f9b      	ldrb	r3, [r3, #30]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f000 fda6 	bl	8003980 <Endpoint_Write_8>

				Endpoint_ClearIN();
 8002e34:	f000 fcfa 	bl	800382c <Endpoint_ClearIN>
	}
 8002e38:	bf00      	nop
				Endpoint_ClearStatusStage();
			}

			break;
 8002e3a:	e079      	b.n	8002f30 <CDC_Device_ProcessControlRequest+0x1e8>
		case CDC_REQ_SetLineEncoding:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 8002e3c:	4b43      	ldr	r3, [pc, #268]	; (8002f4c <CDC_Device_ProcessControlRequest+0x204>)
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	2b21      	cmp	r3, #33	; 0x21
 8002e42:	d177      	bne.n	8002f34 <CDC_Device_ProcessControlRequest+0x1ec>
		device.IsSetupRecieved = 0;
 8002e44:	4a40      	ldr	r2, [pc, #256]	; (8002f48 <CDC_Device_ProcessControlRequest+0x200>)
 8002e46:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8002e4a:	f36f 0341 	bfc	r3, #1, #1
 8002e4e:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
	}
 8002e52:	bf00      	nop
			{
				Endpoint_ClearSETUP();

				while (!(Endpoint_IsOUTReceived()))
 8002e54:	e004      	b.n	8002e60 <CDC_Device_ProcessControlRequest+0x118>
				{
					if (USB_DeviceState == DEVICE_STATE_Unattached)
 8002e56:	4b3e      	ldr	r3, [pc, #248]	; (8002f50 <CDC_Device_ProcessControlRequest+0x208>)
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d06b      	beq.n	8002f38 <CDC_Device_ProcessControlRequest+0x1f0>
	 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsOUTReceived(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8002e60:	4b39      	ldr	r3, [pc, #228]	; (8002f48 <CDC_Device_ProcessControlRequest+0x200>)
 8002e62:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8002e66:	461a      	mov	r2, r3
 8002e68:	232c      	movs	r3, #44	; 0x2c
 8002e6a:	fb02 f303 	mul.w	r3, r2, r3
 8002e6e:	4a36      	ldr	r2, [pc, #216]	; (8002f48 <CDC_Device_ProcessControlRequest+0x200>)
 8002e70:	4413      	add	r3, r2
 8002e72:	3304      	adds	r3, #4
 8002e74:	60bb      	str	r3, [r7, #8]
		return ep->IsOutRecieved;
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	bf14      	ite	ne
 8002e84:	2301      	movne	r3, #1
 8002e86:	2300      	moveq	r3, #0
 8002e88:	b2db      	uxtb	r3, r3
				while (!(Endpoint_IsOUTReceived()))
 8002e8a:	f083 0301 	eor.w	r3, r3, #1
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1e0      	bne.n	8002e56 <CDC_Device_ProcessControlRequest+0x10e>
					  return;
				}

				CDCInterfaceInfo->State.LineEncoding.BaudRateBPS = Endpoint_Read_32_LE();
 8002e94:	f000 fe18 	bl	8003ac8 <Endpoint_Read_32_LE>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	619a      	str	r2, [r3, #24]
				CDCInterfaceInfo->State.LineEncoding.CharFormat  = Endpoint_Read_8();
 8002e9e:	f000 fda5 	bl	80039ec <Endpoint_Read_8>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	771a      	strb	r2, [r3, #28]
				CDCInterfaceInfo->State.LineEncoding.ParityType  = Endpoint_Read_8();
 8002eaa:	f000 fd9f 	bl	80039ec <Endpoint_Read_8>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	775a      	strb	r2, [r3, #29]
				CDCInterfaceInfo->State.LineEncoding.DataBits    = Endpoint_Read_8();
 8002eb6:	f000 fd99 	bl	80039ec <Endpoint_Read_8>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	779a      	strb	r2, [r3, #30]

				Endpoint_ClearOUT();
 8002ec2:	f000 fc67 	bl	8003794 <Endpoint_ClearOUT>
	}
 8002ec6:	bf00      	nop
				Endpoint_ClearStatusStage();

				EVENT_CDC_Device_LineEncodingChanged(CDCInterfaceInfo);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 fb27 	bl	800351c <EVENT_CDC_Device_LineEncodingChanged>
			}

			break;
 8002ece:	e031      	b.n	8002f34 <CDC_Device_ProcessControlRequest+0x1ec>
		case CDC_REQ_SetControlLineState:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 8002ed0:	4b1e      	ldr	r3, [pc, #120]	; (8002f4c <CDC_Device_ProcessControlRequest+0x204>)
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	2b21      	cmp	r3, #33	; 0x21
 8002ed6:	d131      	bne.n	8002f3c <CDC_Device_ProcessControlRequest+0x1f4>
		device.IsSetupRecieved = 0;
 8002ed8:	4a1b      	ldr	r2, [pc, #108]	; (8002f48 <CDC_Device_ProcessControlRequest+0x200>)
 8002eda:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8002ede:	f36f 0341 	bfc	r3, #1, #1
 8002ee2:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
	}
 8002ee6:	bf00      	nop
	}
 8002ee8:	bf00      	nop
			{
				Endpoint_ClearSETUP();
				Endpoint_ClearStatusStage();

				CDCInterfaceInfo->State.ControlLineStates.HostToDevice = USB_ControlRequest.wValue;
 8002eea:	4b18      	ldr	r3, [pc, #96]	; (8002f4c <CDC_Device_ProcessControlRequest+0x204>)
 8002eec:	885b      	ldrh	r3, [r3, #2]
 8002eee:	b29a      	uxth	r2, r3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	829a      	strh	r2, [r3, #20]

				EVENT_CDC_Device_ControLineStateChanged(CDCInterfaceInfo);
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f000 fb1b 	bl	8003530 <EVENT_CDC_Device_ControLineStateChanged>
			}

			break;
 8002efa:	e01f      	b.n	8002f3c <CDC_Device_ProcessControlRequest+0x1f4>
		case CDC_REQ_SendBreak:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
 8002efc:	4b13      	ldr	r3, [pc, #76]	; (8002f4c <CDC_Device_ProcessControlRequest+0x204>)
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	2b21      	cmp	r3, #33	; 0x21
 8002f02:	d11d      	bne.n	8002f40 <CDC_Device_ProcessControlRequest+0x1f8>
		device.IsSetupRecieved = 0;
 8002f04:	4a10      	ldr	r2, [pc, #64]	; (8002f48 <CDC_Device_ProcessControlRequest+0x200>)
 8002f06:	f892 313e 	ldrb.w	r3, [r2, #318]	; 0x13e
 8002f0a:	f36f 0341 	bfc	r3, #1, #1
 8002f0e:	f882 313e 	strb.w	r3, [r2, #318]	; 0x13e
	}
 8002f12:	bf00      	nop
	}
 8002f14:	bf00      	nop
			{
				Endpoint_ClearSETUP();
				Endpoint_ClearStatusStage();

				EVENT_CDC_Device_BreakSent(CDCInterfaceInfo, (uint8_t)USB_ControlRequest.wValue);
 8002f16:	4b0d      	ldr	r3, [pc, #52]	; (8002f4c <CDC_Device_ProcessControlRequest+0x204>)
 8002f18:	885b      	ldrh	r3, [r3, #2]
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	4619      	mov	r1, r3
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f000 fb0f 	bl	8003544 <EVENT_CDC_Device_BreakSent>
			}

			break;
 8002f26:	e00b      	b.n	8002f40 <CDC_Device_ProcessControlRequest+0x1f8>
	  return;
 8002f28:	bf00      	nop
 8002f2a:	e00a      	b.n	8002f42 <CDC_Device_ProcessControlRequest+0x1fa>
	  return;
 8002f2c:	bf00      	nop
 8002f2e:	e008      	b.n	8002f42 <CDC_Device_ProcessControlRequest+0x1fa>
			break;
 8002f30:	bf00      	nop
 8002f32:	e006      	b.n	8002f42 <CDC_Device_ProcessControlRequest+0x1fa>
			break;
 8002f34:	bf00      	nop
 8002f36:	e004      	b.n	8002f42 <CDC_Device_ProcessControlRequest+0x1fa>
					  return;
 8002f38:	bf00      	nop
 8002f3a:	e002      	b.n	8002f42 <CDC_Device_ProcessControlRequest+0x1fa>
			break;
 8002f3c:	bf00      	nop
 8002f3e:	e000      	b.n	8002f42 <CDC_Device_ProcessControlRequest+0x1fa>
			break;
 8002f40:	bf00      	nop
	}
}
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	20000520 	.word	0x20000520
 8002f4c:	20000aa8 	.word	0x20000aa8
 8002f50:	20000ab0 	.word	0x20000ab0

08002f54 <CDC_Device_ConfigureEndpoints>:

bool CDC_Device_ConfigureEndpoints(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
	memset(&CDCInterfaceInfo->State, 0x00, sizeof(CDCInterfaceInfo->State));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3314      	adds	r3, #20
 8002f60:	220c      	movs	r2, #12
 8002f62:	2100      	movs	r1, #0
 8002f64:	4618      	mov	r0, r3
 8002f66:	f003 f8f5 	bl	8006154 <memset>

	CDCInterfaceInfo->Config.DataINEndpoint.Type       = EP_TYPE_BULK;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	719a      	strb	r2, [r3, #6]
	CDCInterfaceInfo->Config.DataOUTEndpoint.Type      = EP_TYPE_BULK;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2202      	movs	r2, #2
 8002f74:	731a      	strb	r2, [r3, #12]
	CDCInterfaceInfo->Config.NotificationEndpoint.Type = EP_TYPE_INTERRUPT;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2203      	movs	r2, #3
 8002f7a:	749a      	strb	r2, [r3, #18]

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataINEndpoint, 1)))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	3302      	adds	r3, #2
 8002f80:	2101      	movs	r1, #1
 8002f82:	4618      	mov	r0, r3
 8002f84:	f000 fdd8 	bl	8003b38 <Endpoint_ConfigureEndpointTable>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	f083 0301 	eor.w	r3, r3, #1
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <CDC_Device_ConfigureEndpoints+0x44>
	  return false;
 8002f94:	2300      	movs	r3, #0
 8002f96:	e01c      	b.n	8002fd2 <CDC_Device_ConfigureEndpoints+0x7e>

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.DataOUTEndpoint, 1)))
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	3308      	adds	r3, #8
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f000 fdca 	bl	8003b38 <Endpoint_ConfigureEndpointTable>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	f083 0301 	eor.w	r3, r3, #1
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d001      	beq.n	8002fb4 <CDC_Device_ConfigureEndpoints+0x60>
	  return false;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	e00e      	b.n	8002fd2 <CDC_Device_ConfigureEndpoints+0x7e>

	if (!(Endpoint_ConfigureEndpointTable(&CDCInterfaceInfo->Config.NotificationEndpoint, 1)))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	330e      	adds	r3, #14
 8002fb8:	2101      	movs	r1, #1
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f000 fdbc 	bl	8003b38 <Endpoint_ConfigureEndpointTable>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	f083 0301 	eor.w	r3, r3, #1
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d001      	beq.n	8002fd0 <CDC_Device_ConfigureEndpoints+0x7c>
	  return false;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	e000      	b.n	8002fd2 <CDC_Device_ConfigureEndpoints+0x7e>

	return true;
 8002fd0:	2301      	movs	r3, #1
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
	...

08002fdc <CDC_Device_USBTask>:

void CDC_Device_USBTask(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8002fe4:	4b21      	ldr	r3, [pc, #132]	; (800306c <CDC_Device_USBTask+0x90>)
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	d13a      	bne.n	8003064 <CDC_Device_USBTask+0x88>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d036      	beq.n	8003064 <CDC_Device_USBTask+0x88>
	  return;

	#if !defined(NO_CLASS_DRIVER_AUTOFLUSH)
	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	789b      	ldrb	r3, [r3, #2]
 8002ffa:	72fb      	strb	r3, [r7, #11]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8002ffc:	7afb      	ldrb	r3, [r7, #11]
 8002ffe:	f003 030f 	and.w	r3, r3, #15
 8003002:	b2da      	uxtb	r2, r3
 8003004:	4b1a      	ldr	r3, [pc, #104]	; (8003070 <CDC_Device_USBTask+0x94>)
 8003006:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 800300a:	7afb      	ldrb	r3, [r7, #11]
 800300c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003010:	b2da      	uxtb	r2, r3
 8003012:	4b17      	ldr	r3, [pc, #92]	; (8003070 <CDC_Device_USBTask+0x94>)
 8003014:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 8003018:	bf00      	nop
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800301a:	4b15      	ldr	r3, [pc, #84]	; (8003070 <CDC_Device_USBTask+0x94>)
 800301c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003020:	461a      	mov	r2, r3
 8003022:	232c      	movs	r3, #44	; 0x2c
 8003024:	fb02 f303 	mul.w	r3, r2, r3
 8003028:	4a11      	ldr	r2, [pc, #68]	; (8003070 <CDC_Device_USBTask+0x94>)
 800302a:	4413      	add	r3, r2
 800302c:	3304      	adds	r3, #4
 800302e:	60fb      	str	r3, [r7, #12]
		return ep->InInUse == 0 && ep->IsEnabled;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d108      	bne.n	8003050 <CDC_Device_USBTask+0x74>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	791b      	ldrb	r3, [r3, #4]
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	b2db      	uxtb	r3, r3
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <CDC_Device_USBTask+0x74>
 800304c:	2301      	movs	r3, #1
 800304e:	e000      	b.n	8003052 <CDC_Device_USBTask+0x76>
 8003050:	2300      	movs	r3, #0
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	b2db      	uxtb	r3, r3

	if (Endpoint_IsINReady())
 8003058:	2b00      	cmp	r3, #0
 800305a:	d004      	beq.n	8003066 <CDC_Device_USBTask+0x8a>
	  CDC_Device_Flush(CDCInterfaceInfo);
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f000 f8b7 	bl	80031d0 <CDC_Device_Flush>
 8003062:	e000      	b.n	8003066 <CDC_Device_USBTask+0x8a>
	  return;
 8003064:	bf00      	nop
	#endif
}
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	20000ab0 	.word	0x20000ab0
 8003070:	20000520 	.word	0x20000520

08003074 <CDC_Device_SendString>:

uint8_t CDC_Device_SendString(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                              const char* const String)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 800307e:	4b16      	ldr	r3, [pc, #88]	; (80030d8 <CDC_Device_SendString+0x64>)
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	b2db      	uxtb	r3, r3
 8003084:	2b04      	cmp	r3, #4
 8003086:	d103      	bne.n	8003090 <CDC_Device_SendString+0x1c>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d101      	bne.n	8003094 <CDC_Device_SendString+0x20>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8003090:	2302      	movs	r3, #2
 8003092:	e01c      	b.n	80030ce <CDC_Device_SendString+0x5a>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	789b      	ldrb	r3, [r3, #2]
 8003098:	73fb      	strb	r3, [r7, #15]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 800309a:	7bfb      	ldrb	r3, [r7, #15]
 800309c:	f003 030f 	and.w	r3, r3, #15
 80030a0:	b2da      	uxtb	r2, r3
 80030a2:	4b0e      	ldr	r3, [pc, #56]	; (80030dc <CDC_Device_SendString+0x68>)
 80030a4:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
 80030aa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80030ae:	b2da      	uxtb	r2, r3
 80030b0:	4b0a      	ldr	r3, [pc, #40]	; (80030dc <CDC_Device_SendString+0x68>)
 80030b2:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 80030b6:	bf00      	nop
	return Endpoint_Write_Stream_LE(String, strlen(String), NULL);
 80030b8:	6838      	ldr	r0, [r7, #0]
 80030ba:	f003 f8a1 	bl	8006200 <strlen>
 80030be:	4603      	mov	r3, r0
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	2200      	movs	r2, #0
 80030c4:	4619      	mov	r1, r3
 80030c6:	6838      	ldr	r0, [r7, #0]
 80030c8:	f002 fa3e 	bl	8005548 <Endpoint_Write_Stream_LE>
 80030cc:	4603      	mov	r3, r0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	20000ab0 	.word	0x20000ab0
 80030dc:	20000520 	.word	0x20000520

080030e0 <CDC_Device_SendData>:

uint8_t CDC_Device_SendData(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const void* const Buffer,
                            const uint16_t Length)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	4613      	mov	r3, r2
 80030ec:	80fb      	strh	r3, [r7, #6]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80030ee:	4b14      	ldr	r3, [pc, #80]	; (8003140 <CDC_Device_SendData+0x60>)
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b04      	cmp	r3, #4
 80030f6:	d103      	bne.n	8003100 <CDC_Device_SendData+0x20>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <CDC_Device_SendData+0x24>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8003100:	2302      	movs	r3, #2
 8003102:	e018      	b.n	8003136 <CDC_Device_SendData+0x56>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	789b      	ldrb	r3, [r3, #2]
 8003108:	75fb      	strb	r3, [r7, #23]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 800310a:	7dfb      	ldrb	r3, [r7, #23]
 800310c:	f003 030f 	and.w	r3, r3, #15
 8003110:	b2da      	uxtb	r2, r3
 8003112:	4b0c      	ldr	r3, [pc, #48]	; (8003144 <CDC_Device_SendData+0x64>)
 8003114:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8003118:	7dfb      	ldrb	r3, [r7, #23]
 800311a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800311e:	b2da      	uxtb	r2, r3
 8003120:	4b08      	ldr	r3, [pc, #32]	; (8003144 <CDC_Device_SendData+0x64>)
 8003122:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 8003126:	bf00      	nop
	return Endpoint_Write_Stream_LE(Buffer, Length, NULL);
 8003128:	88fb      	ldrh	r3, [r7, #6]
 800312a:	2200      	movs	r2, #0
 800312c:	4619      	mov	r1, r3
 800312e:	68b8      	ldr	r0, [r7, #8]
 8003130:	f002 fa0a 	bl	8005548 <Endpoint_Write_Stream_LE>
 8003134:	4603      	mov	r3, r0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3718      	adds	r7, #24
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20000ab0 	.word	0x20000ab0
 8003144:	20000520 	.word	0x20000520

08003148 <CDC_Device_SendByte>:

uint8_t CDC_Device_SendByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
                            const uint8_t Data)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	70fb      	strb	r3, [r7, #3]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 8003154:	4b1c      	ldr	r3, [pc, #112]	; (80031c8 <CDC_Device_SendByte+0x80>)
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b04      	cmp	r3, #4
 800315c:	d103      	bne.n	8003166 <CDC_Device_SendByte+0x1e>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <CDC_Device_SendByte+0x22>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 8003166:	2302      	movs	r3, #2
 8003168:	e029      	b.n	80031be <CDC_Device_SendByte+0x76>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	789b      	ldrb	r3, [r3, #2]
 800316e:	73bb      	strb	r3, [r7, #14]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 8003170:	7bbb      	ldrb	r3, [r7, #14]
 8003172:	f003 030f 	and.w	r3, r3, #15
 8003176:	b2da      	uxtb	r2, r3
 8003178:	4b14      	ldr	r3, [pc, #80]	; (80031cc <CDC_Device_SendByte+0x84>)
 800317a:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 800317e:	7bbb      	ldrb	r3, [r7, #14]
 8003180:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003184:	b2da      	uxtb	r2, r3
 8003186:	4b11      	ldr	r3, [pc, #68]	; (80031cc <CDC_Device_SendByte+0x84>)
 8003188:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 800318c:	bf00      	nop

	if (!(Endpoint_IsReadWriteAllowed()))
 800318e:	f000 fbc5 	bl	800391c <Endpoint_IsReadWriteAllowed>
 8003192:	4603      	mov	r3, r0
 8003194:	f083 0301 	eor.w	r3, r3, #1
 8003198:	b2db      	uxtb	r3, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00a      	beq.n	80031b4 <CDC_Device_SendByte+0x6c>
	{
		Endpoint_ClearIN();
 800319e:	f000 fb45 	bl	800382c <Endpoint_ClearIN>

		uint8_t ErrorCode;

		if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 80031a2:	f000 fa65 	bl	8003670 <Endpoint_WaitUntilReady>
 80031a6:	4603      	mov	r3, r0
 80031a8:	73fb      	strb	r3, [r7, #15]
 80031aa:	7bfb      	ldrb	r3, [r7, #15]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <CDC_Device_SendByte+0x6c>
		  return ErrorCode;
 80031b0:	7bfb      	ldrb	r3, [r7, #15]
 80031b2:	e004      	b.n	80031be <CDC_Device_SendByte+0x76>
	}

	Endpoint_Write_8(Data);
 80031b4:	78fb      	ldrb	r3, [r7, #3]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f000 fbe2 	bl	8003980 <Endpoint_Write_8>
	return ENDPOINT_READYWAIT_NoError;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20000ab0 	.word	0x20000ab0
 80031cc:	20000520 	.word	0x20000520

080031d0 <CDC_Device_Flush>:

uint8_t CDC_Device_Flush(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80031d8:	4b2f      	ldr	r3, [pc, #188]	; (8003298 <CDC_Device_Flush+0xc8>)
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d103      	bne.n	80031ea <CDC_Device_Flush+0x1a>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <CDC_Device_Flush+0x1e>
	  return ENDPOINT_RWSTREAM_DeviceDisconnected;
 80031ea:	2302      	movs	r3, #2
 80031ec:	e04f      	b.n	800328e <CDC_Device_Flush+0xbe>

	uint8_t ErrorCode;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataINEndpoint.Address);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	789b      	ldrb	r3, [r3, #2]
 80031f2:	73fb      	strb	r3, [r7, #15]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80031f4:	7bfb      	ldrb	r3, [r7, #15]
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	b2da      	uxtb	r2, r3
 80031fc:	4b27      	ldr	r3, [pc, #156]	; (800329c <CDC_Device_Flush+0xcc>)
 80031fe:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8003202:	7bfb      	ldrb	r3, [r7, #15]
 8003204:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003208:	b2da      	uxtb	r2, r3
 800320a:	4b24      	ldr	r3, [pc, #144]	; (800329c <CDC_Device_Flush+0xcc>)
 800320c:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 8003210:	bf00      	nop
	 *  \return Total number of bytes in the currently selected Endpoint's FIFO buffer.
	 */
	static inline uint16_t Endpoint_BytesInEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint16_t Endpoint_BytesInEndpoint(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003212:	4b22      	ldr	r3, [pc, #136]	; (800329c <CDC_Device_Flush+0xcc>)
 8003214:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003218:	461a      	mov	r2, r3
 800321a:	232c      	movs	r3, #44	; 0x2c
 800321c:	fb02 f303 	mul.w	r3, r2, r3
 8003220:	4a1e      	ldr	r2, [pc, #120]	; (800329c <CDC_Device_Flush+0xcc>)
 8003222:	4413      	add	r3, r2
 8003224:	3304      	adds	r3, #4
 8003226:	613b      	str	r3, [r7, #16]
		if (ep->Direction)
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003230:	b2db      	uxtb	r3, r3
 8003232:	2b00      	cmp	r3, #0
 8003234:	d003      	beq.n	800323e <CDC_Device_Flush+0x6e>
			return ep->InBytesAvailable;
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	b29b      	uxth	r3, r3
 800323c:	e002      	b.n	8003244 <CDC_Device_Flush+0x74>
		else
			return ep->OutBytesAvailable;
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	b29b      	uxth	r3, r3

	if (!(Endpoint_BytesInEndpoint()))
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <CDC_Device_Flush+0x7c>
	  return ENDPOINT_READYWAIT_NoError;
 8003248:	2300      	movs	r3, #0
 800324a:	e020      	b.n	800328e <CDC_Device_Flush+0xbe>

	bool BankFull = !(Endpoint_IsReadWriteAllowed());
 800324c:	f000 fb66 	bl	800391c <Endpoint_IsReadWriteAllowed>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	bf14      	ite	ne
 8003256:	2301      	movne	r3, #1
 8003258:	2300      	moveq	r3, #0
 800325a:	b2db      	uxtb	r3, r3
 800325c:	f083 0301 	eor.w	r3, r3, #1
 8003260:	b2db      	uxtb	r3, r3
 8003262:	75fb      	strb	r3, [r7, #23]
 8003264:	7dfb      	ldrb	r3, [r7, #23]
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	75fb      	strb	r3, [r7, #23]

	Endpoint_ClearIN();
 800326c:	f000 fade 	bl	800382c <Endpoint_ClearIN>

	if (BankFull)
 8003270:	7dfb      	ldrb	r3, [r7, #23]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00a      	beq.n	800328c <CDC_Device_Flush+0xbc>
	{
		if ((ErrorCode = Endpoint_WaitUntilReady()) != ENDPOINT_READYWAIT_NoError)
 8003276:	f000 f9fb 	bl	8003670 <Endpoint_WaitUntilReady>
 800327a:	4603      	mov	r3, r0
 800327c:	75bb      	strb	r3, [r7, #22]
 800327e:	7dbb      	ldrb	r3, [r7, #22]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <CDC_Device_Flush+0xb8>
		  return ErrorCode;
 8003284:	7dbb      	ldrb	r3, [r7, #22]
 8003286:	e002      	b.n	800328e <CDC_Device_Flush+0xbe>

		Endpoint_ClearIN();
 8003288:	f000 fad0 	bl	800382c <Endpoint_ClearIN>
	}

	return ENDPOINT_READYWAIT_NoError;
 800328c:	2300      	movs	r3, #0
}
 800328e:	4618      	mov	r0, r3
 8003290:	3718      	adds	r7, #24
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	20000ab0 	.word	0x20000ab0
 800329c:	20000520 	.word	0x20000520

080032a0 <CDC_Device_BytesReceived>:

uint16_t CDC_Device_BytesReceived(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80032a8:	4b38      	ldr	r3, [pc, #224]	; (800338c <CDC_Device_BytesReceived+0xec>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	d103      	bne.n	80032ba <CDC_Device_BytesReceived+0x1a>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <CDC_Device_BytesReceived+0x1e>
	  return 0;
 80032ba:	2300      	movs	r3, #0
 80032bc:	e062      	b.n	8003384 <CDC_Device_BytesReceived+0xe4>

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpoint.Address);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	7a1b      	ldrb	r3, [r3, #8]
 80032c2:	74fb      	strb	r3, [r7, #19]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80032c4:	7cfb      	ldrb	r3, [r7, #19]
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	4b30      	ldr	r3, [pc, #192]	; (8003390 <CDC_Device_BytesReceived+0xf0>)
 80032ce:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80032d2:	7cfb      	ldrb	r3, [r7, #19]
 80032d4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80032d8:	b2da      	uxtb	r2, r3
 80032da:	4b2d      	ldr	r3, [pc, #180]	; (8003390 <CDC_Device_BytesReceived+0xf0>)
 80032dc:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 80032e0:	bf00      	nop
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80032e2:	4b2b      	ldr	r3, [pc, #172]	; (8003390 <CDC_Device_BytesReceived+0xf0>)
 80032e4:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80032e8:	461a      	mov	r2, r3
 80032ea:	232c      	movs	r3, #44	; 0x2c
 80032ec:	fb02 f303 	mul.w	r3, r2, r3
 80032f0:	4a27      	ldr	r2, [pc, #156]	; (8003390 <CDC_Device_BytesReceived+0xf0>)
 80032f2:	4413      	add	r3, r2
 80032f4:	3304      	adds	r3, #4
 80032f6:	617b      	str	r3, [r7, #20]
		return ep->IsOutRecieved;
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003300:	b2db      	uxtb	r3, r3
 8003302:	2b00      	cmp	r3, #0
 8003304:	bf14      	ite	ne
 8003306:	2301      	movne	r3, #1
 8003308:	2300      	moveq	r3, #0
 800330a:	b2db      	uxtb	r3, r3

	if (Endpoint_IsOUTReceived())
 800330c:	2b00      	cmp	r3, #0
 800330e:	d038      	beq.n	8003382 <CDC_Device_BytesReceived+0xe2>
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003310:	4b1f      	ldr	r3, [pc, #124]	; (8003390 <CDC_Device_BytesReceived+0xf0>)
 8003312:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003316:	461a      	mov	r2, r3
 8003318:	232c      	movs	r3, #44	; 0x2c
 800331a:	fb02 f303 	mul.w	r3, r2, r3
 800331e:	4a1c      	ldr	r2, [pc, #112]	; (8003390 <CDC_Device_BytesReceived+0xf0>)
 8003320:	4413      	add	r3, r2
 8003322:	3304      	adds	r3, #4
 8003324:	60fb      	str	r3, [r7, #12]
		if (ep->Direction)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b00      	cmp	r3, #0
 8003332:	d003      	beq.n	800333c <CDC_Device_BytesReceived+0x9c>
			return ep->InBytesAvailable;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	b29b      	uxth	r3, r3
 800333a:	e002      	b.n	8003342 <CDC_Device_BytesReceived+0xa2>
			return ep->OutBytesAvailable;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	b29b      	uxth	r3, r3
	{
		if (!(Endpoint_BytesInEndpoint()))
 8003342:	2b00      	cmp	r3, #0
 8003344:	d103      	bne.n	800334e <CDC_Device_BytesReceived+0xae>
		{
			Endpoint_ClearOUT();
 8003346:	f000 fa25 	bl	8003794 <Endpoint_ClearOUT>
			return 0;
 800334a:	2300      	movs	r3, #0
 800334c:	e01a      	b.n	8003384 <CDC_Device_BytesReceived+0xe4>
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800334e:	4b10      	ldr	r3, [pc, #64]	; (8003390 <CDC_Device_BytesReceived+0xf0>)
 8003350:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003354:	461a      	mov	r2, r3
 8003356:	232c      	movs	r3, #44	; 0x2c
 8003358:	fb02 f303 	mul.w	r3, r2, r3
 800335c:	4a0c      	ldr	r2, [pc, #48]	; (8003390 <CDC_Device_BytesReceived+0xf0>)
 800335e:	4413      	add	r3, r2
 8003360:	3304      	adds	r3, #4
 8003362:	60bb      	str	r3, [r7, #8]
		if (ep->Direction)
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d003      	beq.n	800337a <CDC_Device_BytesReceived+0xda>
			return ep->InBytesAvailable;
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	b29b      	uxth	r3, r3
 8003378:	e002      	b.n	8003380 <CDC_Device_BytesReceived+0xe0>
			return ep->OutBytesAvailable;
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	b29b      	uxth	r3, r3
		}
		else
		{
			return Endpoint_BytesInEndpoint();
 8003380:	e000      	b.n	8003384 <CDC_Device_BytesReceived+0xe4>
		}
	}
	else
	{
		return 0;
 8003382:	2300      	movs	r3, #0
	}
}
 8003384:	4618      	mov	r0, r3
 8003386:	3718      	adds	r7, #24
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	20000ab0 	.word	0x20000ab0
 8003390:	20000520 	.word	0x20000520

08003394 <CDC_Device_ReceiveByte>:

int16_t CDC_Device_ReceiveByte(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b088      	sub	sp, #32
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 800339c:	4b3c      	ldr	r3, [pc, #240]	; (8003490 <CDC_Device_ReceiveByte+0xfc>)
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b04      	cmp	r3, #4
 80033a4:	d103      	bne.n	80033ae <CDC_Device_ReceiveByte+0x1a>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d102      	bne.n	80033b4 <CDC_Device_ReceiveByte+0x20>
	  return -1;
 80033ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033b2:	e069      	b.n	8003488 <CDC_Device_ReceiveByte+0xf4>

	int16_t ReceivedByte = -1;
 80033b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033b8:	83fb      	strh	r3, [r7, #30]

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.DataOUTEndpoint.Address);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	7a1b      	ldrb	r3, [r3, #8]
 80033be:	75fb      	strb	r3, [r7, #23]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80033c0:	7dfb      	ldrb	r3, [r7, #23]
 80033c2:	f003 030f 	and.w	r3, r3, #15
 80033c6:	b2da      	uxtb	r2, r3
 80033c8:	4b32      	ldr	r3, [pc, #200]	; (8003494 <CDC_Device_ReceiveByte+0x100>)
 80033ca:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80033ce:	7dfb      	ldrb	r3, [r7, #23]
 80033d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80033d4:	b2da      	uxtb	r2, r3
 80033d6:	4b2f      	ldr	r3, [pc, #188]	; (8003494 <CDC_Device_ReceiveByte+0x100>)
 80033d8:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 80033dc:	bf00      	nop
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80033de:	4b2d      	ldr	r3, [pc, #180]	; (8003494 <CDC_Device_ReceiveByte+0x100>)
 80033e0:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80033e4:	461a      	mov	r2, r3
 80033e6:	232c      	movs	r3, #44	; 0x2c
 80033e8:	fb02 f303 	mul.w	r3, r2, r3
 80033ec:	4a29      	ldr	r2, [pc, #164]	; (8003494 <CDC_Device_ReceiveByte+0x100>)
 80033ee:	4413      	add	r3, r2
 80033f0:	3304      	adds	r3, #4
 80033f2:	61bb      	str	r3, [r7, #24]
		return ep->IsOutRecieved;
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	bf14      	ite	ne
 8003402:	2301      	movne	r3, #1
 8003404:	2300      	moveq	r3, #0
 8003406:	b2db      	uxtb	r3, r3

	if (Endpoint_IsOUTReceived())
 8003408:	2b00      	cmp	r3, #0
 800340a:	d03b      	beq.n	8003484 <CDC_Device_ReceiveByte+0xf0>
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800340c:	4b21      	ldr	r3, [pc, #132]	; (8003494 <CDC_Device_ReceiveByte+0x100>)
 800340e:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003412:	461a      	mov	r2, r3
 8003414:	232c      	movs	r3, #44	; 0x2c
 8003416:	fb02 f303 	mul.w	r3, r2, r3
 800341a:	4a1e      	ldr	r2, [pc, #120]	; (8003494 <CDC_Device_ReceiveByte+0x100>)
 800341c:	4413      	add	r3, r2
 800341e:	3304      	adds	r3, #4
 8003420:	613b      	str	r3, [r7, #16]
		if (ep->Direction)
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b00      	cmp	r3, #0
 800342e:	d003      	beq.n	8003438 <CDC_Device_ReceiveByte+0xa4>
			return ep->InBytesAvailable;
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	699b      	ldr	r3, [r3, #24]
 8003434:	b29b      	uxth	r3, r3
 8003436:	e002      	b.n	800343e <CDC_Device_ReceiveByte+0xaa>
			return ep->OutBytesAvailable;
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	b29b      	uxth	r3, r3
	{
		if (Endpoint_BytesInEndpoint())
 800343e:	2b00      	cmp	r3, #0
 8003440:	d003      	beq.n	800344a <CDC_Device_ReceiveByte+0xb6>
		  ReceivedByte = Endpoint_Read_8();
 8003442:	f000 fad3 	bl	80039ec <Endpoint_Read_8>
 8003446:	4603      	mov	r3, r0
 8003448:	83fb      	strh	r3, [r7, #30]
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800344a:	4b12      	ldr	r3, [pc, #72]	; (8003494 <CDC_Device_ReceiveByte+0x100>)
 800344c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003450:	461a      	mov	r2, r3
 8003452:	232c      	movs	r3, #44	; 0x2c
 8003454:	fb02 f303 	mul.w	r3, r2, r3
 8003458:	4a0e      	ldr	r2, [pc, #56]	; (8003494 <CDC_Device_ReceiveByte+0x100>)
 800345a:	4413      	add	r3, r2
 800345c:	3304      	adds	r3, #4
 800345e:	60fb      	str	r3, [r7, #12]
		if (ep->Direction)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d003      	beq.n	8003476 <CDC_Device_ReceiveByte+0xe2>
			return ep->InBytesAvailable;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	b29b      	uxth	r3, r3
 8003474:	e002      	b.n	800347c <CDC_Device_ReceiveByte+0xe8>
			return ep->OutBytesAvailable;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	b29b      	uxth	r3, r3

		if (!(Endpoint_BytesInEndpoint()))
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <CDC_Device_ReceiveByte+0xf0>
		  Endpoint_ClearOUT();
 8003480:	f000 f988 	bl	8003794 <Endpoint_ClearOUT>
	}

	return ReceivedByte;
 8003484:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8003488:	4618      	mov	r0, r3
 800348a:	3720      	adds	r7, #32
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	20000ab0 	.word	0x20000ab0
 8003494:	20000520 	.word	0x20000520

08003498 <CDC_Device_SendControlLineStateChange>:

void CDC_Device_SendControlLineStateChange(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b088      	sub	sp, #32
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
	if ((USB_DeviceState != DEVICE_STATE_Configured) || !(CDCInterfaceInfo->State.LineEncoding.BaudRateBPS))
 80034a0:	4b1b      	ldr	r3, [pc, #108]	; (8003510 <CDC_Device_SendControlLineStateChange+0x78>)
 80034a2:	781b      	ldrb	r3, [r3, #0]
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	d12d      	bne.n	8003506 <CDC_Device_SendControlLineStateChange+0x6e>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d029      	beq.n	8003506 <CDC_Device_SendControlLineStateChange+0x6e>
	  return;

	Endpoint_SelectEndpoint(CDCInterfaceInfo->Config.NotificationEndpoint.Address);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	7b9b      	ldrb	r3, [r3, #14]
 80034b6:	77fb      	strb	r3, [r7, #31]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80034b8:	7ffb      	ldrb	r3, [r7, #31]
 80034ba:	f003 030f 	and.w	r3, r3, #15
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	4b14      	ldr	r3, [pc, #80]	; (8003514 <CDC_Device_SendControlLineStateChange+0x7c>)
 80034c2:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80034c6:	7ffb      	ldrb	r3, [r7, #31]
 80034c8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	4b11      	ldr	r3, [pc, #68]	; (8003514 <CDC_Device_SendControlLineStateChange+0x7c>)
 80034d0:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 80034d4:	bf00      	nop

	USB_Request_Header_t Notification = (USB_Request_Header_t)
 80034d6:	4a10      	ldr	r2, [pc, #64]	; (8003518 <CDC_Device_SendControlLineStateChange+0x80>)
 80034d8:	f107 0314 	add.w	r3, r7, #20
 80034dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80034e0:	e883 0003 	stmia.w	r3, {r0, r1}
			.wValue        = CPU_TO_LE16(0),
			.wIndex        = CPU_TO_LE16(0),
			.wLength       = CPU_TO_LE16(sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost)),
		};

	Endpoint_Write_Stream_LE(&Notification, sizeof(USB_Request_Header_t), NULL);
 80034e4:	f107 0314 	add.w	r3, r7, #20
 80034e8:	2200      	movs	r2, #0
 80034ea:	2108      	movs	r1, #8
 80034ec:	4618      	mov	r0, r3
 80034ee:	f002 f82b 	bl	8005548 <Endpoint_Write_Stream_LE>
	Endpoint_Write_Stream_LE(&CDCInterfaceInfo->State.ControlLineStates.DeviceToHost,
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	3316      	adds	r3, #22
 80034f6:	2200      	movs	r2, #0
 80034f8:	2102      	movs	r1, #2
 80034fa:	4618      	mov	r0, r3
 80034fc:	f002 f824 	bl	8005548 <Endpoint_Write_Stream_LE>
	                         sizeof(CDCInterfaceInfo->State.ControlLineStates.DeviceToHost),
	                         NULL);
	Endpoint_ClearIN();
 8003500:	f000 f994 	bl	800382c <Endpoint_ClearIN>
 8003504:	e000      	b.n	8003508 <CDC_Device_SendControlLineStateChange+0x70>
	  return;
 8003506:	bf00      	nop
}
 8003508:	3720      	adds	r7, #32
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	20000ab0 	.word	0x20000ab0
 8003514:	20000520 	.word	0x20000520
 8003518:	0800640c 	.word	0x0800640c

0800351c <EVENT_CDC_Device_LineEncodingChanged>:
	return ReceivedByte;
}
#endif

__WEAK void EVENT_CDC_Device_LineEncodingChanged(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <EVENT_CDC_Device_ControLineStateChanged>:

__WEAK void EVENT_CDC_Device_ControLineStateChanged(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
}
 8003538:	bf00      	nop
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <EVENT_CDC_Device_BreakSent>:

__WEAK void EVENT_CDC_Device_BreakSent(USB_ClassInfo_CDC_Device_t* const CDCInterfaceInfo,
				                               const uint8_t Duration)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	460b      	mov	r3, r1
 800354e:	70fb      	strb	r3, [r7, #3]
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <USB_USBTask>:
#if defined(USB_CAN_BE_DEVICE) && !defined(DEVICE_STATE_AS_GPIOR)
volatile uint8_t     USB_DeviceState;
#endif

void USB_USBTask(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
		else if (USB_CurrentMode == USB_MODE_Host)
		  USB_HostTask();
	#elif defined(USB_CAN_BE_HOST)
		USB_HostTask();
	#elif defined(USB_CAN_BE_DEVICE)
		USB_DeviceTask();
 8003560:	f000 f802 	bl	8003568 <USB_DeviceTask>
	#endif
}
 8003564:	bf00      	nop
 8003566:	bd80      	pop	{r7, pc}

08003568 <USB_DeviceTask>:

#if defined(USB_CAN_BE_DEVICE)
static void USB_DeviceTask(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
	if (USB_DeviceState == DEVICE_STATE_Unattached)
 800356e:	4b1d      	ldr	r3, [pc, #116]	; (80035e4 <USB_DeviceTask+0x7c>)
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	b2db      	uxtb	r3, r3
 8003574:	2b00      	cmp	r3, #0
 8003576:	d031      	beq.n	80035dc <USB_DeviceTask+0x74>
	 *  \return Index of the currently selected endpoint.
	 */
	static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint8_t Endpoint_GetCurrentEndpoint(void)
	{
		return device.CurrentDirection | device.CurrentEndpoint;
 8003578:	4b1b      	ldr	r3, [pc, #108]	; (80035e8 <USB_DeviceTask+0x80>)
 800357a:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
 800357e:	4b1a      	ldr	r3, [pc, #104]	; (80035e8 <USB_DeviceTask+0x80>)
 8003580:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003584:	4313      	orrs	r3, r2
 8003586:	b2db      	uxtb	r3, r3
	  return;

	uint8_t PrevEndpoint = Endpoint_GetCurrentEndpoint();
 8003588:	71fb      	strb	r3, [r7, #7]
	 *  \param[in] Address Endpoint address to select.
	 */
	static inline void Endpoint_SelectEndpoint(const uint8_t Address) ATTR_ALWAYS_INLINE;
	static inline void Endpoint_SelectEndpoint(const uint8_t Address)
	{
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 800358a:	2200      	movs	r2, #0
 800358c:	4b16      	ldr	r3, [pc, #88]	; (80035e8 <USB_DeviceTask+0x80>)
 800358e:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 8003592:	2200      	movs	r2, #0
 8003594:	4b14      	ldr	r3, [pc, #80]	; (80035e8 <USB_DeviceTask+0x80>)
 8003596:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 800359a:	bf00      	nop
	 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
	 */
	static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsSETUPReceived(void)
	{
		return device.IsSetupRecieved;
 800359c:	4b12      	ldr	r3, [pc, #72]	; (80035e8 <USB_DeviceTask+0x80>)
 800359e:	f893 313e 	ldrb.w	r3, [r3, #318]	; 0x13e
 80035a2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	bf14      	ite	ne
 80035ac:	2301      	movne	r3, #1
 80035ae:	2300      	moveq	r3, #0
 80035b0:	b2db      	uxtb	r3, r3

	Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP);

	if (Endpoint_IsSETUPReceived())
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <USB_DeviceTask+0x52>
	  USB_Device_ProcessControlRequest();
 80035b6:	f7fd f86f 	bl	8000698 <USB_Device_ProcessControlRequest>
 80035ba:	79fb      	ldrb	r3, [r7, #7]
 80035bc:	71bb      	strb	r3, [r7, #6]
		device.CurrentEndpoint = Address & ENDPOINT_EPNUM_MASK;
 80035be:	79bb      	ldrb	r3, [r7, #6]
 80035c0:	f003 030f 	and.w	r3, r3, #15
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	4b08      	ldr	r3, [pc, #32]	; (80035e8 <USB_DeviceTask+0x80>)
 80035c8:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c
		device.CurrentDirection = (Address & ENDPOINT_DIR_MASK);
 80035cc:	79bb      	ldrb	r3, [r7, #6]
 80035ce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80035d2:	b2da      	uxtb	r2, r3
 80035d4:	4b04      	ldr	r3, [pc, #16]	; (80035e8 <USB_DeviceTask+0x80>)
 80035d6:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	}
 80035da:	e000      	b.n	80035de <USB_DeviceTask+0x76>
	  return;
 80035dc:	bf00      	nop

	Endpoint_SelectEndpoint(PrevEndpoint);
}
 80035de:	3708      	adds	r7, #8
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	20000ab0 	.word	0x20000ab0
 80035e8:	20000520 	.word	0x20000520

080035ec <__NVIC_EnableIRQ>:
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	4603      	mov	r3, r0
 80035f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	db0b      	blt.n	8003616 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80035fe:	79fb      	ldrb	r3, [r7, #7]
 8003600:	f003 021f 	and.w	r2, r3, #31
 8003604:	4907      	ldr	r1, [pc, #28]	; (8003624 <__NVIC_EnableIRQ+0x38>)
 8003606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800360a:	095b      	lsrs	r3, r3, #5
 800360c:	2001      	movs	r0, #1
 800360e:	fa00 f202 	lsl.w	r2, r0, r2
 8003612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003616:	bf00      	nop
 8003618:	370c      	adds	r7, #12
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	e000e100 	.word	0xe000e100

08003628 <__NVIC_DisableIRQ>:
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	4603      	mov	r3, r0
 8003630:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003636:	2b00      	cmp	r3, #0
 8003638:	db12      	blt.n	8003660 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800363a:	79fb      	ldrb	r3, [r7, #7]
 800363c:	f003 021f 	and.w	r2, r3, #31
 8003640:	490a      	ldr	r1, [pc, #40]	; (800366c <__NVIC_DisableIRQ+0x44>)
 8003642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003646:	095b      	lsrs	r3, r3, #5
 8003648:	2001      	movs	r0, #1
 800364a:	fa00 f202 	lsl.w	r2, r0, r2
 800364e:	3320      	adds	r3, #32
 8003650:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003654:	f3bf 8f4f 	dsb	sy
}
 8003658:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800365a:	f3bf 8f6f 	isb	sy
}
 800365e:	bf00      	nop
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	e000e100 	.word	0xe000e100

08003670 <Endpoint_WaitUntilReady>:
#define USB_STREAM_TIMEOUT_MS 100

extern volatile uint8_t zlp_flag;

uint8_t Endpoint_WaitUntilReady(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af00      	add	r7, sp, #0
	#if (USB_STREAM_TIMEOUT_MS < 0xFF)
	uint8_t  TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
 8003676:	2364      	movs	r3, #100	; 0x64
 8003678:	75fb      	strb	r3, [r7, #23]
			 *  \return Current USB frame number from the USB controller.
			 */
    
            static inline uint16_t USB_Device_GetFrameNumber(void) ATTR_ALWAYS_INLINE;
            static inline uint16_t USB_Device_GetFrameNumber(void) {
                return device.Driver->GetFrameNumber();
 800367a:	4b44      	ldr	r3, [pc, #272]	; (800378c <Endpoint_WaitUntilReady+0x11c>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003680:	4798      	blx	r3
 8003682:	4603      	mov	r3, r0
	#else
	uint16_t TimeoutMSRem = USB_STREAM_TIMEOUT_MS;
	#endif

	uint16_t PreviousFrameNumber = USB_Device_GetFrameNumber();
 8003684:	82bb      	strh	r3, [r7, #20]
	 *  \return The currently selected endpoint's direction, as a \c ENDPOINT_DIR_* mask.
	 */
	static inline uint8_t Endpoint_GetEndpointDirection(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline uint8_t Endpoint_GetEndpointDirection(void)
	{
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003686:	4b41      	ldr	r3, [pc, #260]	; (800378c <Endpoint_WaitUntilReady+0x11c>)
 8003688:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800368c:	461a      	mov	r2, r3
 800368e:	232c      	movs	r3, #44	; 0x2c
 8003690:	fb02 f303 	mul.w	r3, r2, r3
 8003694:	4a3d      	ldr	r2, [pc, #244]	; (800378c <Endpoint_WaitUntilReady+0x11c>)
 8003696:	4413      	add	r3, r2
 8003698:	3304      	adds	r3, #4
 800369a:	60fb      	str	r3, [r7, #12]
		return ep->Address & ENDPOINT_DIR_MASK;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80036a4:	b2db      	uxtb	r3, r3

	for (;;)
	{
		if (Endpoint_GetEndpointDirection() == ENDPOINT_DIR_IN)
 80036a6:	2b80      	cmp	r3, #128	; 0x80
 80036a8:	d122      	bne.n	80036f0 <Endpoint_WaitUntilReady+0x80>
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80036aa:	4b38      	ldr	r3, [pc, #224]	; (800378c <Endpoint_WaitUntilReady+0x11c>)
 80036ac:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80036b0:	461a      	mov	r2, r3
 80036b2:	232c      	movs	r3, #44	; 0x2c
 80036b4:	fb02 f303 	mul.w	r3, r2, r3
 80036b8:	4a34      	ldr	r2, [pc, #208]	; (800378c <Endpoint_WaitUntilReady+0x11c>)
 80036ba:	4413      	add	r3, r2
 80036bc:	3304      	adds	r3, #4
 80036be:	60bb      	str	r3, [r7, #8]
		return ep->InInUse == 0 && ep->IsEnabled;
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d108      	bne.n	80036e0 <Endpoint_WaitUntilReady+0x70>
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	791b      	ldrb	r3, [r3, #4]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <Endpoint_WaitUntilReady+0x70>
 80036dc:	2301      	movs	r3, #1
 80036de:	e000      	b.n	80036e2 <Endpoint_WaitUntilReady+0x72>
 80036e0:	2300      	movs	r3, #0
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	b2db      	uxtb	r3, r3
		{
			if (Endpoint_IsINReady())
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d01a      	beq.n	8003722 <Endpoint_WaitUntilReady+0xb2>
			  return ENDPOINT_READYWAIT_NoError;
 80036ec:	2300      	movs	r3, #0
 80036ee:	e048      	b.n	8003782 <Endpoint_WaitUntilReady+0x112>
		USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 80036f0:	4b26      	ldr	r3, [pc, #152]	; (800378c <Endpoint_WaitUntilReady+0x11c>)
 80036f2:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80036f6:	461a      	mov	r2, r3
 80036f8:	232c      	movs	r3, #44	; 0x2c
 80036fa:	fb02 f303 	mul.w	r3, r2, r3
 80036fe:	4a23      	ldr	r2, [pc, #140]	; (800378c <Endpoint_WaitUntilReady+0x11c>)
 8003700:	4413      	add	r3, r2
 8003702:	3304      	adds	r3, #4
 8003704:	607b      	str	r3, [r7, #4]
		return ep->IsOutRecieved;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	bf14      	ite	ne
 8003714:	2301      	movne	r3, #1
 8003716:	2300      	moveq	r3, #0
 8003718:	b2db      	uxtb	r3, r3
		}
		else
		{
			if (Endpoint_IsOUTReceived())
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <Endpoint_WaitUntilReady+0xb2>
			  return ENDPOINT_READYWAIT_NoError;
 800371e:	2300      	movs	r3, #0
 8003720:	e02f      	b.n	8003782 <Endpoint_WaitUntilReady+0x112>
		}

		uint8_t USB_DeviceState_LCL = USB_DeviceState;
 8003722:	4b1b      	ldr	r3, [pc, #108]	; (8003790 <Endpoint_WaitUntilReady+0x120>)
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	74fb      	strb	r3, [r7, #19]

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
 8003728:	7cfb      	ldrb	r3, [r7, #19]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <Endpoint_WaitUntilReady+0xc2>
		  return ENDPOINT_READYWAIT_DeviceDisconnected;
 800372e:	2302      	movs	r3, #2
 8003730:	e027      	b.n	8003782 <Endpoint_WaitUntilReady+0x112>
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
 8003732:	7cfb      	ldrb	r3, [r7, #19]
 8003734:	2b05      	cmp	r3, #5
 8003736:	d101      	bne.n	800373c <Endpoint_WaitUntilReady+0xcc>
		  return ENDPOINT_READYWAIT_BusSuspended;
 8003738:	2303      	movs	r3, #3
 800373a:	e022      	b.n	8003782 <Endpoint_WaitUntilReady+0x112>
	 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
	 */
	static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
	static inline bool Endpoint_IsStalled(void)
	{
		return device.Endpoints[device.CurrentEndpoint].IsHalted == 1 ? true : false;
 800373c:	4b13      	ldr	r3, [pc, #76]	; (800378c <Endpoint_WaitUntilReady+0x11c>)
 800373e:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003742:	4619      	mov	r1, r3
 8003744:	4a11      	ldr	r2, [pc, #68]	; (800378c <Endpoint_WaitUntilReady+0x11c>)
 8003746:	232c      	movs	r3, #44	; 0x2c
 8003748:	fb01 f303 	mul.w	r3, r1, r3
 800374c:	4413      	add	r3, r2
 800374e:	7a1b      	ldrb	r3, [r3, #8]
 8003750:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003754:	b2db      	uxtb	r3, r3
		else if (Endpoint_IsStalled())
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <Endpoint_WaitUntilReady+0xee>
		  return ENDPOINT_READYWAIT_EndpointStalled;
 800375a:	2301      	movs	r3, #1
 800375c:	e011      	b.n	8003782 <Endpoint_WaitUntilReady+0x112>
 800375e:	4b0b      	ldr	r3, [pc, #44]	; (800378c <Endpoint_WaitUntilReady+0x11c>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003764:	4798      	blx	r3
 8003766:	4603      	mov	r3, r0

		uint16_t CurrentFrameNumber = USB_Device_GetFrameNumber();
 8003768:	823b      	strh	r3, [r7, #16]

		if (CurrentFrameNumber != PreviousFrameNumber)
 800376a:	8a3a      	ldrh	r2, [r7, #16]
 800376c:	8abb      	ldrh	r3, [r7, #20]
 800376e:	429a      	cmp	r2, r3
 8003770:	d089      	beq.n	8003686 <Endpoint_WaitUntilReady+0x16>
		{
			PreviousFrameNumber = CurrentFrameNumber;
 8003772:	8a3b      	ldrh	r3, [r7, #16]
 8003774:	82bb      	strh	r3, [r7, #20]

			if (!(TimeoutMSRem--))
 8003776:	7dfb      	ldrb	r3, [r7, #23]
 8003778:	1e5a      	subs	r2, r3, #1
 800377a:	75fa      	strb	r2, [r7, #23]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d182      	bne.n	8003686 <Endpoint_WaitUntilReady+0x16>
			  return ENDPOINT_READYWAIT_Timeout;
 8003780:	2304      	movs	r3, #4
		}
	}
}
 8003782:	4618      	mov	r0, r3
 8003784:	3718      	adds	r7, #24
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	20000520 	.word	0x20000520
 8003790:	20000ab0 	.word	0x20000ab0

08003794 <Endpoint_ClearOUT>:

void Endpoint_ClearOUT(void) {
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 800379a:	4b23      	ldr	r3, [pc, #140]	; (8003828 <Endpoint_ClearOUT+0x94>)
 800379c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80037a0:	461a      	mov	r2, r3
 80037a2:	232c      	movs	r3, #44	; 0x2c
 80037a4:	fb02 f303 	mul.w	r3, r2, r3
 80037a8:	4a1f      	ldr	r2, [pc, #124]	; (8003828 <Endpoint_ClearOUT+0x94>)
 80037aa:	4413      	add	r3, r2
 80037ac:	3304      	adds	r3, #4
 80037ae:	607b      	str	r3, [r7, #4]
	/* if we have data left which isn't read yet, we leave this routine to not override it */
	if (ep->IsEnabled == 0)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	791b      	ldrb	r3, [r3, #4]
 80037b4:	f003 0302 	and.w	r3, r3, #2
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d02f      	beq.n	800381e <Endpoint_ClearOUT+0x8a>
		return;
	/* First Check whether we have data in the driver */
	ep->OutBytesAvailable = device.Driver->EndpointRead(ep->Address,ep->OutBuffer,ep->OutBufferLength);
 80037be:	4b1a      	ldr	r3, [pc, #104]	; (8003828 <Endpoint_ClearOUT+0x94>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	7810      	ldrb	r0, [r2, #0]
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	6911      	ldr	r1, [r2, #16]
 80037cc:	687a      	ldr	r2, [r7, #4]
 80037ce:	6952      	ldr	r2, [r2, #20]
 80037d0:	4798      	blx	r3
 80037d2:	4603      	mov	r3, r0
 80037d4:	461a      	mov	r2, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	609a      	str	r2, [r3, #8]
	ep->OutOffset = 0;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	60da      	str	r2, [r3, #12]
	/* If we didn't request new data and all data has been read, request new */
	if (!ep->OutInUse && !ep->OutBytesAvailable) {
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d118      	bne.n	8003820 <Endpoint_ClearOUT+0x8c>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d114      	bne.n	8003820 <Endpoint_ClearOUT+0x8c>
		ep->OutInUse = true;
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	8893      	ldrh	r3, [r2, #4]
 80037fa:	f043 0308 	orr.w	r3, r3, #8
 80037fe:	8093      	strh	r3, [r2, #4]
		ep->IsOutRecieved = 0;
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	8893      	ldrh	r3, [r2, #4]
 8003804:	f36f 1345 	bfc	r3, #5, #1
 8003808:	8093      	strh	r3, [r2, #4]
		device.Driver->EndpointReadStart(ep->Address,
 800380a:	4b07      	ldr	r3, [pc, #28]	; (8003828 <Endpoint_ClearOUT+0x94>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	7810      	ldrb	r0, [r2, #0]
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6952      	ldr	r2, [r2, #20]
 8003818:	4611      	mov	r1, r2
 800381a:	4798      	blx	r3
 800381c:	e000      	b.n	8003820 <Endpoint_ClearOUT+0x8c>
		return;
 800381e:	bf00      	nop
				ep->OutBufferLength);
	}
}
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	20000520 	.word	0x20000520

0800382c <Endpoint_ClearIN>:

void Endpoint_ClearIN(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *ep = &device.Endpoints[device.CurrentEndpoint];
 8003832:	4b38      	ldr	r3, [pc, #224]	; (8003914 <Endpoint_ClearIN+0xe8>)
 8003834:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003838:	461a      	mov	r2, r3
 800383a:	232c      	movs	r3, #44	; 0x2c
 800383c:	fb02 f303 	mul.w	r3, r2, r3
 8003840:	4a34      	ldr	r2, [pc, #208]	; (8003914 <Endpoint_ClearIN+0xe8>)
 8003842:	4413      	add	r3, r2
 8003844:	3304      	adds	r3, #4
 8003846:	607b      	str	r3, [r7, #4]
	int32_t data_count;
	/* don't clear if in use or not enabled */
	if (ep->InInUse == 1 || ep->IsEnabled == 0)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b01      	cmp	r3, #1
 8003854:	d059      	beq.n	800390a <Endpoint_ClearIN+0xde>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	791b      	ldrb	r3, [r3, #4]
 800385a:	f003 0302 	and.w	r3, r3, #2
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b00      	cmp	r3, #0
 8003862:	d052      	beq.n	800390a <Endpoint_ClearIN+0xde>
		return;
	ep->InInUse = true;
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	8893      	ldrh	r3, [r2, #4]
 8003868:	f043 0310 	orr.w	r3, r3, #16
 800386c:	8093      	strh	r3, [r2, #4]
	/* store transfer information to loop over, if underlying is smaller */
	ep->InDataBuffer = ep->InBuffer;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	69da      	ldr	r2, [r3, #28]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	629a      	str	r2, [r3, #40]	; 0x28
	ep->InDataLeft = ep->InBytesAvailable;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	699a      	ldr	r2, [r3, #24]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	625a      	str	r2, [r3, #36]	; 0x24
	ep->InBytesAvailable = 0;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	619a      	str	r2, [r3, #24]
	/* make next 3 operations atomic. Do not get interrupted.*/
	NVIC_DisableIRQ(USB0_0_IRQn);
 8003884:	206b      	movs	r0, #107	; 0x6b
 8003886:	f7ff fecf 	bl	8003628 <__NVIC_DisableIRQ>
	data_count = device.Driver->EndpointWrite(ep->Address,
 800388a:	4b22      	ldr	r3, [pc, #136]	; (8003914 <Endpoint_ClearIN+0xe8>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	7810      	ldrb	r0, [r2, #0]
			ep->InDataBuffer,ep->InDataLeft);
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	6a91      	ldr	r1, [r2, #40]	; 0x28
	data_count = device.Driver->EndpointWrite(ep->Address,
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800389c:	4798      	blx	r3
 800389e:	6038      	str	r0, [r7, #0]
	ep->InDataBuffer += data_count;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	441a      	add	r2, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	629a      	str	r2, [r3, #40]	; 0x28
	ep->InDataLeft -= data_count;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	1ad2      	subs	r2, r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	625a      	str	r2, [r3, #36]	; 0x24
	NVIC_EnableIRQ(USB0_0_IRQn);
 80038b8:	206b      	movs	r0, #107	; 0x6b
 80038ba:	f7ff fe97 	bl	80035ec <__NVIC_EnableIRQ>
	if((zlp_flag == true) && (ep->Number != 0))
 80038be:	4b16      	ldr	r3, [pc, #88]	; (8003918 <Endpoint_ClearIN+0xec>)
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d121      	bne.n	800390c <Endpoint_ClearIN+0xe0>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	f003 030f 	and.w	r3, r3, #15
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d01a      	beq.n	800390c <Endpoint_ClearIN+0xe0>
	{
		/*Send a ZLP from here*/
	  while(ep->InInUse)
 80038d6:	bf00      	nop
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1f8      	bne.n	80038d8 <Endpoint_ClearIN+0xac>
	  {
		;
	  }
	  ep->InInUse = true;
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	8893      	ldrh	r3, [r2, #4]
 80038ea:	f043 0310 	orr.w	r3, r3, #16
 80038ee:	8093      	strh	r3, [r2, #4]
	  device.Driver->EndpointWrite(ep->Address,
 80038f0:	4b08      	ldr	r3, [pc, #32]	; (8003914 <Endpoint_ClearIN+0xe8>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	7810      	ldrb	r0, [r2, #0]
	  			ep->InDataBuffer,0);
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	6a91      	ldr	r1, [r2, #40]	; 0x28
	  device.Driver->EndpointWrite(ep->Address,
 80038fe:	2200      	movs	r2, #0
 8003900:	4798      	blx	r3
	  zlp_flag = false;
 8003902:	4b05      	ldr	r3, [pc, #20]	; (8003918 <Endpoint_ClearIN+0xec>)
 8003904:	2200      	movs	r2, #0
 8003906:	701a      	strb	r2, [r3, #0]
 8003908:	e000      	b.n	800390c <Endpoint_ClearIN+0xe0>
		return;
 800390a:	bf00      	nop
	}
}
 800390c:	3708      	adds	r7, #8
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	20000520 	.word	0x20000520
 8003918:	20000b34 	.word	0x20000b34

0800391c <Endpoint_IsReadWriteAllowed>:

bool Endpoint_IsReadWriteAllowed(void) {
 800391c:	b480      	push	{r7}
 800391e:	b083      	sub	sp, #12
 8003920:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8003922:	4b16      	ldr	r3, [pc, #88]	; (800397c <Endpoint_IsReadWriteAllowed+0x60>)
 8003924:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003928:	461a      	mov	r2, r3
 800392a:	232c      	movs	r3, #44	; 0x2c
 800392c:	fb02 f303 	mul.w	r3, r2, r3
 8003930:	4a12      	ldr	r2, [pc, #72]	; (800397c <Endpoint_IsReadWriteAllowed+0x60>)
 8003932:	4413      	add	r3, r2
 8003934:	3304      	adds	r3, #4
 8003936:	603b      	str	r3, [r7, #0]
	bool Retval = false;
 8003938:	2300      	movs	r3, #0
 800393a:	71fb      	strb	r3, [r7, #7]

	if(EndPoint->Direction)
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d009      	beq.n	800395e <Endpoint_IsReadWriteAllowed+0x42>
	{
		Retval = (EndPoint->InBytesAvailable < EndPoint->InBufferLength) ? true : false;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	699a      	ldr	r2, [r3, #24]
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	429a      	cmp	r2, r3
 8003954:	bf34      	ite	cc
 8003956:	2301      	movcc	r3, #1
 8003958:	2300      	movcs	r3, #0
 800395a:	71fb      	strb	r3, [r7, #7]
 800395c:	e006      	b.n	800396c <Endpoint_IsReadWriteAllowed+0x50>
	}
	else
	{
		Retval = (EndPoint->OutBytesAvailable > 0) ? true : false;
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	2b00      	cmp	r3, #0
 8003964:	bf14      	ite	ne
 8003966:	2301      	movne	r3, #1
 8003968:	2300      	moveq	r3, #0
 800396a:	71fb      	strb	r3, [r7, #7]
	}
	return Retval;
 800396c:	79fb      	ldrb	r3, [r7, #7]
}
 800396e:	4618      	mov	r0, r3
 8003970:	370c      	adds	r7, #12
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	20000520 	.word	0x20000520

08003980 <Endpoint_Write_8>:

void Endpoint_Write_8(const uint8_t Data) {
 8003980:	b480      	push	{r7}
 8003982:	b085      	sub	sp, #20
 8003984:	af00      	add	r7, sp, #0
 8003986:	4603      	mov	r3, r0
 8003988:	71fb      	strb	r3, [r7, #7]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 800398a:	4b17      	ldr	r3, [pc, #92]	; (80039e8 <Endpoint_Write_8+0x68>)
 800398c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003990:	461a      	mov	r2, r3
 8003992:	232c      	movs	r3, #44	; 0x2c
 8003994:	fb02 f303 	mul.w	r3, r2, r3
 8003998:	4a13      	ldr	r2, [pc, #76]	; (80039e8 <Endpoint_Write_8+0x68>)
 800399a:	4413      	add	r3, r2
 800399c:	3304      	adds	r3, #4
 800399e:	60bb      	str	r3, [r7, #8]
	bool Success = false;
 80039a0:	2300      	movs	r3, #0
 80039a2:	73fb      	strb	r3, [r7, #15]

	 do
	  {
	    if(EndPoint->InBytesAvailable < EndPoint->InBufferLength)
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	699a      	ldr	r2, [r3, #24]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	6a1b      	ldr	r3, [r3, #32]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d20d      	bcs.n	80039cc <Endpoint_Write_8+0x4c>
	    {
	      EndPoint->InBuffer[EndPoint->InBytesAvailable] = Data;
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	69da      	ldr	r2, [r3, #28]
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	4413      	add	r3, r2
 80039ba:	79fa      	ldrb	r2, [r7, #7]
 80039bc:	701a      	strb	r2, [r3, #0]
	      EndPoint->InBytesAvailable++;
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	1c5a      	adds	r2, r3, #1
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	619a      	str	r2, [r3, #24]

	      Success = true;
 80039c8:	2301      	movs	r3, #1
 80039ca:	73fb      	strb	r3, [r7, #15]
	    }
	  }while(!Success);
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
 80039ce:	f083 0301 	eor.w	r3, r3, #1
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d1e5      	bne.n	80039a4 <Endpoint_Write_8+0x24>
}
 80039d8:	bf00      	nop
 80039da:	bf00      	nop
 80039dc:	3714      	adds	r7, #20
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	20000520 	.word	0x20000520

080039ec <Endpoint_Read_8>:

uint8_t Endpoint_Read_8(void) {
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 80039f2:	4b19      	ldr	r3, [pc, #100]	; (8003a58 <Endpoint_Read_8+0x6c>)
 80039f4:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80039f8:	461a      	mov	r2, r3
 80039fa:	232c      	movs	r3, #44	; 0x2c
 80039fc:	fb02 f303 	mul.w	r3, r2, r3
 8003a00:	4a15      	ldr	r2, [pc, #84]	; (8003a58 <Endpoint_Read_8+0x6c>)
 8003a02:	4413      	add	r3, r2
 8003a04:	3304      	adds	r3, #4
 8003a06:	603b      	str	r3, [r7, #0]
	bool Success = false;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	71fb      	strb	r3, [r7, #7]
	uint8_t data = 0;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	71bb      	strb	r3, [r7, #6]
	 do
	  {
		if(EndPoint->OutBytesAvailable > 0)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d012      	beq.n	8003a3e <Endpoint_Read_8+0x52>
		{
          data = EndPoint->OutBuffer[EndPoint->OutOffset];
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	691a      	ldr	r2, [r3, #16]
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	4413      	add	r3, r2
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	71bb      	strb	r3, [r7, #6]
          EndPoint->OutOffset++;
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	1c5a      	adds	r2, r3, #1
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	60da      	str	r2, [r3, #12]
          EndPoint->OutBytesAvailable--;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	1e5a      	subs	r2, r3, #1
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	609a      	str	r2, [r3, #8]
		  Success = true;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	71fb      	strb	r3, [r7, #7]
		}
	  }while(!Success);
 8003a3e:	79fb      	ldrb	r3, [r7, #7]
 8003a40:	f083 0301 	eor.w	r3, r3, #1
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1e2      	bne.n	8003a10 <Endpoint_Read_8+0x24>
	 return data;
 8003a4a:	79bb      	ldrb	r3, [r7, #6]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	20000520 	.word	0x20000520

08003a5c <Endpoint_Write_32_LE>:

void Endpoint_Write_32_LE(const uint32_t Data) {
 8003a5c:	b480      	push	{r7}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8003a64:	4b17      	ldr	r3, [pc, #92]	; (8003ac4 <Endpoint_Write_32_LE+0x68>)
 8003a66:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	232c      	movs	r3, #44	; 0x2c
 8003a6e:	fb02 f303 	mul.w	r3, r2, r3
 8003a72:	4a14      	ldr	r2, [pc, #80]	; (8003ac4 <Endpoint_Write_32_LE+0x68>)
 8003a74:	4413      	add	r3, r2
 8003a76:	3304      	adds	r3, #4
 8003a78:	60bb      	str	r3, [r7, #8]
	bool Success = false;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	73fb      	strb	r3, [r7, #15]

	do {
		if(EndPoint->InBytesAvailable < (EndPoint->InBufferLength - 3)) {
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	699a      	ldr	r2, [r3, #24]
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	3b03      	subs	r3, #3
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d20d      	bcs.n	8003aa8 <Endpoint_Write_32_LE+0x4c>
			*(uint32_t*)(EndPoint->InBuffer + EndPoint->InBytesAvailable) = Data;
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	69da      	ldr	r2, [r3, #28]
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	4413      	add	r3, r2
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	601a      	str	r2, [r3, #0]
			EndPoint->InBytesAvailable+=4;
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	1d1a      	adds	r2, r3, #4
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	619a      	str	r2, [r3, #24]

			Success = true;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	73fb      	strb	r3, [r7, #15]
		}
	}while(!Success);
 8003aa8:	7bfb      	ldrb	r3, [r7, #15]
 8003aaa:	f083 0301 	eor.w	r3, r3, #1
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1e4      	bne.n	8003a7e <Endpoint_Write_32_LE+0x22>
}
 8003ab4:	bf00      	nop
 8003ab6:	bf00      	nop
 8003ab8:	3714      	adds	r7, #20
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	20000520 	.word	0x20000520

08003ac8 <Endpoint_Read_32_LE>:

uint32_t Endpoint_Read_32_LE(void) {
 8003ac8:	b480      	push	{r7}
 8003aca:	b085      	sub	sp, #20
 8003acc:	af00      	add	r7, sp, #0
	USBD_Endpoint_t *EndPoint = &device.Endpoints[device.CurrentEndpoint];
 8003ace:	4b19      	ldr	r3, [pc, #100]	; (8003b34 <Endpoint_Read_32_LE+0x6c>)
 8003ad0:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	232c      	movs	r3, #44	; 0x2c
 8003ad8:	fb02 f303 	mul.w	r3, r2, r3
 8003adc:	4a15      	ldr	r2, [pc, #84]	; (8003b34 <Endpoint_Read_32_LE+0x6c>)
 8003ade:	4413      	add	r3, r2
 8003ae0:	3304      	adds	r3, #4
 8003ae2:	607b      	str	r3, [r7, #4]
	bool Success = false;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	73fb      	strb	r3, [r7, #15]
	uint32_t data = 0;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	60bb      	str	r3, [r7, #8]

	do {
		if(EndPoint->OutBytesAvailable > 3) {
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	2b03      	cmp	r3, #3
 8003af2:	d912      	bls.n	8003b1a <Endpoint_Read_32_LE+0x52>
			data = *(uint32_t*)(EndPoint->OutBuffer + EndPoint->OutOffset);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691a      	ldr	r2, [r3, #16]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	4413      	add	r3, r2
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	60bb      	str	r3, [r7, #8]
			EndPoint->OutOffset+=4;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	1d1a      	adds	r2, r3, #4
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	60da      	str	r2, [r3, #12]
			EndPoint->OutBytesAvailable-=4;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	1f1a      	subs	r2, r3, #4
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	609a      	str	r2, [r3, #8]

			Success = true;
 8003b16:	2301      	movs	r3, #1
 8003b18:	73fb      	strb	r3, [r7, #15]
		}
	} while(!Success);
 8003b1a:	7bfb      	ldrb	r3, [r7, #15]
 8003b1c:	f083 0301 	eor.w	r3, r3, #1
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1e2      	bne.n	8003aec <Endpoint_Read_32_LE+0x24>
	return data;
 8003b26:	68bb      	ldr	r3, [r7, #8]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3714      	adds	r7, #20
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr
 8003b34:	20000520 	.word	0x20000520

08003b38 <Endpoint_ConfigureEndpointTable>:

bool Endpoint_ConfigureEndpointTable(const USB_Endpoint_Table_t* const Table,
			                                     const uint8_t Entries) {
 8003b38:	b590      	push	{r4, r7, lr}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	460b      	mov	r3, r1
 8003b42:	70fb      	strb	r3, [r7, #3]
	uint8_t i;
	uint8_t Number;
	for (i=0;i<Entries;i++) {
 8003b44:	2300      	movs	r3, #0
 8003b46:	73fb      	strb	r3, [r7, #15]
 8003b48:	e092      	b.n	8003c70 <Endpoint_ConfigureEndpointTable+0x138>
		Number = Table[i].Address & ENDPOINT_EPNUM_MASK;
 8003b4a:	7bfa      	ldrb	r2, [r7, #15]
 8003b4c:	4613      	mov	r3, r2
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	4413      	add	r3, r2
 8003b52:	005b      	lsls	r3, r3, #1
 8003b54:	461a      	mov	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4413      	add	r3, r2
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	f003 030f 	and.w	r3, r3, #15
 8003b60:	73bb      	strb	r3, [r7, #14]
		/* Configure endpoint in device controller driver */
		if (device.Driver->EndpointConfigure(Table[i].Address, (XMC_USBD_ENDPOINT_TYPE_t)Table[i].Type, Table[i].Size) != XMC_USBD_STATUS_OK)
 8003b62:	4b48      	ldr	r3, [pc, #288]	; (8003c84 <Endpoint_ConfigureEndpointTable+0x14c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	69dc      	ldr	r4, [r3, #28]
 8003b68:	7bfa      	ldrb	r2, [r7, #15]
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	005b      	lsls	r3, r3, #1
 8003b6e:	4413      	add	r3, r2
 8003b70:	005b      	lsls	r3, r3, #1
 8003b72:	461a      	mov	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	4413      	add	r3, r2
 8003b78:	7818      	ldrb	r0, [r3, #0]
 8003b7a:	7bfa      	ldrb	r2, [r7, #15]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	4413      	add	r3, r2
 8003b82:	005b      	lsls	r3, r3, #1
 8003b84:	461a      	mov	r2, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4413      	add	r3, r2
 8003b8a:	7919      	ldrb	r1, [r3, #4]
 8003b8c:	7bfa      	ldrb	r2, [r7, #15]
 8003b8e:	4613      	mov	r3, r2
 8003b90:	005b      	lsls	r3, r3, #1
 8003b92:	4413      	add	r3, r2
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	461a      	mov	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4413      	add	r3, r2
 8003b9c:	885b      	ldrh	r3, [r3, #2]
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	47a0      	blx	r4
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d001      	beq.n	8003bac <Endpoint_ConfigureEndpointTable+0x74>
			return false;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	e067      	b.n	8003c7c <Endpoint_ConfigureEndpointTable+0x144>
		/* Set device core values */
		device.Endpoints[Number].Address = Table[i].Address;
 8003bac:	7bfa      	ldrb	r2, [r7, #15]
 8003bae:	4613      	mov	r3, r2
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	4413      	add	r3, r2
 8003bb4:	005b      	lsls	r3, r3, #1
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	441a      	add	r2, r3
 8003bbc:	7bbb      	ldrb	r3, [r7, #14]
 8003bbe:	7810      	ldrb	r0, [r2, #0]
 8003bc0:	4a30      	ldr	r2, [pc, #192]	; (8003c84 <Endpoint_ConfigureEndpointTable+0x14c>)
 8003bc2:	212c      	movs	r1, #44	; 0x2c
 8003bc4:	fb01 f303 	mul.w	r3, r1, r3
 8003bc8:	4413      	add	r3, r2
 8003bca:	3304      	adds	r3, #4
 8003bcc:	4602      	mov	r2, r0
 8003bce:	701a      	strb	r2, [r3, #0]
		device.Endpoints[Number].MaxPacketSize = Table[i].Size;
 8003bd0:	7bfa      	ldrb	r2, [r7, #15]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	4413      	add	r3, r2
 8003bd8:	005b      	lsls	r3, r3, #1
 8003bda:	461a      	mov	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4413      	add	r3, r2
 8003be0:	885a      	ldrh	r2, [r3, #2]
 8003be2:	7bbb      	ldrb	r3, [r7, #14]
 8003be4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003be8:	b2d1      	uxtb	r1, r2
 8003bea:	4a26      	ldr	r2, [pc, #152]	; (8003c84 <Endpoint_ConfigureEndpointTable+0x14c>)
 8003bec:	202c      	movs	r0, #44	; 0x2c
 8003bee:	fb00 f303 	mul.w	r3, r0, r3
 8003bf2:	441a      	add	r2, r3
 8003bf4:	8913      	ldrh	r3, [r2, #8]
 8003bf6:	f361 138c 	bfi	r3, r1, #6, #7
 8003bfa:	8113      	strh	r3, [r2, #8]
		device.Endpoints[Number].IsConfigured = 1;
 8003bfc:	7bbb      	ldrb	r3, [r7, #14]
 8003bfe:	4a21      	ldr	r2, [pc, #132]	; (8003c84 <Endpoint_ConfigureEndpointTable+0x14c>)
 8003c00:	212c      	movs	r1, #44	; 0x2c
 8003c02:	fb01 f303 	mul.w	r3, r1, r3
 8003c06:	441a      	add	r2, r3
 8003c08:	7a13      	ldrb	r3, [r2, #8]
 8003c0a:	f043 0301 	orr.w	r3, r3, #1
 8003c0e:	7213      	strb	r3, [r2, #8]
		device.Endpoints[Number].IsEnabled = 1;
 8003c10:	7bbb      	ldrb	r3, [r7, #14]
 8003c12:	4a1c      	ldr	r2, [pc, #112]	; (8003c84 <Endpoint_ConfigureEndpointTable+0x14c>)
 8003c14:	212c      	movs	r1, #44	; 0x2c
 8003c16:	fb01 f303 	mul.w	r3, r1, r3
 8003c1a:	441a      	add	r2, r3
 8003c1c:	7a13      	ldrb	r3, [r2, #8]
 8003c1e:	f043 0302 	orr.w	r3, r3, #2
 8003c22:	7213      	strb	r3, [r2, #8]
		/* Start read for out endpoints */
		if (!(Table[i].Address & ENDPOINT_DIR_MASK))
 8003c24:	7bfa      	ldrb	r2, [r7, #15]
 8003c26:	4613      	mov	r3, r2
 8003c28:	005b      	lsls	r3, r3, #1
 8003c2a:	4413      	add	r3, r2
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	461a      	mov	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	4413      	add	r3, r2
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	b25b      	sxtb	r3, r3
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	db16      	blt.n	8003c6a <Endpoint_ConfigureEndpointTable+0x132>
			device.Driver->EndpointReadStart(Table[i].Address,
 8003c3c:	4b11      	ldr	r3, [pc, #68]	; (8003c84 <Endpoint_ConfigureEndpointTable+0x14c>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8003c42:	7bfa      	ldrb	r2, [r7, #15]
 8003c44:	4613      	mov	r3, r2
 8003c46:	005b      	lsls	r3, r3, #1
 8003c48:	4413      	add	r3, r2
 8003c4a:	005b      	lsls	r3, r3, #1
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4413      	add	r3, r2
 8003c52:	781a      	ldrb	r2, [r3, #0]
 8003c54:	7bbb      	ldrb	r3, [r7, #14]
 8003c56:	490b      	ldr	r1, [pc, #44]	; (8003c84 <Endpoint_ConfigureEndpointTable+0x14c>)
 8003c58:	202c      	movs	r0, #44	; 0x2c
 8003c5a:	fb00 f303 	mul.w	r3, r0, r3
 8003c5e:	440b      	add	r3, r1
 8003c60:	3318      	adds	r3, #24
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4619      	mov	r1, r3
 8003c66:	4610      	mov	r0, r2
 8003c68:	47a0      	blx	r4
	for (i=0;i<Entries;i++) {
 8003c6a:	7bfb      	ldrb	r3, [r7, #15]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	73fb      	strb	r3, [r7, #15]
 8003c70:	7bfa      	ldrb	r2, [r7, #15]
 8003c72:	78fb      	ldrb	r3, [r7, #3]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	f4ff af68 	bcc.w	8003b4a <Endpoint_ConfigureEndpointTable+0x12>
					device.Endpoints[Number].OutBufferLength);
	}
	return true;
 8003c7a:	2301      	movs	r3, #1
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd90      	pop	{r4, r7, pc}
 8003c84:	20000520 	.word	0x20000520

08003c88 <XMC_SCU_CLOCK_GetUsbClockSource>:
 * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
 */
__STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
 8003c8c:	4b04      	ldr	r3, [pc, #16]	; (8003ca0 <XMC_SCU_CLOCK_GetUsbClockSource+0x18>)
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	50004600 	.word	0x50004600

08003ca4 <XMC_SCU_CLOCK_GetWdtClockSource>:
 * the clock source selected.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
 */
__STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
 8003ca8:	4b04      	ldr	r3, [pc, #16]	; (8003cbc <XMC_SCU_CLOCK_GetWdtClockSource+0x18>)
 8003caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	50004600 	.word	0x50004600

08003cc0 <XMC_SCU_CLOCK_GetExternalOutputClockSource>:
 * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n\n
 */
__STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0
  return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
 8003cc4:	4b05      	ldr	r3, [pc, #20]	; (8003cdc <XMC_SCU_CLOCK_GetExternalOutputClockSource+0x1c>)
 8003cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	f003 0303 	and.w	r3, r3, #3
 8003cce:	b2db      	uxtb	r3, r3
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	50004600 	.word	0x50004600

08003ce0 <XMC_SCU_CLOCK_GetSystemClockFrequency>:
 * fSYS = fCPU << CPUDIV.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	af00      	add	r7, sp, #0
  return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8003ce4:	4b06      	ldr	r3, [pc, #24]	; (8003d00 <XMC_SCU_CLOCK_GetSystemClockFrequency+0x20>)
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	4b06      	ldr	r3, [pc, #24]	; (8003d04 <XMC_SCU_CLOCK_GetSystemClockFrequency+0x24>)
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	f003 0301 	and.w	r3, r3, #1
 8003cf0:	fa02 f303 	lsl.w	r3, r2, r3
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
 8003cfe:	bf00      	nop
 8003d00:	2000ffc0 	.word	0x2000ffc0
 8003d04:	50004600 	.word	0x50004600

08003d08 <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d0c:	4b03      	ldr	r3, [pc, #12]	; (8003d1c <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr
 8003d1a:	bf00      	nop
 8003d1c:	2000ffc0 	.word	0x2000ffc0

08003d20 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  return(SCU_GENERAL->MIRRSTS);
 8003d24:	4b03      	ldr	r3, [pc, #12]	; (8003d34 <XMC_SCU_GetMirrorStatus+0x14>)
 8003d26:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr
 8003d34:	50004000 	.word	0x50004000

08003d38 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 8003d40:	f002 f894 	bl	8005e6c <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8003d44:	4b0c      	ldr	r3, [pc, #48]	; (8003d78 <XMC_SCU_lDelay+0x40>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a0c      	ldr	r2, [pc, #48]	; (8003d7c <XMC_SCU_lDelay+0x44>)
 8003d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4e:	0c9a      	lsrs	r2, r3, #18
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	fb02 f303 	mul.w	r3, r2, r3
 8003d56:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	e003      	b.n	8003d66 <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 8003d5e:	bf00      	nop
  for (i = 0U; i < delay; ++i)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	3301      	adds	r3, #1
 8003d64:	60fb      	str	r3, [r7, #12]
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d3f7      	bcc.n	8003d5e <XMC_SCU_lDelay+0x26>
  }
}
 8003d6e:	bf00      	nop
 8003d70:	bf00      	nop
 8003d72:	3710      	adds	r7, #16
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	2000ffc0 	.word	0x2000ffc0
 8003d7c:	431bde83 	.word	0x431bde83

08003d80 <XMC_SCU_INTERRUPT_EnableEvent>:

/* API to enable the SCU event */
void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 8003d88:	4b05      	ldr	r3, [pc, #20]	; (8003da0 <XMC_SCU_INTERRUPT_EnableEvent+0x20>)
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	4904      	ldr	r1, [pc, #16]	; (8003da0 <XMC_SCU_INTERRUPT_EnableEvent+0x20>)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	608b      	str	r3, [r1, #8]
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr
 8003da0:	50004074 	.word	0x50004074

08003da4 <XMC_SCU_INTERRUPT_DisableEvent>:

/* API to disable the SCU event */
void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 8003dac:	4b06      	ldr	r3, [pc, #24]	; (8003dc8 <XMC_SCU_INTERRUPT_DisableEvent+0x24>)
 8003dae:	689a      	ldr	r2, [r3, #8]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	43db      	mvns	r3, r3
 8003db4:	4904      	ldr	r1, [pc, #16]	; (8003dc8 <XMC_SCU_INTERRUPT_DisableEvent+0x24>)
 8003db6:	4013      	ands	r3, r2
 8003db8:	608b      	str	r3, [r1, #8]
}
 8003dba:	bf00      	nop
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	50004074 	.word	0x50004074

08003dcc <XMC_SCU_INTERRUPT_TriggerEvent>:

/* API to trigger the SCU event */
void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
 8003dd4:	4b05      	ldr	r3, [pc, #20]	; (8003dec <XMC_SCU_INTERRUPT_TriggerEvent+0x20>)
 8003dd6:	691a      	ldr	r2, [r3, #16]
 8003dd8:	4904      	ldr	r1, [pc, #16]	; (8003dec <XMC_SCU_INTERRUPT_TriggerEvent+0x20>)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	610b      	str	r3, [r1, #16]
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	50004074 	.word	0x50004074

08003df0 <XMC_SCU_INTERUPT_GetEventStatus>:

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 8003df4:	4b03      	ldr	r3, [pc, #12]	; (8003e04 <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 8003df6:	685b      	ldr	r3, [r3, #4]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	50004074 	.word	0x50004074

08003e08 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8003e10:	4a04      	ldr	r2, [pc, #16]	; (8003e24 <XMC_SCU_INTERRUPT_ClearEventStatus+0x1c>)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	60d3      	str	r3, [r2, #12]
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	50004074 	.word	0x50004074

08003e28 <XMC_SCU_GetBootMode>:


/* API to retrieve the currently deployed device bootmode */
uint32_t XMC_SCU_GetBootMode(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
  return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 8003e2c:	4b04      	ldr	r3, [pc, #16]	; (8003e40 <XMC_SCU_GetBootMode+0x18>)
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	50004000 	.word	0x50004000

08003e44 <XMC_SCU_SetBootMode>:

/* API to program a new device bootmode */
void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	80fb      	strh	r3, [r7, #6]
  SCU_GENERAL->STCON = (uint32_t)bootmode;
 8003e4e:	4a04      	ldr	r2, [pc, #16]	; (8003e60 <XMC_SCU_SetBootMode+0x1c>)
 8003e50:	88fb      	ldrh	r3, [r7, #6]
 8003e52:	6113      	str	r3, [r2, #16]
}
 8003e54:	bf00      	nop
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr
 8003e60:	50004000 	.word	0x50004000

08003e64 <XMC_SCU_ReadGPR>:

/* API to read from General purpose register */
uint32_t XMC_SCU_ReadGPR(const uint32_t index)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  return (SCU_GENERAL->GPR[index]);
 8003e6c:	4a05      	ldr	r2, [pc, #20]	; (8003e84 <XMC_SCU_ReadGPR+0x20>)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	330a      	adds	r3, #10
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	4413      	add	r3, r2
 8003e76:	685b      	ldr	r3, [r3, #4]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr
 8003e84:	50004000 	.word	0x50004000

08003e88 <XMC_SCU_WriteGPR>:

/* API to write to GPR */
void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  SCU_GENERAL->GPR[index] = data;
 8003e92:	4a06      	ldr	r2, [pc, #24]	; (8003eac <XMC_SCU_WriteGPR+0x24>)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	330a      	adds	r3, #10
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	4413      	add	r3, r2
 8003e9c:	683a      	ldr	r2, [r7, #0]
 8003e9e:	605a      	str	r2, [r3, #4]
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr
 8003eac:	50004000 	.word	0x50004000

08003eb0 <XMC_SCU_EnableOutOfRangeComparator>:

/* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
  XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel));
   
  SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 8003eba:	4a0a      	ldr	r2, [pc, #40]	; (8003ee4 <XMC_SCU_EnableOutOfRangeComparator+0x34>)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	3328      	adds	r3, #40	; 0x28
 8003ec0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8003ecc:	4905      	ldr	r1, [pc, #20]	; (8003ee4 <XMC_SCU_EnableOutOfRangeComparator+0x34>)
 8003ece:	431a      	orrs	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	3328      	adds	r3, #40	; 0x28
 8003ed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	50004000 	.word	0x50004000

08003ee8 <XMC_SCU_DisableOutOfRangeComparator>:

/* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
  XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel));
   
  SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 8003ef2:	4a0b      	ldr	r2, [pc, #44]	; (8003f20 <XMC_SCU_DisableOutOfRangeComparator+0x38>)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	3328      	adds	r3, #40	; 0x28
 8003ef8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003efc:	2101      	movs	r1, #1
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	fa01 f303 	lsl.w	r3, r1, r3
 8003f04:	43db      	mvns	r3, r3
 8003f06:	4906      	ldr	r1, [pc, #24]	; (8003f20 <XMC_SCU_DisableOutOfRangeComparator+0x38>)
 8003f08:	401a      	ands	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	3328      	adds	r3, #40	; 0x28
 8003f0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	50004000 	.word	0x50004000

08003f24 <XMC_SCU_CalibrateTemperatureSensor>:

/* API to calibrate temperature sensor */
void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	011a      	lsls	r2, r3, #4
                        (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	02db      	lsls	r3, r3, #11
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 8003f36:	4313      	orrs	r3, r2
 8003f38:	4a05      	ldr	r2, [pc, #20]	; (8003f50 <XMC_SCU_CalibrateTemperatureSensor+0x2c>)
                        (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 8003f3a:	f443 0308 	orr.w	r3, r3, #8912896	; 0x880000
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 8003f3e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                        (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	50004000 	.word	0x50004000

08003f54 <XMC_SCU_EnableTemperatureSensor>:
/* API to enable die temperature measurement by powering the DTS module. */
void XMC_SCU_EnableTemperatureSensor(void)
{
 8003f54:	b480      	push	{r7}
 8003f56:	af00      	add	r7, sp, #0
  SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 8003f58:	4b06      	ldr	r3, [pc, #24]	; (8003f74 <XMC_SCU_EnableTemperatureSensor+0x20>)
 8003f5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f5e:	4a05      	ldr	r2, [pc, #20]	; (8003f74 <XMC_SCU_EnableTemperatureSensor+0x20>)
 8003f60:	f023 0301 	bic.w	r3, r3, #1
 8003f64:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8003f68:	bf00      	nop
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	50004000 	.word	0x50004000

08003f78 <XMC_SCU_DisableTemperatureSensor>:

/* API to disable die temperature measurement by powering the DTS module off. */
void XMC_SCU_DisableTemperatureSensor(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 8003f7c:	4b06      	ldr	r3, [pc, #24]	; (8003f98 <XMC_SCU_DisableTemperatureSensor+0x20>)
 8003f7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f82:	4a05      	ldr	r2, [pc, #20]	; (8003f98 <XMC_SCU_DisableTemperatureSensor+0x20>)
 8003f84:	f043 0301 	orr.w	r3, r3, #1
 8003f88:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8003f8c:	bf00      	nop
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	50004000 	.word	0x50004000

08003f9c <XMC_SCU_IsTemperatureSensorEnabled>:

/* API to provide the die temperature sensor power status. */
bool XMC_SCU_IsTemperatureSensorEnabled(void)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	af00      	add	r7, sp, #0
  return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 8003fa0:	4b07      	ldr	r3, [pc, #28]	; (8003fc0 <XMC_SCU_IsTemperatureSensorEnabled+0x24>)
 8003fa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	bf0c      	ite	eq
 8003fae:	2301      	moveq	r3, #1
 8003fb0:	2300      	movne	r3, #0
 8003fb2:	b2db      	uxtb	r3, r3
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	50004000 	.word	0x50004000

08003fc4 <XMC_SCU_IsTemperatureSensorReady>:

/* API to check if the die temperature sensor is ready to start a measurement. */
bool XMC_SCU_IsTemperatureSensorReady(void)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	af00      	add	r7, sp, #0
  return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 8003fc8:	4b07      	ldr	r3, [pc, #28]	; (8003fe8 <XMC_SCU_IsTemperatureSensorReady+0x24>)
 8003fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	bf14      	ite	ne
 8003fd6:	2301      	movne	r3, #1
 8003fd8:	2300      	moveq	r3, #0
 8003fda:	b2db      	uxtb	r3, r3
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	50004000 	.word	0x50004000

08003fec <XMC_SCU_StartTemperatureMeasurement>:
/* API to start device temperature measurements */
XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
  XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	71fb      	strb	r3, [r7, #7]

  if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 8003ff6:	f7ff ffd1 	bl	8003f9c <XMC_SCU_IsTemperatureSensorEnabled>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	f083 0301 	eor.w	r3, r3, #1
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <XMC_SCU_StartTemperatureMeasurement+0x1e>
  {
    status = XMC_SCU_STATUS_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	71fb      	strb	r3, [r7, #7]
  }
   
  if (XMC_SCU_IsTemperatureSensorBusy() == true)
 800400a:	f000 f831 	bl	8004070 <XMC_SCU_IsTemperatureSensorBusy>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d001      	beq.n	8004018 <XMC_SCU_StartTemperatureMeasurement+0x2c>
  {
    status = XMC_SCU_STATUS_BUSY;
 8004014:	2302      	movs	r3, #2
 8004016:	71fb      	strb	r3, [r7, #7]
  }

  /* And start the measurement */
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 8004018:	4b06      	ldr	r3, [pc, #24]	; (8004034 <XMC_SCU_StartTemperatureMeasurement+0x48>)
 800401a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800401e:	4a05      	ldr	r2, [pc, #20]	; (8004034 <XMC_SCU_StartTemperatureMeasurement+0x48>)
 8004020:	f043 0302 	orr.w	r3, r3, #2
 8004024:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  
  return (status);
 8004028:	79fb      	ldrb	r3, [r7, #7]
}
 800402a:	4618      	mov	r0, r3
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	50004000 	.word	0x50004000

08004038 <XMC_SCU_GetTemperatureMeasurement>:

/* API to retrieve the temperature measured */
uint32_t XMC_SCU_GetTemperatureMeasurement(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
  uint32_t temperature;

  if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 800403e:	f7ff ffad 	bl	8003f9c <XMC_SCU_IsTemperatureSensorEnabled>
 8004042:	4603      	mov	r3, r0
 8004044:	f083 0301 	eor.w	r3, r3, #1
 8004048:	b2db      	uxtb	r3, r3
 800404a:	2b00      	cmp	r3, #0
 800404c:	d003      	beq.n	8004056 <XMC_SCU_GetTemperatureMeasurement+0x1e>
  {
    temperature = 0x7FFFFFFFUL;
 800404e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8004052:	607b      	str	r3, [r7, #4]
 8004054:	e005      	b.n	8004062 <XMC_SCU_GetTemperatureMeasurement+0x2a>
  }
  else
  {
    temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL_DTSSTAT_RESULT_Pos);
 8004056:	4b05      	ldr	r3, [pc, #20]	; (800406c <XMC_SCU_GetTemperatureMeasurement+0x34>)
 8004058:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004060:	607b      	str	r3, [r7, #4]
  }
  
  return ((uint32_t)temperature);
 8004062:	687b      	ldr	r3, [r7, #4]
}
 8004064:	4618      	mov	r0, r3
 8004066:	3708      	adds	r7, #8
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	50004000 	.word	0x50004000

08004070 <XMC_SCU_IsTemperatureSensorBusy>:

/* API to know whether Die temperature sensor is busy */
bool XMC_SCU_IsTemperatureSensorBusy(void)
{
 8004070:	b480      	push	{r7}
 8004072:	af00      	add	r7, sp, #0
  return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 8004074:	4b07      	ldr	r3, [pc, #28]	; (8004094 <XMC_SCU_IsTemperatureSensorBusy+0x24>)
 8004076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800407a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800407e:	2b00      	cmp	r3, #0
 8004080:	bf14      	ite	ne
 8004082:	2301      	movne	r3, #1
 8004084:	2300      	moveq	r3, #0
 8004086:	b2db      	uxtb	r3, r3
}
 8004088:	4618      	mov	r0, r3
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	50004000 	.word	0x50004000

08004098 <XMC_SCU_WriteToRetentionMemory>:
}
#endif  

/* API to write into Retention memory in hibernate domain */
void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  uint32_t rmacr;
  
  /* Get the address right */  
  rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	041b      	lsls	r3, r3, #16
 80040a6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80040aa:	60fb      	str	r3, [r7, #12]
  
  /* Transfer from RMDATA to Retention memory */
  rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f043 0301 	orr.w	r3, r3, #1
 80040b2:	60fb      	str	r3, [r7, #12]
  
  /* Write desired data into RMDATA register */  
  SCU_GENERAL->RMDATA = data;
 80040b4:	4a0b      	ldr	r2, [pc, #44]	; (80040e4 <XMC_SCU_WriteToRetentionMemory+0x4c>)
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
  
  /* Write address & direction of transfer into RMACR register */  
  SCU_GENERAL->RMACR = rmacr;
 80040bc:	4a09      	ldr	r2, [pc, #36]	; (80040e4 <XMC_SCU_WriteToRetentionMemory+0x4c>)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
  
  /* Wait until the update of RMX register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 80040c4:	bf00      	nop
 80040c6:	4b07      	ldr	r3, [pc, #28]	; (80040e4 <XMC_SCU_WriteToRetentionMemory+0x4c>)
 80040c8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80040cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d1f8      	bne.n	80040c6 <XMC_SCU_WriteToRetentionMemory+0x2e>
  {
  }
}
 80040d4:	bf00      	nop
 80040d6:	bf00      	nop
 80040d8:	3714      	adds	r7, #20
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	50004000 	.word	0x50004000

080040e8 <XMC_SCU_ReadFromRetentionMemory>:

/* API to read from Retention memory in hibernate domain */
uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  uint32_t rmacr;

  /* Get the address right */  
  rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	041b      	lsls	r3, r3, #16
 80040f4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80040f8:	60fb      	str	r3, [r7, #12]
  
  /* Transfer from RMDATA to Retention memory */
  rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f023 0301 	bic.w	r3, r3, #1
 8004100:	60fb      	str	r3, [r7, #12]
  
  /* Writing an adress & direction of transfer into RMACR register */  
  SCU_GENERAL->RMACR = rmacr;
 8004102:	4a0a      	ldr	r2, [pc, #40]	; (800412c <XMC_SCU_ReadFromRetentionMemory+0x44>)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
  
  /* Wait until the update of RMX register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 800410a:	bf00      	nop
 800410c:	4b07      	ldr	r3, [pc, #28]	; (800412c <XMC_SCU_ReadFromRetentionMemory+0x44>)
 800410e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004112:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d1f8      	bne.n	800410c <XMC_SCU_ReadFromRetentionMemory+0x24>
  {
  }

  return (SCU_GENERAL->RMDATA);
 800411a:	4b04      	ldr	r3, [pc, #16]	; (800412c <XMC_SCU_ReadFromRetentionMemory+0x44>)
 800411c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
}
 8004120:	4618      	mov	r0, r3
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr
 800412c:	50004000 	.word	0x50004000

08004130 <XMC_SCU_CLOCK_Init>:

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 8004130:	b590      	push	{r4, r7, lr}
 8004132:	b085      	sub	sp, #20
 8004134:	af02      	add	r7, sp, #8
 8004136:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
                 (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                 (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 8004138:	2000      	movs	r0, #0
 800413a:	f000 faf1 	bl	8004720 <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 800413e:	f000 fd7f 	bl	8004c40 <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	79db      	ldrb	r3, [r3, #7]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00a      	beq.n	8004160 <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 800414a:	f000 ff77 	bl	800503c <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 800414e:	bf00      	nop
 8004150:	f000 ff62 	bl	8005018 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 8004154:	4603      	mov	r3, r0
 8004156:	f083 0301 	eor.w	r3, r3, #1
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1f7      	bne.n	8004150 <XMC_SCU_CLOCK_Init+0x20>
  }
  
  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	7a5b      	ldrb	r3, [r3, #9]
 8004164:	4618      	mov	r0, r3
 8004166:	f000 fb6f 	bl	8004848 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 800416a:	bf00      	nop
 800416c:	f7ff fdd8 	bl	8003d20 <XMC_SCU_GetMirrorStatus>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d1fa      	bne.n	800416c <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	7a1b      	ldrb	r3, [r3, #8]
 800417a:	4618      	mov	r0, r3
 800417c:	f000 fd0c 	bl	8004b98 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	7c1b      	ldrb	r3, [r3, #16]
 8004184:	4618      	mov	r0, r3
 8004186:	f000 fb7f 	bl	8004888 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	7c5b      	ldrb	r3, [r3, #17]
 800418e:	4618      	mov	r0, r3
 8004190:	f000 fba6 	bl	80048e0 <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	7c9b      	ldrb	r3, [r3, #18]
 8004198:	4618      	mov	r0, r3
 800419a:	f000 fb8b 	bl	80048b4 <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	7cdb      	ldrb	r3, [r3, #19]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f000 fbb2 	bl	800490c <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	799b      	ldrb	r3, [r3, #6]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d00a      	beq.n	80041c6 <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 80041b0:	f000 ffd8 	bl	8005164 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 80041b4:	bf00      	nop
 80041b6:	f000 fffd 	bl	80051b4 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 80041ba:	4603      	mov	r3, r0
 80041bc:	f083 0301 	eor.w	r3, r3, #1
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1f7      	bne.n	80041b6 <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	78db      	ldrb	r3, [r3, #3]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d102      	bne.n	80041d4 <XMC_SCU_CLOCK_Init+0xa4>
  {
    XMC_SCU_CLOCK_DisableSystemPll();
 80041ce:	f001 f855 	bl	800527c <XMC_SCU_CLOCK_DisableSystemPll>
 80041d2:	e011      	b.n	80041f8 <XMC_SCU_CLOCK_Init+0xc8>
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 80041d4:	f001 f840 	bl	8005258 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	8898      	ldrh	r0, [r3, #4]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	78d9      	ldrb	r1, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	785b      	ldrb	r3, [r3, #1]
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80041e4:	461a      	mov	r2, r3
                                 (uint32_t)config->syspll_config.n_div,
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	781b      	ldrb	r3, [r3, #0]
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80041ea:	461c      	mov	r4, r3
                                 (uint32_t)config->syspll_config.k_div);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	789b      	ldrb	r3, [r3, #2]
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	4623      	mov	r3, r4
 80041f4:	f001 f854 	bl	80052a0 <XMC_SCU_CLOCK_StartSystemPll>
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004200:	d103      	bne.n	800420a <XMC_SCU_CLOCK_Init+0xda>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 8004202:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004206:	f000 fa8b 	bl	8004720 <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 800420a:	f001 fe2f 	bl	8005e6c <SystemCoreClockUpdate>
}
 800420e:	bf00      	nop
 8004210:	370c      	adds	r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	bd90      	pop	{r4, r7, pc}
	...

08004218 <XMC_SCU_TRAP_Enable>:

/* API to enable a trap source */
void XMC_SCU_TRAP_Enable(const uint32_t trap)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 8004220:	4b06      	ldr	r3, [pc, #24]	; (800423c <XMC_SCU_TRAP_Enable+0x24>)
 8004222:	689a      	ldr	r2, [r3, #8]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	43db      	mvns	r3, r3
 8004228:	4904      	ldr	r1, [pc, #16]	; (800423c <XMC_SCU_TRAP_Enable+0x24>)
 800422a:	4013      	ands	r3, r2
 800422c:	608b      	str	r3, [r1, #8]
}
 800422e:	bf00      	nop
 8004230:	370c      	adds	r7, #12
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	50004160 	.word	0x50004160

08004240 <XMC_SCU_TRAP_Disable>:

/* API to disable a trap source */
void XMC_SCU_TRAP_Disable(const uint32_t trap)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 8004248:	4b05      	ldr	r3, [pc, #20]	; (8004260 <XMC_SCU_TRAP_Disable+0x20>)
 800424a:	689a      	ldr	r2, [r3, #8]
 800424c:	4904      	ldr	r1, [pc, #16]	; (8004260 <XMC_SCU_TRAP_Disable+0x20>)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	4313      	orrs	r3, r2
 8004252:	608b      	str	r3, [r1, #8]
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr
 8004260:	50004160 	.word	0x50004160

08004264 <XMC_SCU_TRAP_GetStatus>:

/* API to determine if a trap source has generated event */
uint32_t XMC_SCU_TRAP_GetStatus(void)
{
 8004264:	b480      	push	{r7}
 8004266:	af00      	add	r7, sp, #0
  return (SCU_TRAP->TRAPRAW);
 8004268:	4b03      	ldr	r3, [pc, #12]	; (8004278 <XMC_SCU_TRAP_GetStatus+0x14>)
 800426a:	685b      	ldr	r3, [r3, #4]
}
 800426c:	4618      	mov	r0, r3
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	50004160 	.word	0x50004160

0800427c <XMC_SCU_TRAP_Trigger>:

/* API to manually trigger a trap event */
void XMC_SCU_TRAP_Trigger(const uint32_t trap)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPSET = (uint32_t)trap;
 8004284:	4a04      	ldr	r2, [pc, #16]	; (8004298 <XMC_SCU_TRAP_Trigger+0x1c>)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6113      	str	r3, [r2, #16]
}
 800428a:	bf00      	nop
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	50004160 	.word	0x50004160

0800429c <XMC_SCU_TRAP_ClearStatus>:

/* API to clear a trap event */
void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPCLR = (uint32_t)trap;
 80042a4:	4a04      	ldr	r2, [pc, #16]	; (80042b8 <XMC_SCU_TRAP_ClearStatus+0x1c>)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	60d3      	str	r3, [r2, #12]
}
 80042aa:	bf00      	nop
 80042ac:	370c      	adds	r7, #12
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	50004160 	.word	0x50004160

080042bc <XMC_SCU_PARITY_ClearStatus>:

/* API to clear parity error event */
void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 80042c4:	4b05      	ldr	r3, [pc, #20]	; (80042dc <XMC_SCU_PARITY_ClearStatus+0x20>)
 80042c6:	695a      	ldr	r2, [r3, #20]
 80042c8:	4904      	ldr	r1, [pc, #16]	; (80042dc <XMC_SCU_PARITY_ClearStatus+0x20>)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	614b      	str	r3, [r1, #20]
}
 80042d0:	bf00      	nop
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	5000413c 	.word	0x5000413c

080042e0 <XMC_SCU_PARITY_GetStatus>:

/* API to determine if the specified parity error has occured or not */
uint32_t XMC_SCU_PARITY_GetStatus(void)
{
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
  return (SCU_PARITY->PEFLAG);
 80042e4:	4b03      	ldr	r3, [pc, #12]	; (80042f4 <XMC_SCU_PARITY_GetStatus+0x14>)
 80042e6:	695b      	ldr	r3, [r3, #20]
} 
 80042e8:	4618      	mov	r0, r3
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	5000413c 	.word	0x5000413c

080042f8 <XMC_SCU_PARITY_Enable>:

/* API to enable parity error checking for the selected on-chip RAM type */
void XMC_SCU_PARITY_Enable(const uint32_t memory)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PEEN |= (uint32_t)memory; 
 8004300:	4b05      	ldr	r3, [pc, #20]	; (8004318 <XMC_SCU_PARITY_Enable+0x20>)
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	4904      	ldr	r1, [pc, #16]	; (8004318 <XMC_SCU_PARITY_Enable+0x20>)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4313      	orrs	r3, r2
 800430a:	600b      	str	r3, [r1, #0]
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr
 8004318:	5000413c 	.word	0x5000413c

0800431c <XMC_SCU_PARITY_Disable>:

/* API to disable parity error checking for the selected on-chip RAM type */
void XMC_SCU_PARITY_Disable(const uint32_t memory)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PEEN &= (uint32_t)~memory; 
 8004324:	4b06      	ldr	r3, [pc, #24]	; (8004340 <XMC_SCU_PARITY_Disable+0x24>)
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	43db      	mvns	r3, r3
 800432c:	4904      	ldr	r1, [pc, #16]	; (8004340 <XMC_SCU_PARITY_Disable+0x24>)
 800432e:	4013      	ands	r3, r2
 8004330:	600b      	str	r3, [r1, #0]
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	5000413c 	.word	0x5000413c

08004344 <XMC_SCU_PARITY_EnableTrapGeneration>:

/* API to enable trap assertion for the parity error source */
void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PETE |= (uint32_t)memory; 
 800434c:	4b05      	ldr	r3, [pc, #20]	; (8004364 <XMC_SCU_PARITY_EnableTrapGeneration+0x20>)
 800434e:	689a      	ldr	r2, [r3, #8]
 8004350:	4904      	ldr	r1, [pc, #16]	; (8004364 <XMC_SCU_PARITY_EnableTrapGeneration+0x20>)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4313      	orrs	r3, r2
 8004356:	608b      	str	r3, [r1, #8]
}
 8004358:	bf00      	nop
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr
 8004364:	5000413c 	.word	0x5000413c

08004368 <XMC_SCU_PARITY_DisableTrapGeneration>:

/* API to disable the assertion of trap for the parity error source */
void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PETE &= (uint32_t)~memory; 
 8004370:	4b06      	ldr	r3, [pc, #24]	; (800438c <XMC_SCU_PARITY_DisableTrapGeneration+0x24>)
 8004372:	689a      	ldr	r2, [r3, #8]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	43db      	mvns	r3, r3
 8004378:	4904      	ldr	r1, [pc, #16]	; (800438c <XMC_SCU_PARITY_DisableTrapGeneration+0x24>)
 800437a:	4013      	ands	r3, r2
 800437c:	608b      	str	r3, [r1, #8]
}
 800437e:	bf00      	nop
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	5000413c 	.word	0x5000413c

08004390 <XMC_SCU_INTERRUPT_EnableNmiRequest>:

/* Enables a NMI source */
void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 8004398:	4b05      	ldr	r3, [pc, #20]	; (80043b0 <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 800439a:	695a      	ldr	r2, [r3, #20]
 800439c:	4904      	ldr	r1, [pc, #16]	; (80043b0 <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	614b      	str	r3, [r1, #20]
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr
 80043b0:	50004074 	.word	0x50004074

080043b4 <XMC_SCU_INTERRUPT_DisableNmiRequest>:

/* Disables a NMI source */
void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 80043bc:	4b06      	ldr	r3, [pc, #24]	; (80043d8 <XMC_SCU_INTERRUPT_DisableNmiRequest+0x24>)
 80043be:	695a      	ldr	r2, [r3, #20]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	43db      	mvns	r3, r3
 80043c4:	4904      	ldr	r1, [pc, #16]	; (80043d8 <XMC_SCU_INTERRUPT_DisableNmiRequest+0x24>)
 80043c6:	4013      	ands	r3, r2
 80043c8:	614b      	str	r3, [r1, #20]
}
 80043ca:	bf00      	nop
 80043cc:	370c      	adds	r7, #12
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	50004074 	.word	0x50004074

080043dc <XMC_SCU_RESET_AssertPeripheralReset>:

/* API to manually assert a reset request */
void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	0f1b      	lsrs	r3, r3, #28
 80043e8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80043f0:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	4613      	mov	r3, r2
 80043f6:	005b      	lsls	r3, r3, #1
 80043f8:	4413      	add	r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	461a      	mov	r2, r3
 80043fe:	4b05      	ldr	r3, [pc, #20]	; (8004414 <XMC_SCU_RESET_AssertPeripheralReset+0x38>)
 8004400:	4413      	add	r3, r2
 8004402:	68ba      	ldr	r2, [r7, #8]
 8004404:	601a      	str	r2, [r3, #0]
}
 8004406:	bf00      	nop
 8004408:	3714      	adds	r7, #20
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop
 8004414:	50004410 	.word	0x50004410

08004418 <XMC_SCU_RESET_DeassertPeripheralReset>:

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8004418:	b480      	push	{r7}
 800441a:	b085      	sub	sp, #20
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	0f1b      	lsrs	r3, r3, #28
 8004424:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800442c:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	4613      	mov	r3, r2
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	4413      	add	r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	461a      	mov	r2, r3
 800443a:	4b05      	ldr	r3, [pc, #20]	; (8004450 <XMC_SCU_RESET_DeassertPeripheralReset+0x38>)
 800443c:	4413      	add	r3, r2
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	601a      	str	r2, [r3, #0]
}
 8004442:	bf00      	nop
 8004444:	3714      	adds	r7, #20
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	50004414 	.word	0x50004414

08004454 <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8004454:	b480      	push	{r7}
 8004456:	b085      	sub	sp, #20
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	0f1b      	lsrs	r3, r3, #28
 8004460:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004468:	60bb      	str	r3, [r7, #8]

  return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	4613      	mov	r3, r2
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	4413      	add	r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	461a      	mov	r2, r3
 8004476:	4b08      	ldr	r3, [pc, #32]	; (8004498 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x44>)
 8004478:	4413      	add	r3, r2
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	4013      	ands	r3, r2
 8004480:	2b00      	cmp	r3, #0
 8004482:	bf14      	ite	ne
 8004484:	2301      	movne	r3, #1
 8004486:	2300      	moveq	r3, #0
 8004488:	b2db      	uxtb	r3, r3
}
 800448a:	4618      	mov	r0, r3
 800448c:	3714      	adds	r7, #20
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	5000440c 	.word	0x5000440c

0800449c <XMC_SCU_CLOCK_GetSystemPllClockFrequency>:

/*
 * API to retrieve frequency of System PLL output clock
 */
uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
  uint32_t clock_frequency;
  uint32_t p_div;
  uint32_t n_div;
  uint32_t k2_div;

  clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 80044a2:	f000 f839 	bl	8004518 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency>
 80044a6:	60f8      	str	r0, [r7, #12]
  if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 80044a8:	4b1a      	ldr	r3, [pc, #104]	; (8004514 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0301 	and.w	r3, r3, #1
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d009      	beq.n	80044c8 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x2c>
  {
    /* Prescalar mode - fOSC is the parent*/
    clock_frequency = (uint32_t)(clock_frequency / 
                      ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1UL));
 80044b4:	4b17      	ldr	r3, [pc, #92]	; (8004514 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044bc:	3301      	adds	r3, #1
    clock_frequency = (uint32_t)(clock_frequency / 
 80044be:	68fa      	ldr	r2, [r7, #12]
 80044c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c4:	60fb      	str	r3, [r7, #12]
 80044c6:	e01f      	b.n	8004508 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x6c>
  }
  else
  {
    p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1UL);
 80044c8:	4b12      	ldr	r3, [pc, #72]	; (8004514 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	0e1b      	lsrs	r3, r3, #24
 80044ce:	f003 030f 	and.w	r3, r3, #15
 80044d2:	3301      	adds	r3, #1
 80044d4:	60bb      	str	r3, [r7, #8]
    n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1UL);
 80044d6:	4b0f      	ldr	r3, [pc, #60]	; (8004514 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	0a1b      	lsrs	r3, r3, #8
 80044dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044e0:	3301      	adds	r3, #1
 80044e2:	607b      	str	r3, [r7, #4]
    k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1UL);
 80044e4:	4b0b      	ldr	r3, [pc, #44]	; (8004514 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	0c1b      	lsrs	r3, r3, #16
 80044ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80044ee:	3301      	adds	r3, #1
 80044f0:	603b      	str	r3, [r7, #0]
       
    clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	fb03 f202 	mul.w	r2, r3, r2
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	6839      	ldr	r1, [r7, #0]
 80044fe:	fb01 f303 	mul.w	r3, r1, r3
 8004502:	fbb2 f3f3 	udiv	r3, r2, r3
 8004506:	60fb      	str	r3, [r7, #12]
  }

  return (clock_frequency);
 8004508:	68fb      	ldr	r3, [r7, #12]
}
 800450a:	4618      	mov	r0, r3
 800450c:	3710      	adds	r7, #16
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	50004710 	.word	0x50004710

08004518 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency>:

/**
 * API to retrieve frequency of System PLL VCO input clock
 */
uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
  uint32_t clock_frequency;

  /* Prescalar mode - fOSC is the parent*/
  if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 800451e:	4b08      	ldr	r3, [pc, #32]	; (8004540 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x28>)
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	2b00      	cmp	r3, #0
 8004528:	d103      	bne.n	8004532 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x1a>
  {
    clock_frequency = OSCHP_GetFrequency();
 800452a:	f001 fd09 	bl	8005f40 <OSCHP_GetFrequency>
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	e001      	b.n	8004536 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x1e>
  }
  else
  {
    clock_frequency = OFI_FREQUENCY;
 8004532:	4b04      	ldr	r3, [pc, #16]	; (8004544 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x2c>)
 8004534:	607b      	str	r3, [r7, #4]
  }
  
  return (clock_frequency);
 8004536:	687b      	ldr	r3, [r7, #4]
}
 8004538:	4618      	mov	r0, r3
 800453a:	3708      	adds	r7, #8
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	50004710 	.word	0x50004710
 8004544:	016e3600 	.word	0x016e3600

08004548 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>:

/*
 * API to retrieve frequency of USB PLL output clock
 */
uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b084      	sub	sp, #16
 800454c:	af00      	add	r7, sp, #0
  uint32_t clock_frequency;
  uint32_t n_div;
  uint32_t p_div;
  
  clock_frequency = OSCHP_GetFrequency();
 800454e:	f001 fcf7 	bl	8005f40 <OSCHP_GetFrequency>
 8004552:	60f8      	str	r0, [r7, #12]
  if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 8004554:	4b10      	ldr	r3, [pc, #64]	; (8004598 <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x50>)
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	f003 0301 	and.w	r3, r3, #1
 800455c:	2b00      	cmp	r3, #0
 800455e:	d116      	bne.n	800458e <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x46>
  {
    /* Normal mode - fVCO is the parent*/
    n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_NDIV_Pos) + 1UL);
 8004560:	4b0d      	ldr	r3, [pc, #52]	; (8004598 <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x50>)
 8004562:	695b      	ldr	r3, [r3, #20]
 8004564:	0a1b      	lsrs	r3, r3, #8
 8004566:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800456a:	3301      	adds	r3, #1
 800456c:	60bb      	str	r3, [r7, #8]
    p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PDIV_Pos) + 1UL);
 800456e:	4b0a      	ldr	r3, [pc, #40]	; (8004598 <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x50>)
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	0e1b      	lsrs	r3, r3, #24
 8004574:	f003 030f 	and.w	r3, r3, #15
 8004578:	3301      	adds	r3, #1
 800457a:	607b      	str	r3, [r7, #4]
    clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	fb03 f202 	mul.w	r2, r3, r2
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	005b      	lsls	r3, r3, #1
 8004588:	fbb2 f3f3 	udiv	r3, r2, r3
 800458c:	60fb      	str	r3, [r7, #12]
  }
  return (clock_frequency);
 800458e:	68fb      	ldr	r3, [r7, #12]
}
 8004590:	4618      	mov	r0, r3
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}
 8004598:	50004710 	.word	0x50004710

0800459c <XMC_SCU_CLOCK_GetCcuClockFrequency>:

/*
 * API to retrieve frequency of CCU clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 80045a2:	2300      	movs	r3, #0
 80045a4:	607b      	str	r3, [r7, #4]
  frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 80045a6:	f7ff fb9b 	bl	8003ce0 <XMC_SCU_CLOCK_GetSystemClockFrequency>
 80045aa:	6078      	str	r0, [r7, #4]
  
  return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 80045ac:	4b05      	ldr	r3, [pc, #20]	; (80045c4 <XMC_SCU_CLOCK_GetCcuClockFrequency+0x28>)
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	f003 0301 	and.w	r3, r3, #1
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	fa22 f303 	lsr.w	r3, r2, r3
                                              SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3708      	adds	r7, #8
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	50004600 	.word	0x50004600

080045c8 <XMC_SCU_CLOCK_GetUsbClockFrequency>:

/*
 * API to retrieve USB and SDMMC clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 80045ce:	2300      	movs	r3, #0
 80045d0:	607b      	str	r3, [r7, #4]
  XMC_SCU_CLOCK_USBCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetUsbClockSource();
 80045d2:	f7ff fb59 	bl	8003c88 <XMC_SCU_CLOCK_GetUsbClockSource>
 80045d6:	6038      	str	r0, [r7, #0]

  if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045de:	d103      	bne.n	80045e8 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x20>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 80045e0:	f7ff ff5c 	bl	800449c <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 80045e4:	6078      	str	r0, [r7, #4]
 80045e6:	e005      	b.n	80045f4 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x2c>
  }
  else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d102      	bne.n	80045f4 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x2c>
  {
    frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 80045ee:	f7ff ffab 	bl	8004548 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>
 80045f2:	6078      	str	r0, [r7, #4]
  }
  else
  {
  }

  return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 80045f4:	4b05      	ldr	r3, [pc, #20]	; (800460c <XMC_SCU_CLOCK_GetUsbClockFrequency+0x44>)
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	f003 0307 	and.w	r3, r3, #7
                                   SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 80045fc:	3301      	adds	r3, #1
  return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004604:	4618      	mov	r0, r3
 8004606:	3708      	adds	r7, #8
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	50004600 	.word	0x50004600

08004610 <XMC_SCU_CLOCK_GetEbuClockFrequency>:
#if defined(EBU)
/*
 * API to retrieve EBU clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
  uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 8004616:	f7ff ff41 	bl	800449c <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 800461a:	6078      	str	r0, [r7, #4]
  
  return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 800461c:	4b05      	ldr	r3, [pc, #20]	; (8004634 <XMC_SCU_CLOCK_GetEbuClockFrequency+0x24>)
 800461e:	69db      	ldr	r3, [r3, #28]
 8004620:	f003 033f 	and.w	r3, r3, #63	; 0x3f
                                   SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 8004624:	3301      	adds	r3, #1
  return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800462c:	4618      	mov	r0, r3
 800462e:	3708      	adds	r7, #8
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	50004600 	.word	0x50004600

08004638 <XMC_SCU_CLOCK_GetWdtClockFrequency>:

/*
 * API to retrieve WDT clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 800463e:	2300      	movs	r3, #0
 8004640:	607b      	str	r3, [r7, #4]
  XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetWdtClockSource();
 8004642:	f7ff fb2f 	bl	8003ca4 <XMC_SCU_CLOCK_GetWdtClockSource>
 8004646:	6038      	str	r0, [r7, #0]

  if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800464e:	d103      	bne.n	8004658 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x20>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 8004650:	f7ff ff24 	bl	800449c <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 8004654:	6078      	str	r0, [r7, #4]
 8004656:	e00c      	b.n	8004672 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x3a>
  }
  else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d102      	bne.n	8004664 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x2c>
  {
    frequency = OFI_FREQUENCY;
 800465e:	4b0a      	ldr	r3, [pc, #40]	; (8004688 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x50>)
 8004660:	607b      	str	r3, [r7, #4]
 8004662:	e006      	b.n	8004672 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x3a>
  }
  else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800466a:	d102      	bne.n	8004672 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x3a>
  {
    frequency = OSI_FREQUENCY;
 800466c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004670:	607b      	str	r3, [r7, #4]
  else
  {

  }

  return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 8004672:	4b06      	ldr	r3, [pc, #24]	; (800468c <XMC_SCU_CLOCK_GetWdtClockFrequency+0x54>)
 8004674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004676:	b2db      	uxtb	r3, r3
                                    SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 8004678:	3301      	adds	r3, #1
  return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004680:	4618      	mov	r0, r3
 8004682:	3708      	adds	r7, #8
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	016e3600 	.word	0x016e3600
 800468c:	50004600 	.word	0x50004600

08004690 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency>:
/**
 * @brief API to retrieve EXTERNAL-OUT clock frequency
 * @retval Clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 8004696:	2300      	movs	r3, #0
 8004698:	607b      	str	r3, [r7, #4]
  XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();
 800469a:	f7ff fb11 	bl	8003cc0 <XMC_SCU_CLOCK_GetExternalOutputClockSource>
 800469e:	4603      	mov	r3, r0
 80046a0:	70fb      	strb	r3, [r7, #3]

  if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 80046a2:	78fb      	ldrb	r3, [r7, #3]
 80046a4:	2b03      	cmp	r3, #3
 80046a6:	d10d      	bne.n	80046c4 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x34>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 80046a8:	f7ff fef8 	bl	800449c <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 80046ac:	6078      	str	r0, [r7, #4]
    
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 80046ae:	4b13      	ldr	r3, [pc, #76]	; (80046fc <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x6c>)
 80046b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b2:	0c1b      	lsrs	r3, r3, #16
 80046b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 80046b8:	3301      	adds	r3, #1
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c0:	607b      	str	r3, [r7, #4]
 80046c2:	e016      	b.n	80046f2 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x62>
  }
  else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 80046c4:	78fb      	ldrb	r3, [r7, #3]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d103      	bne.n	80046d2 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x42>
  {
    frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 80046ca:	f7ff fb09 	bl	8003ce0 <XMC_SCU_CLOCK_GetSystemClockFrequency>
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	e00f      	b.n	80046f2 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x62>
  }
  else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 80046d2:	78fb      	ldrb	r3, [r7, #3]
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d10c      	bne.n	80046f2 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x62>
  {
    frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 80046d8:	f7ff ff36 	bl	8004548 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>
 80046dc:	6078      	str	r0, [r7, #4]
    
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 80046de:	4b07      	ldr	r3, [pc, #28]	; (80046fc <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x6c>)
 80046e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e2:	0c1b      	lsrs	r3, r3, #16
 80046e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 80046e8:	3301      	adds	r3, #1
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f0:	607b      	str	r3, [r7, #4]
  else
  {

  }

  return (frequency);
 80046f2:	687b      	ldr	r3, [r7, #4]
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3708      	adds	r7, #8
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	50004600 	.word	0x50004600

08004700 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8004704:	f7ff fb00 	bl	8003d08 <XMC_SCU_CLOCK_GetCpuClockFrequency>
 8004708:	4602      	mov	r2, r0
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 800470a:	4b04      	ldr	r3, [pc, #16]	; (800471c <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	f003 0301 	and.w	r3, r3, #1
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8004712:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004716:	4618      	mov	r0, r3
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	50004600 	.word	0x50004600

08004720 <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 8004728:	4b06      	ldr	r3, [pc, #24]	; (8004744 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004730:	4904      	ldr	r1, [pc, #16]	; (8004744 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4313      	orrs	r3, r2
 8004736:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 8004738:	bf00      	nop
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr
 8004744:	50004600 	.word	0x50004600

08004748 <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 8004750:	4b06      	ldr	r3, [pc, #24]	; (800476c <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004758:	4904      	ldr	r1, [pc, #16]	; (800476c <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4313      	orrs	r3, r2
 800475e:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	50004600 	.word	0x50004600

08004770 <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 8004778:	4b06      	ldr	r3, [pc, #24]	; (8004794 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 800477a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004780:	4904      	ldr	r1, [pc, #16]	; (8004794 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4313      	orrs	r3, r2
 8004786:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr
 8004794:	50004600 	.word	0x50004600

08004798 <XMC_SCU_CLOCK_SetExternalOutputClockSource>:

/* API to select fEXT */
void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	4603      	mov	r3, r0
 80047a0:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 80047a2:	4b07      	ldr	r3, [pc, #28]	; (80047c0 <XMC_SCU_CLOCK_SetExternalOutputClockSource+0x28>)
 80047a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a6:	f023 0203 	bic.w	r2, r3, #3
                      ((uint32_t)source);
 80047aa:	79fb      	ldrb	r3, [r7, #7]
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 80047ac:	4904      	ldr	r1, [pc, #16]	; (80047c0 <XMC_SCU_CLOCK_SetExternalOutputClockSource+0x28>)
 80047ae:	4313      	orrs	r3, r2
 80047b0:	628b      	str	r3, [r1, #40]	; 0x28
}
 80047b2:	bf00      	nop
 80047b4:	370c      	adds	r7, #12
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr
 80047be:	bf00      	nop
 80047c0:	50004600 	.word	0x50004600

080047c4 <XMC_SCU_CLOCK_SetSystemPllClockSource>:

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	4603      	mov	r3, r0
 80047cc:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 80047ce:	88fb      	ldrh	r3, [r7, #6]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d108      	bne.n	80047e6 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80047d4:	4b0b      	ldr	r3, [pc, #44]	; (8004804 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	4a0a      	ldr	r2, [pc, #40]	; (8004804 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 80047da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047de:	f023 0301 	bic.w	r3, r3, #1
 80047e2:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
  }
}
 80047e4:	e007      	b.n	80047f6 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80047e6:	4b07      	ldr	r3, [pc, #28]	; (8004804 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	4a06      	ldr	r2, [pc, #24]	; (8004804 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 80047ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047f0:	f043 0301 	orr.w	r3, r3, #1
 80047f4:	60d3      	str	r3, [r2, #12]
}
 80047f6:	bf00      	nop
 80047f8:	370c      	adds	r7, #12
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr
 8004802:	bf00      	nop
 8004804:	50004710 	.word	0x50004710

08004808 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{ 
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	4603      	mov	r3, r0
 8004810:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004812:	bf00      	nop
 8004814:	4b0a      	ldr	r3, [pc, #40]	; (8004840 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8004816:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800481a:	f003 0308 	and.w	r3, r3, #8
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1f8      	bne.n	8004814 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8004822:	4b08      	ldr	r3, [pc, #32]	; (8004844 <XMC_SCU_HIB_SetRtcClockSource+0x3c>)
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 800482a:	79fb      	ldrb	r3, [r7, #7]
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 800482c:	4905      	ldr	r1, [pc, #20]	; (8004844 <XMC_SCU_HIB_SetRtcClockSource+0x3c>)
 800482e:	4313      	orrs	r3, r2
 8004830:	60cb      	str	r3, [r1, #12]
}
 8004832:	bf00      	nop
 8004834:	370c      	adds	r7, #12
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	50004000 	.word	0x50004000
 8004844:	50004300 	.word	0x50004300

08004848 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
 800484e:	4603      	mov	r3, r0
 8004850:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004852:	bf00      	nop
 8004854:	4b0a      	ldr	r3, [pc, #40]	; (8004880 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8004856:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800485a:	f003 0308 	and.w	r3, r3, #8
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1f8      	bne.n	8004854 <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8004862:	4b08      	ldr	r3, [pc, #32]	; (8004884 <XMC_SCU_HIB_SetStandbyClockSource+0x3c>)
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 800486a:	79fb      	ldrb	r3, [r7, #7]
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 800486c:	4905      	ldr	r1, [pc, #20]	; (8004884 <XMC_SCU_HIB_SetStandbyClockSource+0x3c>)
 800486e:	4313      	orrs	r3, r2
 8004870:	60cb      	str	r3, [r1, #12]
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	50004000 	.word	0x50004000
 8004884:	50004300 	.word	0x50004300

08004888 <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8004890:	4b07      	ldr	r3, [pc, #28]	; (80048b0 <XMC_SCU_CLOCK_SetSystemClockDivider+0x28>)
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	3b01      	subs	r3, #1
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800489c:	4904      	ldr	r1, [pc, #16]	; (80048b0 <XMC_SCU_CLOCK_SetSystemClockDivider+0x28>)
 800489e:	4313      	orrs	r3, r2
 80048a0:	60cb      	str	r3, [r1, #12]
}
 80048a2:	bf00      	nop
 80048a4:	370c      	adds	r7, #12
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	50004600 	.word	0x50004600

080048b4 <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 80048bc:	4b07      	ldr	r3, [pc, #28]	; (80048dc <XMC_SCU_CLOCK_SetCcuClockDivider+0x28>)
 80048be:	6a1b      	ldr	r3, [r3, #32]
 80048c0:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	3b01      	subs	r3, #1
  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 80048c8:	4904      	ldr	r1, [pc, #16]	; (80048dc <XMC_SCU_CLOCK_SetCcuClockDivider+0x28>)
 80048ca:	4313      	orrs	r3, r2
 80048cc:	620b      	str	r3, [r1, #32]
}
 80048ce:	bf00      	nop
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	50004600 	.word	0x50004600

080048e0 <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80048e8:	4b07      	ldr	r3, [pc, #28]	; (8004908 <XMC_SCU_CLOCK_SetCpuClockDivider+0x28>)
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	3b01      	subs	r3, #1
  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80048f4:	4904      	ldr	r1, [pc, #16]	; (8004908 <XMC_SCU_CLOCK_SetCpuClockDivider+0x28>)
 80048f6:	4313      	orrs	r3, r2
 80048f8:	610b      	str	r3, [r1, #16]
}
 80048fa:	bf00      	nop
 80048fc:	370c      	adds	r7, #12
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	50004600 	.word	0x50004600

0800490c <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8004914:	4b07      	ldr	r3, [pc, #28]	; (8004934 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x28>)
 8004916:	695b      	ldr	r3, [r3, #20]
 8004918:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	3b01      	subs	r3, #1
  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8004920:	4904      	ldr	r1, [pc, #16]	; (8004934 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x28>)
 8004922:	4313      	orrs	r3, r2
 8004924:	614b      	str	r3, [r1, #20]
}
 8004926:	bf00      	nop
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	50004600 	.word	0x50004600

08004938 <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8004940:	4b07      	ldr	r3, [pc, #28]	; (8004960 <XMC_SCU_CLOCK_SetUsbClockDivider+0x28>)
 8004942:	699b      	ldr	r3, [r3, #24]
 8004944:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	3b01      	subs	r3, #1
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 800494c:	4904      	ldr	r1, [pc, #16]	; (8004960 <XMC_SCU_CLOCK_SetUsbClockDivider+0x28>)
 800494e:	4313      	orrs	r3, r2
 8004950:	618b      	str	r3, [r1, #24]
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	50004600 	.word	0x50004600

08004964 <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 800496c:	4b07      	ldr	r3, [pc, #28]	; (800498c <XMC_SCU_CLOCK_SetEbuClockDivider+0x28>)
 800496e:	69db      	ldr	r3, [r3, #28]
 8004970:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	3b01      	subs	r3, #1
  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8004978:	4904      	ldr	r1, [pc, #16]	; (800498c <XMC_SCU_CLOCK_SetEbuClockDivider+0x28>)
 800497a:	4313      	orrs	r3, r2
 800497c:	61cb      	str	r3, [r1, #28]
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	50004600 	.word	0x50004600

08004990 <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8004998:	4b07      	ldr	r3, [pc, #28]	; (80049b8 <XMC_SCU_CLOCK_SetWdtClockDivider+0x28>)
 800499a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	3b01      	subs	r3, #1
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 80049a4:	4904      	ldr	r1, [pc, #16]	; (80049b8 <XMC_SCU_CLOCK_SetWdtClockDivider+0x28>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	624b      	str	r3, [r1, #36]	; 0x24
}
 80049aa:	bf00      	nop
 80049ac:	370c      	adds	r7, #12
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	50004600 	.word	0x50004600

080049bc <XMC_SCU_CLOCK_SetExternalOutputClockDivider>:

/* API to program the divider placed between fext and its parent */
void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );

  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 80049c4:	4b08      	ldr	r3, [pc, #32]	; (80049e8 <XMC_SCU_CLOCK_SetExternalOutputClockDivider+0x2c>)
 80049c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c8:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80049cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	3a01      	subs	r2, #1
 80049d4:	0412      	lsls	r2, r2, #16
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 80049d6:	4904      	ldr	r1, [pc, #16]	; (80049e8 <XMC_SCU_CLOCK_SetExternalOutputClockDivider+0x2c>)
 80049d8:	4313      	orrs	r3, r2
 80049da:	628b      	str	r3, [r1, #40]	; 0x28
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr
 80049e8:	50004600 	.word	0x50004600

080049ec <XMC_SCU_CLOCK_EnableClock>:
}
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	4603      	mov	r3, r0
 80049f4:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 80049f6:	4a04      	ldr	r2, [pc, #16]	; (8004a08 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 80049f8:	79fb      	ldrb	r3, [r7, #7]
 80049fa:	6053      	str	r3, [r2, #4]
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr
 8004a08:	50004600 	.word	0x50004600

08004a0c <XMC_SCU_CLOCK_DisableClock>:

/* API to disable a given module clock */
void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	4603      	mov	r3, r0
 8004a14:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKCLR = ((uint32_t)clock);
 8004a16:	4a04      	ldr	r2, [pc, #16]	; (8004a28 <XMC_SCU_CLOCK_DisableClock+0x1c>)
 8004a18:	79fb      	ldrb	r3, [r7, #7]
 8004a1a:	6093      	str	r3, [r2, #8]
}
 8004a1c:	bf00      	nop
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr
 8004a28:	50004600 	.word	0x50004600

08004a2c <XMC_SCU_CLOCK_IsClockEnabled>:

/* API to determine if module clock of the given peripheral is enabled */
bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	4603      	mov	r3, r0
 8004a34:	71fb      	strb	r3, [r7, #7]
  return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 8004a36:	4b07      	ldr	r3, [pc, #28]	; (8004a54 <XMC_SCU_CLOCK_IsClockEnabled+0x28>)
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	79fb      	ldrb	r3, [r7, #7]
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	bf14      	ite	ne
 8004a42:	2301      	movne	r3, #1
 8004a44:	2300      	moveq	r3, #0
 8004a46:	b2db      	uxtb	r3, r3
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr
 8004a54:	50004600 	.word	0x50004600

08004a58 <XMC_SCU_POWER_GetEVR13Voltage>:
  return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
}
#endif

float XMC_SCU_POWER_GetEVR13Voltage(void)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	af00      	add	r7, sp, #0
  return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 8004a5c:	4b08      	ldr	r3, [pc, #32]	; (8004a80 <XMC_SCU_POWER_GetEVR13Voltage+0x28>)
 8004a5e:	695b      	ldr	r3, [r3, #20]
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	ee07 3a90 	vmov	s15, r3
 8004a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a6a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004a84 <XMC_SCU_POWER_GetEVR13Voltage+0x2c>
 8004a6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a72:	ee17 3a90 	vmov	r3, s15
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr
 8004a80:	50004200 	.word	0x50004200
 8004a84:	3bbe0ded 	.word	0x3bbe0ded

08004a88 <XMC_SCU_POWER_GetEVR33Voltage>:

float XMC_SCU_POWER_GetEVR33Voltage(void)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	af00      	add	r7, sp, #0
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
 8004a8c:	4b09      	ldr	r3, [pc, #36]	; (8004ab4 <XMC_SCU_POWER_GetEVR33Voltage+0x2c>)
 8004a8e:	695b      	ldr	r3, [r3, #20]
 8004a90:	0a1b      	lsrs	r3, r3, #8
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	ee07 3a90 	vmov	s15, r3
 8004a98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a9c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8004ab8 <XMC_SCU_POWER_GetEVR33Voltage+0x30>
 8004aa0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004aa4:	ee17 3a90 	vmov	r3, s15
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr
 8004ab2:	bf00      	nop
 8004ab4:	50004200 	.word	0x50004200
 8004ab8:	3cb851ec 	.word	0x3cb851ec

08004abc <XMC_SCU_CLOCK_EnableUsbPll>:

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8004ac0:	4b06      	ldr	r3, [pc, #24]	; (8004adc <XMC_SCU_CLOCK_EnableUsbPll+0x20>)
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	4a05      	ldr	r2, [pc, #20]	; (8004adc <XMC_SCU_CLOCK_EnableUsbPll+0x20>)
 8004ac6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aca:	f023 0302 	bic.w	r3, r3, #2
 8004ace:	6153      	str	r3, [r2, #20]
}
 8004ad0:	bf00      	nop
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
 8004ada:	bf00      	nop
 8004adc:	50004710 	.word	0x50004710

08004ae0 <XMC_SCU_CLOCK_DisableUsbPll>:

/* API to disable USB PLL for USB clock */
void XMC_SCU_CLOCK_DisableUsbPll(void)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8004ae4:	4b06      	ldr	r3, [pc, #24]	; (8004b00 <XMC_SCU_CLOCK_DisableUsbPll+0x20>)
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	4a05      	ldr	r2, [pc, #20]	; (8004b00 <XMC_SCU_CLOCK_DisableUsbPll+0x20>)
 8004aea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aee:	f043 0302 	orr.w	r3, r3, #2
 8004af2:	6153      	str	r3, [r2, #20]
}
 8004af4:	bf00      	nop
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	50004710 	.word	0x50004710

08004b04 <XMC_SCU_CLOCK_StartUsbPll>:

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8004b0e:	4b1a      	ldr	r3, [pc, #104]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b10:	695b      	ldr	r3, [r3, #20]
 8004b12:	4a19      	ldr	r2, [pc, #100]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b14:	f043 0301 	orr.w	r3, r3, #1
 8004b18:	6153      	str	r3, [r2, #20]

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8004b1a:	4b17      	ldr	r3, [pc, #92]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	4a16      	ldr	r2, [pc, #88]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b20:	f043 0310 	orr.w	r3, r3, #16
 8004b24:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	021a      	lsls	r2, r3, #8
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	061b      	lsls	r3, r3, #24
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8004b32:	4911      	ldr	r1, [pc, #68]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b34:	4313      	orrs	r3, r2
 8004b36:	614b      	str	r3, [r1, #20]

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8004b38:	4b0f      	ldr	r3, [pc, #60]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b3a:	695b      	ldr	r3, [r3, #20]
 8004b3c:	4a0e      	ldr	r2, [pc, #56]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b42:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8004b44:	4b0c      	ldr	r3, [pc, #48]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b46:	695b      	ldr	r3, [r3, #20]
 8004b48:	4a0b      	ldr	r2, [pc, #44]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b4a:	f023 0310 	bic.w	r3, r3, #16
 8004b4e:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8004b50:	4b09      	ldr	r3, [pc, #36]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b52:	695b      	ldr	r3, [r3, #20]
 8004b54:	4a08      	ldr	r2, [pc, #32]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b5a:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8004b5c:	bf00      	nop
 8004b5e:	4b06      	ldr	r3, [pc, #24]	; (8004b78 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	f003 0304 	and.w	r3, r3, #4
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d0f9      	beq.n	8004b5e <XMC_SCU_CLOCK_StartUsbPll+0x5a>
  {
    /* wait for PLL Lock */
  }

}
 8004b6a:	bf00      	nop
 8004b6c:	bf00      	nop
 8004b6e:	370c      	adds	r7, #12
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr
 8004b78:	50004710 	.word	0x50004710

08004b7c <XMC_SCU_CLOCK_StopUsbPll>:

/* API to disable USB PLL operation */
void XMC_SCU_CLOCK_StopUsbPll(void)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 8004b80:	4b03      	ldr	r3, [pc, #12]	; (8004b90 <XMC_SCU_CLOCK_StopUsbPll+0x14>)
 8004b82:	4a04      	ldr	r2, [pc, #16]	; (8004b94 <XMC_SCU_CLOCK_StopUsbPll+0x18>)
 8004b84:	615a      	str	r2, [r3, #20]
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}
 8004b86:	bf00      	nop
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr
 8004b90:	50004710 	.word	0x50004710
 8004b94:	00010003 	.word	0x00010003

08004b98 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8004ba2:	4b0f      	ldr	r3, [pc, #60]	; (8004be0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	4a0e      	ldr	r2, [pc, #56]	; (8004be0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8004ba8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bac:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8004bae:	79fb      	ldrb	r3, [r7, #7]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d10e      	bne.n	8004bd2 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8004bb4:	4b0a      	ldr	r3, [pc, #40]	; (8004be0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	4a09      	ldr	r2, [pc, #36]	; (8004be0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8004bba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004bbe:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8004bc0:	2064      	movs	r0, #100	; 0x64
 8004bc2:	f7ff f8b9 	bl	8003d38 <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8004bc6:	4b06      	ldr	r3, [pc, #24]	; (8004be0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	4a05      	ldr	r2, [pc, #20]	; (8004be0 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8004bcc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004bd0:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 8004bd2:	2064      	movs	r0, #100	; 0x64
 8004bd4:	f7ff f8b0 	bl	8003d38 <XMC_SCU_lDelay>
}
 8004bd8:	bf00      	nop
 8004bda:	3708      	adds	r7, #8
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	50004710 	.word	0x50004710

08004be4 <XMC_SCU_POWER_EnableUsb>:



/* API to enable USB Phy and comparator */
void XMC_SCU_POWER_EnableUsb(void)
{
 8004be4:	b480      	push	{r7}
 8004be6:	af00      	add	r7, sp, #0
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 8004be8:	4b04      	ldr	r3, [pc, #16]	; (8004bfc <XMC_SCU_POWER_EnableUsb+0x18>)
 8004bea:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004bee:	605a      	str	r2, [r3, #4]
#else
  SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
#endif
}
 8004bf0:	bf00      	nop
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr
 8004bfa:	bf00      	nop
 8004bfc:	50004200 	.word	0x50004200

08004c00 <XMC_SCU_POWER_DisableUsb>:

/* API to power down USB Phy and comparator */
void XMC_SCU_POWER_DisableUsb(void)
{
 8004c00:	b480      	push	{r7}
 8004c02:	af00      	add	r7, sp, #0
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 8004c04:	4b04      	ldr	r3, [pc, #16]	; (8004c18 <XMC_SCU_POWER_DisableUsb+0x18>)
 8004c06:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004c0a:	609a      	str	r2, [r3, #8]
#else
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
#endif    
}
 8004c0c:	bf00      	nop
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	50004200 	.word	0x50004200

08004c1c <XMC_SCU_CLOCK_IsUsbPllLocked>:

/* API to check USB PLL is locked or not */
bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	af00      	add	r7, sp, #0
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 8004c20:	4b06      	ldr	r3, [pc, #24]	; (8004c3c <XMC_SCU_CLOCK_IsUsbPllLocked+0x20>)
 8004c22:	691b      	ldr	r3, [r3, #16]
 8004c24:	f003 0304 	and.w	r3, r3, #4
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	bf14      	ite	ne
 8004c2c:	2301      	movne	r3, #1
 8004c2e:	2300      	moveq	r3, #0
 8004c30:	b2db      	uxtb	r3, r3
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr
 8004c3c:	50004710 	.word	0x50004710

08004c40 <XMC_SCU_HIB_EnableHibernateDomain>:

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 8004c40:	b480      	push	{r7}
 8004c42:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8004c44:	4b12      	ldr	r3, [pc, #72]	; (8004c90 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0301 	and.w	r3, r3, #1
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d109      	bne.n	8004c64 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8004c50:	4b0f      	ldr	r3, [pc, #60]	; (8004c90 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8004c52:	2201      	movs	r2, #1
 8004c54:	605a      	str	r2, [r3, #4]
    
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8004c56:	bf00      	nop
 8004c58:	4b0d      	ldr	r3, [pc, #52]	; (8004c90 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0301 	and.w	r3, r3, #1
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d0f9      	beq.n	8004c58 <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }    
  }
  
  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8004c64:	4b0b      	ldr	r3, [pc, #44]	; (8004c94 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d00a      	beq.n	8004c86 <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8004c70:	4b08      	ldr	r3, [pc, #32]	; (8004c94 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8004c72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c76:	609a      	str	r2, [r3, #8]
    while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8004c78:	bf00      	nop
 8004c7a:	4b06      	ldr	r3, [pc, #24]	; (8004c94 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1f9      	bne.n	8004c7a <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8004c86:	bf00      	nop
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr
 8004c90:	50004200 	.word	0x50004200
 8004c94:	50004400 	.word	0x50004400

08004c98 <XMC_SCU_HIB_DisableHibernateDomain>:

/* API to power down the hibernation domain */
void XMC_SCU_HIB_DisableHibernateDomain(void)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	af00      	add	r7, sp, #0
  /* Disable hibernate domain */   
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 8004c9c:	4b05      	ldr	r3, [pc, #20]	; (8004cb4 <XMC_SCU_HIB_DisableHibernateDomain+0x1c>)
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	609a      	str	r2, [r3, #8]
  /* Reset of hibernate domain reset */  
  SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 8004ca2:	4b05      	ldr	r3, [pc, #20]	; (8004cb8 <XMC_SCU_HIB_DisableHibernateDomain+0x20>)
 8004ca4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ca8:	605a      	str	r2, [r3, #4]
}
 8004caa:	bf00      	nop
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr
 8004cb4:	50004200 	.word	0x50004200
 8004cb8:	50004400 	.word	0x50004400

08004cbc <XMC_SCU_HIB_IsHibernateDomainEnabled>:

/* API to check the hibernation domain is enabled or not */
bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 8004cc0:	4b0b      	ldr	r3, [pc, #44]	; (8004cf0 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x34>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0301 	and.w	r3, r3, #1
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d007      	beq.n	8004cdc <XMC_SCU_HIB_IsHibernateDomainEnabled+0x20>
          !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 8004ccc:	4b09      	ldr	r3, [pc, #36]	; (8004cf4 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x38>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d101      	bne.n	8004cdc <XMC_SCU_HIB_IsHibernateDomainEnabled+0x20>
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e000      	b.n	8004cde <XMC_SCU_HIB_IsHibernateDomainEnabled+0x22>
 8004cdc:	2300      	movs	r3, #0
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	b2db      	uxtb	r3, r3
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	50004200 	.word	0x50004200
 8004cf4:	50004400 	.word	0x50004400

08004cf8 <XMC_SCU_HIB_EnableInternalSlowClock>:

/* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
void XMC_SCU_HIB_EnableInternalSlowClock(void)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 8004cfc:	bf00      	nop
 8004cfe:	4b09      	ldr	r3, [pc, #36]	; (8004d24 <XMC_SCU_HIB_EnableInternalSlowClock+0x2c>)
 8004d00:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004d04:	f003 0320 	and.w	r3, r3, #32
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d1f8      	bne.n	8004cfe <XMC_SCU_HIB_EnableInternalSlowClock+0x6>
  {
    /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 8004d0c:	4b06      	ldr	r3, [pc, #24]	; (8004d28 <XMC_SCU_HIB_EnableInternalSlowClock+0x30>)
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	4a05      	ldr	r2, [pc, #20]	; (8004d28 <XMC_SCU_HIB_EnableInternalSlowClock+0x30>)
 8004d12:	f023 0301 	bic.w	r3, r3, #1
 8004d16:	6153      	str	r3, [r2, #20]
}
 8004d18:	bf00      	nop
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	50004000 	.word	0x50004000
 8004d28:	50004300 	.word	0x50004300

08004d2c <XMC_SCU_HIB_DisableInternalSlowClock>:

/* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
void XMC_SCU_HIB_DisableInternalSlowClock(void)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 8004d30:	bf00      	nop
 8004d32:	4b09      	ldr	r3, [pc, #36]	; (8004d58 <XMC_SCU_HIB_DisableInternalSlowClock+0x2c>)
 8004d34:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004d38:	f003 0320 	and.w	r3, r3, #32
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1f8      	bne.n	8004d32 <XMC_SCU_HIB_DisableInternalSlowClock+0x6>
  {
    /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 8004d40:	4b06      	ldr	r3, [pc, #24]	; (8004d5c <XMC_SCU_HIB_DisableInternalSlowClock+0x30>)
 8004d42:	695b      	ldr	r3, [r3, #20]
 8004d44:	4a05      	ldr	r2, [pc, #20]	; (8004d5c <XMC_SCU_HIB_DisableInternalSlowClock+0x30>)
 8004d46:	f043 0301 	orr.w	r3, r3, #1
 8004d4a:	6153      	str	r3, [r2, #20]
}
 8004d4c:	bf00      	nop
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	50004000 	.word	0x50004000
 8004d5c:	50004300 	.word	0x50004300

08004d60 <XMC_SCU_HIB_ClearEventStatus>:

void XMC_SCU_HIB_ClearEventStatus(int32_t event)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 8004d68:	bf00      	nop
 8004d6a:	4b08      	ldr	r3, [pc, #32]	; (8004d8c <XMC_SCU_HIB_ClearEventStatus+0x2c>)
 8004d6c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d1f8      	bne.n	8004d6a <XMC_SCU_HIB_ClearEventStatus+0xa>
  {
    /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->HDCLR = event;
 8004d78:	4a05      	ldr	r2, [pc, #20]	; (8004d90 <XMC_SCU_HIB_ClearEventStatus+0x30>)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6053      	str	r3, [r2, #4]
}
 8004d7e:	bf00      	nop
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	50004000 	.word	0x50004000
 8004d90:	50004300 	.word	0x50004300

08004d94 <XMC_SCU_HIB_TriggerEvent>:

void XMC_SCU_HIB_TriggerEvent(int32_t event)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 8004d9c:	bf00      	nop
 8004d9e:	4b08      	ldr	r3, [pc, #32]	; (8004dc0 <XMC_SCU_HIB_TriggerEvent+0x2c>)
 8004da0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004da4:	f003 0304 	and.w	r3, r3, #4
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1f8      	bne.n	8004d9e <XMC_SCU_HIB_TriggerEvent+0xa>
  {
    /* Wait until HDSET register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDSET = event;
 8004dac:	4a05      	ldr	r2, [pc, #20]	; (8004dc4 <XMC_SCU_HIB_TriggerEvent+0x30>)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6093      	str	r3, [r2, #8]
}
 8004db2:	bf00      	nop
 8004db4:	370c      	adds	r7, #12
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	50004000 	.word	0x50004000
 8004dc4:	50004300 	.word	0x50004300

08004dc8 <XMC_SCU_HIB_EnableEvent>:

void XMC_SCU_HIB_EnableEvent(int32_t event)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE);
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE);
#endif
#endif

  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004dd0:	bf00      	nop
 8004dd2:	4b09      	ldr	r3, [pc, #36]	; (8004df8 <XMC_SCU_HIB_EnableEvent+0x30>)
 8004dd4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004dd8:	f003 0308 	and.w	r3, r3, #8
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1f8      	bne.n	8004dd2 <XMC_SCU_HIB_EnableEvent+0xa>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR |= event;
 8004de0:	4b06      	ldr	r3, [pc, #24]	; (8004dfc <XMC_SCU_HIB_EnableEvent+0x34>)
 8004de2:	68da      	ldr	r2, [r3, #12]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4905      	ldr	r1, [pc, #20]	; (8004dfc <XMC_SCU_HIB_EnableEvent+0x34>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	60cb      	str	r3, [r1, #12]
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr
 8004df8:	50004000 	.word	0x50004000
 8004dfc:	50004300 	.word	0x50004300

08004e00 <XMC_SCU_HIB_DisableEvent>:

void XMC_SCU_HIB_DisableEvent(int32_t event)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE);
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE);
#endif
#endif

  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004e08:	bf00      	nop
 8004e0a:	4b0a      	ldr	r3, [pc, #40]	; (8004e34 <XMC_SCU_HIB_DisableEvent+0x34>)
 8004e0c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004e10:	f003 0308 	and.w	r3, r3, #8
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d1f8      	bne.n	8004e0a <XMC_SCU_HIB_DisableEvent+0xa>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR &= ~event;
 8004e18:	4b07      	ldr	r3, [pc, #28]	; (8004e38 <XMC_SCU_HIB_DisableEvent+0x38>)
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	43d2      	mvns	r2, r2
 8004e20:	4611      	mov	r1, r2
 8004e22:	4a05      	ldr	r2, [pc, #20]	; (8004e38 <XMC_SCU_HIB_DisableEvent+0x38>)
 8004e24:	400b      	ands	r3, r1
 8004e26:	60d3      	str	r3, [r2, #12]
}
 8004e28:	bf00      	nop
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr
 8004e34:	50004000 	.word	0x50004000
 8004e38:	50004300 	.word	0x50004300

08004e3c <XMC_SCU_HIB_EnterHibernateState>:

void XMC_SCU_HIB_EnterHibernateState(void) 
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004e40:	bf00      	nop
 8004e42:	4b09      	ldr	r3, [pc, #36]	; (8004e68 <XMC_SCU_HIB_EnterHibernateState+0x2c>)
 8004e44:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004e48:	f003 0308 	and.w	r3, r3, #8
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d1f8      	bne.n	8004e42 <XMC_SCU_HIB_EnterHibernateState+0x6>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 8004e50:	4b06      	ldr	r3, [pc, #24]	; (8004e6c <XMC_SCU_HIB_EnterHibernateState+0x30>)
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	4a05      	ldr	r2, [pc, #20]	; (8004e6c <XMC_SCU_HIB_EnterHibernateState+0x30>)
 8004e56:	f043 0310 	orr.w	r3, r3, #16
 8004e5a:	60d3      	str	r3, [r2, #12]
}
 8004e5c:	bf00      	nop
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	50004000 	.word	0x50004000
 8004e6c:	50004300 	.word	0x50004300

08004e70 <XMC_SCU_HIB_EnterHibernateStateEx>:

void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	4603      	mov	r3, r0
 8004e78:	71fb      	strb	r3, [r7, #7]
  if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 8004e7a:	79fb      	ldrb	r3, [r7, #7]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d101      	bne.n	8004e84 <XMC_SCU_HIB_EnterHibernateStateEx+0x14>
  {
    XMC_SCU_HIB_EnterHibernateState();
 8004e80:	f7ff ffdc 	bl	8004e3c <XMC_SCU_HIB_EnterHibernateState>
      /* Wait until HDCR register in hibernate domain is ready to accept a write */
    }
    SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
  }
#endif
}
 8004e84:	bf00      	nop
 8004e86:	3708      	adds	r7, #8
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <XMC_SCU_HIB_SetWakeupTriggerInput>:

void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	4603      	mov	r3, r0
 8004e94:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004e96:	bf00      	nop
 8004e98:	4b0e      	ldr	r3, [pc, #56]	; (8004ed4 <XMC_SCU_HIB_SetWakeupTriggerInput+0x48>)
 8004e9a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004e9e:	f003 0308 	and.w	r3, r3, #8
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1f8      	bne.n	8004e98 <XMC_SCU_HIB_SetWakeupTriggerInput+0xc>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }

  if (pin == XMC_SCU_HIB_IO_0)
 8004ea6:	79fb      	ldrb	r3, [r7, #7]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d106      	bne.n	8004eba <XMC_SCU_HIB_SetWakeupTriggerInput+0x2e>
  {
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 8004eac:	4b0a      	ldr	r3, [pc, #40]	; (8004ed8 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	4a09      	ldr	r2, [pc, #36]	; (8004ed8 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8004eb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004eb6:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
  }
}
 8004eb8:	e005      	b.n	8004ec6 <XMC_SCU_HIB_SetWakeupTriggerInput+0x3a>
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
 8004eba:	4b07      	ldr	r3, [pc, #28]	; (8004ed8 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	4a06      	ldr	r2, [pc, #24]	; (8004ed8 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8004ec0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ec4:	60d3      	str	r3, [r2, #12]
}
 8004ec6:	bf00      	nop
 8004ec8:	370c      	adds	r7, #12
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	50004000 	.word	0x50004000
 8004ed8:	50004300 	.word	0x50004300

08004edc <XMC_SCU_HIB_SetPinMode>:

void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	6039      	str	r1, [r7, #0]
 8004ee6:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004ee8:	bf00      	nop
 8004eea:	4b0f      	ldr	r3, [pc, #60]	; (8004f28 <XMC_SCU_HIB_SetPinMode+0x4c>)
 8004eec:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004ef0:	f003 0308 	and.w	r3, r3, #8
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1f8      	bne.n	8004eea <XMC_SCU_HIB_SetPinMode+0xe>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin))) |
 8004ef8:	4b0c      	ldr	r3, [pc, #48]	; (8004f2c <XMC_SCU_HIB_SetPinMode+0x50>)
 8004efa:	68da      	ldr	r2, [r3, #12]
 8004efc:	79fb      	ldrb	r3, [r7, #7]
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8004f04:	fa01 f303 	lsl.w	r3, r1, r3
 8004f08:	43db      	mvns	r3, r3
 8004f0a:	401a      	ands	r2, r3
                        (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 8004f0c:	79fb      	ldrb	r3, [r7, #7]
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	6839      	ldr	r1, [r7, #0]
 8004f12:	fa01 f303 	lsl.w	r3, r1, r3
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin))) |
 8004f16:	4905      	ldr	r1, [pc, #20]	; (8004f2c <XMC_SCU_HIB_SetPinMode+0x50>)
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	60cb      	str	r3, [r1, #12]
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr
 8004f28:	50004000 	.word	0x50004000
 8004f2c:	50004300 	.word	0x50004300

08004f30 <XMC_SCU_HIB_SetPinOutputLevel>:

void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	4603      	mov	r3, r0
 8004f38:	460a      	mov	r2, r1
 8004f3a:	71fb      	strb	r3, [r7, #7]
 8004f3c:	4613      	mov	r3, r2
 8004f3e:	80bb      	strh	r3, [r7, #4]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004f40:	bf00      	nop
 8004f42:	4b0f      	ldr	r3, [pc, #60]	; (8004f80 <XMC_SCU_HIB_SetPinOutputLevel+0x50>)
 8004f44:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004f48:	f003 0308 	and.w	r3, r3, #8
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1f8      	bne.n	8004f42 <XMC_SCU_HIB_SetPinOutputLevel+0x12>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 8004f50:	4b0c      	ldr	r3, [pc, #48]	; (8004f84 <XMC_SCU_HIB_SetPinOutputLevel+0x54>)
 8004f52:	68da      	ldr	r2, [r3, #12]
 8004f54:	79fb      	ldrb	r3, [r7, #7]
 8004f56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f5e:	43db      	mvns	r3, r3
 8004f60:	4013      	ands	r3, r2
                        (level << pin);
 8004f62:	88b9      	ldrh	r1, [r7, #4]
 8004f64:	79fa      	ldrb	r2, [r7, #7]
 8004f66:	fa01 f202 	lsl.w	r2, r1, r2
 8004f6a:	4611      	mov	r1, r2
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 8004f6c:	4a05      	ldr	r2, [pc, #20]	; (8004f84 <XMC_SCU_HIB_SetPinOutputLevel+0x54>)
 8004f6e:	430b      	orrs	r3, r1
 8004f70:	60d3      	str	r3, [r2, #12]
}
 8004f72:	bf00      	nop
 8004f74:	370c      	adds	r7, #12
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	50004000 	.word	0x50004000
 8004f84:	50004300 	.word	0x50004300

08004f88 <XMC_SCU_HIB_SetInput0>:

void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	4603      	mov	r3, r0
 8004f90:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004f92:	bf00      	nop
 8004f94:	4b0e      	ldr	r3, [pc, #56]	; (8004fd0 <XMC_SCU_HIB_SetInput0+0x48>)
 8004f96:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004f9a:	f003 0308 	and.w	r3, r3, #8
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1f8      	bne.n	8004f94 <XMC_SCU_HIB_SetInput0+0xc>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }

  if (pin == XMC_SCU_HIB_IO_0)
 8004fa2:	79fb      	ldrb	r3, [r7, #7]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d106      	bne.n	8004fb6 <XMC_SCU_HIB_SetInput0+0x2e>
  {
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 8004fa8:	4b0a      	ldr	r3, [pc, #40]	; (8004fd4 <XMC_SCU_HIB_SetInput0+0x4c>)
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	4a09      	ldr	r2, [pc, #36]	; (8004fd4 <XMC_SCU_HIB_SetInput0+0x4c>)
 8004fae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004fb2:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
  }
}
 8004fb4:	e005      	b.n	8004fc2 <XMC_SCU_HIB_SetInput0+0x3a>
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
 8004fb6:	4b07      	ldr	r3, [pc, #28]	; (8004fd4 <XMC_SCU_HIB_SetInput0+0x4c>)
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	4a06      	ldr	r2, [pc, #24]	; (8004fd4 <XMC_SCU_HIB_SetInput0+0x4c>)
 8004fbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004fc0:	60d3      	str	r3, [r2, #12]
}
 8004fc2:	bf00      	nop
 8004fc4:	370c      	adds	r7, #12
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	50004000 	.word	0x50004000
 8004fd4:	50004300 	.word	0x50004300

08004fd8 <XMC_SCU_HIB_SetSR0Input>:

void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	4603      	mov	r3, r0
 8004fe0:	80fb      	strh	r3, [r7, #6]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8004fe2:	bf00      	nop
 8004fe4:	4b0a      	ldr	r3, [pc, #40]	; (8005010 <XMC_SCU_HIB_SetSR0Input+0x38>)
 8004fe6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004fea:	f003 0308 	and.w	r3, r3, #8
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1f8      	bne.n	8004fe4 <XMC_SCU_HIB_SetSR0Input+0xc>
    /* Wait until HDCR register in hibernate domain is ready to accept a write */
  }
#if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIBERNATE_HDCR_ADIG0SEL_Msk)) | 
#else
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 8004ff2:	4b08      	ldr	r3, [pc, #32]	; (8005014 <XMC_SCU_HIB_SetSR0Input+0x3c>)
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004ffa:	88fb      	ldrh	r3, [r7, #6]
 8004ffc:	4905      	ldr	r1, [pc, #20]	; (8005014 <XMC_SCU_HIB_SetSR0Input+0x3c>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	60cb      	str	r3, [r1, #12]
#endif  
                        input;
}
 8005002:	bf00      	nop
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	50004000 	.word	0x50004000
 8005014:	50004300 	.word	0x50004300

08005018 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 8005018:	b480      	push	{r7}
 800501a:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 800501c:	4b06      	ldr	r3, [pc, #24]	; (8005038 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0308 	and.w	r3, r3, #8
 8005024:	2b00      	cmp	r3, #0
 8005026:	bf0c      	ite	eq
 8005028:	2301      	moveq	r3, #1
 800502a:	2300      	movne	r3, #0
 800502c:	b2db      	uxtb	r3, r3
}
 800502e:	4618      	mov	r0, r3
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	50004300 	.word	0x50004300

0800503c <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 8005040:	bf00      	nop
 8005042:	4b17      	ldr	r3, [pc, #92]	; (80050a0 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 8005044:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800504c:	2b00      	cmp	r3, #0
 800504e:	d1f8      	bne.n	8005042 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6>
  {
    /* Wait until no pending update to OSCULCTRL register in hibernate domain */
  }
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8005050:	4b14      	ldr	r3, [pc, #80]	; (80050a4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 8005052:	69db      	ldr	r3, [r3, #28]
 8005054:	4a13      	ldr	r2, [pc, #76]	; (80050a4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 8005056:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800505a:	61d3      	str	r3, [r2, #28]

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 800505c:	bf00      	nop
 800505e:	4b10      	ldr	r3, [pc, #64]	; (80050a0 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 8005060:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005064:	f003 0308 	and.w	r3, r3, #8
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1f8      	bne.n	800505e <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x22>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 800506c:	4b0d      	ldr	r3, [pc, #52]	; (80050a4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	4a0c      	ldr	r2, [pc, #48]	; (80050a4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 8005072:	f043 0308 	orr.w	r3, r3, #8
 8005076:	60d3      	str	r3, [r2, #12]

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 8005078:	bf00      	nop
 800507a:	4b09      	ldr	r3, [pc, #36]	; (80050a0 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 800507c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005080:	f003 0304 	and.w	r3, r3, #4
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1f8      	bne.n	800507a <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x3e>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 8005088:	4b06      	ldr	r3, [pc, #24]	; (80050a4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 800508a:	2208      	movs	r2, #8
 800508c:	609a      	str	r2, [r3, #8]

  while (XMC_SCU_GetMirrorStatus() != 0)
 800508e:	bf00      	nop
 8005090:	f7fe fe46 	bl	8003d20 <XMC_SCU_GetMirrorStatus>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1fa      	bne.n	8005090 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x54>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }
}
 800509a:	bf00      	nop
 800509c:	bf00      	nop
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	50004000 	.word	0x50004000
 80050a4:	50004300 	.word	0x50004300

080050a8 <XMC_SCU_CLOCK_DisableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
{
 80050a8:	b480      	push	{r7}
 80050aa:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 80050ac:	bf00      	nop
 80050ae:	4b09      	ldr	r3, [pc, #36]	; (80050d4 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x2c>)
 80050b0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80050b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d1f8      	bne.n	80050ae <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x6>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 80050bc:	4b06      	ldr	r3, [pc, #24]	; (80050d8 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x30>)
 80050be:	69db      	ldr	r3, [r3, #28]
 80050c0:	4a05      	ldr	r2, [pc, #20]	; (80050d8 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x30>)
 80050c2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80050c6:	61d3      	str	r3, [r2, #28]
}
 80050c8:	bf00      	nop
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	50004000 	.word	0x50004000
 80050d8:	50004300 	.word	0x50004300

080050dc <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
{
 80050dc:	b480      	push	{r7}
 80050de:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 80050e0:	bf00      	nop
 80050e2:	4b09      	ldr	r3, [pc, #36]	; (8005108 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x2c>)
 80050e4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80050e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d1f8      	bne.n	80050e2 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x6>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 80050f0:	4b06      	ldr	r3, [pc, #24]	; (800510c <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x30>)
 80050f2:	69db      	ldr	r3, [r3, #28]
 80050f4:	4a05      	ldr	r2, [pc, #20]	; (800510c <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x30>)
 80050f6:	f043 0331 	orr.w	r3, r3, #49	; 0x31
 80050fa:	61d3      	str	r3, [r2, #28]
}
 80050fc:	bf00      	nop
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr
 8005106:	bf00      	nop
 8005108:	50004000 	.word	0x50004000
 800510c:	50004300 	.word	0x50004300

08005110 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
{
 8005110:	b480      	push	{r7}
 8005112:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 8005114:	bf00      	nop
 8005116:	4b0a      	ldr	r3, [pc, #40]	; (8005140 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x30>)
 8005118:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800511c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005120:	2b00      	cmp	r3, #0
 8005122:	d1f8      	bne.n	8005116 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x6>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk)) |
 8005124:	4b07      	ldr	r3, [pc, #28]	; (8005144 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x34>)
 8005126:	69db      	ldr	r3, [r3, #28]
 8005128:	f023 0331 	bic.w	r3, r3, #49	; 0x31
 800512c:	4a05      	ldr	r2, [pc, #20]	; (8005144 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x34>)
 800512e:	f043 0320 	orr.w	r3, r3, #32
 8005132:	61d3      	str	r3, [r2, #28]
                             (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTRL_MODE_Pos);                       
}
 8005134:	bf00      	nop
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	50004000 	.word	0x50004000
 8005144:	50004300 	.word	0x50004300

08005148 <XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus>:

uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
{
 8005148:	b480      	push	{r7}
 800514a:	af00      	add	r7, sp, #0
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 800514c:	4b04      	ldr	r3, [pc, #16]	; (8005160 <XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus+0x18>)
 800514e:	699b      	ldr	r3, [r3, #24]
 8005150:	f003 0301 	and.w	r3, r3, #1
}
 8005154:	4618      	mov	r0, r3
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	50004300 	.word	0x50004300

08005164 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8005164:	b598      	push	{r3, r4, r7, lr}
 8005166:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8005168:	4b0f      	ldr	r3, [pc, #60]	; (80051a8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	4a0e      	ldr	r2, [pc, #56]	; (80051a8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 800516e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005172:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8005174:	4b0d      	ldr	r3, [pc, #52]	; (80051ac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 800517c:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8005180:	f000 fede 	bl	8005f40 <OSCHP_GetFrequency>
 8005184:	4603      	mov	r3, r0
 8005186:	4a0a      	ldr	r2, [pc, #40]	; (80051b0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8005188:	fba2 2303 	umull	r2, r3, r2, r3
 800518c:	0d1b      	lsrs	r3, r3, #20
 800518e:	3b01      	subs	r3, #1
 8005190:	041b      	lsls	r3, r3, #16
  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8005192:	4a06      	ldr	r2, [pc, #24]	; (80051ac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8005194:	4323      	orrs	r3, r4
 8005196:	6053      	str	r3, [r2, #4]

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8005198:	4b03      	ldr	r3, [pc, #12]	; (80051a8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	4a02      	ldr	r2, [pc, #8]	; (80051a8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 800519e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80051a2:	6053      	str	r3, [r2, #4]
}
 80051a4:	bf00      	nop
 80051a6:	bd98      	pop	{r3, r4, r7, pc}
 80051a8:	50004710 	.word	0x50004710
 80051ac:	50004700 	.word	0x50004700
 80051b0:	6b5fca6b 	.word	0x6b5fca6b

080051b4 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 80051b4:	b480      	push	{r7}
 80051b6:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 80051b8:	4b07      	ldr	r3, [pc, #28]	; (80051d8 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80051c0:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80051c4:	bf0c      	ite	eq
 80051c6:	2301      	moveq	r3, #1
 80051c8:	2300      	movne	r3, #0
 80051ca:	b2db      	uxtb	r3, r3
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	50004710 	.word	0x50004710

080051dc <XMC_SCU_CLOCK_DisableHighPerformanceOscillator>:

/* API to disable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
{
 80051dc:	b480      	push	{r7}
 80051de:	af00      	add	r7, sp, #0
  SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 80051e0:	4b05      	ldr	r3, [pc, #20]	; (80051f8 <XMC_SCU_CLOCK_DisableHighPerformanceOscillator+0x1c>)
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	4a04      	ldr	r2, [pc, #16]	; (80051f8 <XMC_SCU_CLOCK_DisableHighPerformanceOscillator+0x1c>)
 80051e6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80051ea:	6053      	str	r3, [r2, #4]
}
 80051ec:	bf00      	nop
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop
 80051f8:	50004700 	.word	0x50004700

080051fc <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
{
 80051fc:	b480      	push	{r7}
 80051fe:	af00      	add	r7, sp, #0
  SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 8005200:	4b05      	ldr	r3, [pc, #20]	; (8005218 <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	4a04      	ldr	r2, [pc, #16]	; (8005218 <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 8005206:	f043 0301 	orr.w	r3, r3, #1
 800520a:	6053      	str	r3, [r2, #4]
}
 800520c:	bf00      	nop
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr
 8005216:	bf00      	nop
 8005218:	50004700 	.word	0x50004700

0800521c <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
{
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0
  SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 8005220:	4b05      	ldr	r3, [pc, #20]	; (8005238 <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	4a04      	ldr	r2, [pc, #16]	; (8005238 <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 8005226:	f023 0301 	bic.w	r3, r3, #1
 800522a:	6053      	str	r3, [r2, #4]
}
 800522c:	bf00      	nop
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr
 8005236:	bf00      	nop
 8005238:	50004700 	.word	0x50004700

0800523c <XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus>:

uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
{
 800523c:	b480      	push	{r7}
 800523e:	af00      	add	r7, sp, #0
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 8005240:	4b04      	ldr	r3, [pc, #16]	; (8005254 <XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus+0x18>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0301 	and.w	r3, r3, #1
}
 8005248:	4618      	mov	r0, r3
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr
 8005252:	bf00      	nop
 8005254:	50004700 	.word	0x50004700

08005258 <XMC_SCU_CLOCK_EnableSystemPll>:

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8005258:	b480      	push	{r7}
 800525a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800525c:	4b06      	ldr	r3, [pc, #24]	; (8005278 <XMC_SCU_CLOCK_EnableSystemPll+0x20>)
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	4a05      	ldr	r2, [pc, #20]	; (8005278 <XMC_SCU_CLOCK_EnableSystemPll+0x20>)
 8005262:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005266:	f023 0302 	bic.w	r3, r3, #2
 800526a:	6053      	str	r3, [r2, #4]
}
 800526c:	bf00      	nop
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	50004710 	.word	0x50004710

0800527c <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8005280:	4b06      	ldr	r3, [pc, #24]	; (800529c <XMC_SCU_CLOCK_DisableSystemPll+0x20>)
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	4a05      	ldr	r2, [pc, #20]	; (800529c <XMC_SCU_CLOCK_DisableSystemPll+0x20>)
 8005286:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800528a:	f043 0302 	orr.w	r3, r3, #2
 800528e:	6053      	str	r3, [r2, #4]
}
 8005290:	bf00      	nop
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	50004710 	.word	0x50004710

080052a0 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b086      	sub	sp, #24
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	60ba      	str	r2, [r7, #8]
 80052a8:	607b      	str	r3, [r7, #4]
 80052aa:	4603      	mov	r3, r0
 80052ac:	81fb      	strh	r3, [r7, #14]
 80052ae:	460b      	mov	r3, r1
 80052b0:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 80052b2:	89fb      	ldrh	r3, [r7, #14]
 80052b4:	4618      	mov	r0, r3
 80052b6:	f7ff fa85 	bl	80047c4 <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 80052ba:	7b7b      	ldrb	r3, [r7, #13]
 80052bc:	2b01      	cmp	r3, #1
 80052be:	f040 8084 	bne.w	80053ca <XMC_SCU_CLOCK_StartSystemPll+0x12a>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 80052c2:	89fb      	ldrh	r3, [r7, #14]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d109      	bne.n	80052dc <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 80052c8:	f000 fe3a 	bl	8005f40 <OSCHP_GetFrequency>
 80052cc:	4603      	mov	r3, r0
 80052ce:	4a4c      	ldr	r2, [pc, #304]	; (8005400 <XMC_SCU_CLOCK_StartSystemPll+0x160>)
 80052d0:	fba2 2303 	umull	r2, r3, r2, r3
 80052d4:	0c9b      	lsrs	r3, r3, #18
 80052d6:	059b      	lsls	r3, r3, #22
 80052d8:	617b      	str	r3, [r7, #20]
 80052da:	e002      	b.n	80052e2 <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 80052dc:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80052e0:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	fb03 f202 	mul.w	r2, r3, r2
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f0:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	4a43      	ldr	r2, [pc, #268]	; (8005404 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 80052f6:	fba2 2303 	umull	r2, r3, r2, r3
 80052fa:	091b      	lsrs	r3, r3, #4
 80052fc:	0d9b      	lsrs	r3, r3, #22
 80052fe:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005300:	4b41      	ldr	r3, [pc, #260]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	4a40      	ldr	r2, [pc, #256]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005306:	f043 0301 	orr.w	r3, r3, #1
 800530a:	6053      	str	r3, [r2, #4]

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 800530c:	4b3e      	ldr	r3, [pc, #248]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	4a3d      	ldr	r2, [pc, #244]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005312:	f043 0310 	orr.w	r3, r3, #16
 8005316:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8005318:	4b3b      	ldr	r3, [pc, #236]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800531a:	689a      	ldr	r2, [r3, #8]
 800531c:	4b3b      	ldr	r3, [pc, #236]	; (800540c <XMC_SCU_CLOCK_StartSystemPll+0x16c>)
 800531e:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	3a01      	subs	r2, #1
 8005324:	0212      	lsls	r2, r2, #8
 8005326:	431a      	orrs	r2, r3
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	3b01      	subs	r3, #1
 800532c:	041b      	lsls	r3, r3, #16
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 800532e:	431a      	orrs	r2, r3
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	3b01      	subs	r3, #1
 8005334:	061b      	lsls	r3, r3, #24
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8005336:	4934      	ldr	r1, [pc, #208]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005338:	4313      	orrs	r3, r2
 800533a:	608b      	str	r3, [r1, #8]

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800533c:	4b32      	ldr	r3, [pc, #200]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	4a31      	ldr	r2, [pc, #196]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005342:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005346:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8005348:	4b2f      	ldr	r3, [pc, #188]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	4a2e      	ldr	r2, [pc, #184]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800534e:	f023 0310 	bic.w	r3, r3, #16
 8005352:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8005354:	4b2c      	ldr	r3, [pc, #176]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	4a2b      	ldr	r2, [pc, #172]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800535a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800535e:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8005360:	bf00      	nop
 8005362:	4b29      	ldr	r3, [pc, #164]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0304 	and.w	r3, r3, #4
 800536a:	2b00      	cmp	r3, #0
 800536c:	d0f9      	beq.n	8005362 <XMC_SCU_CLOCK_StartSystemPll+0xc2>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800536e:	4b26      	ldr	r3, [pc, #152]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	4a25      	ldr	r2, [pc, #148]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8005374:	f023 0301 	bic.w	r3, r3, #1
 8005378:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 800537a:	bf00      	nop
 800537c:	4b22      	ldr	r3, [pc, #136]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1f9      	bne.n	800537c <XMC_SCU_CLOCK_StartSystemPll+0xdc>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	4a21      	ldr	r2, [pc, #132]	; (8005410 <XMC_SCU_CLOCK_StartSystemPll+0x170>)
 800538c:	fba2 2303 	umull	r2, r3, r2, r3
 8005390:	095b      	lsrs	r3, r3, #5
 8005392:	0d9b      	lsrs	r3, r3, #22
 8005394:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8005396:	6a3a      	ldr	r2, [r7, #32]
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	429a      	cmp	r2, r3
 800539c:	d202      	bcs.n	80053a4 <XMC_SCU_CLOCK_StartSystemPll+0x104>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 800539e:	6938      	ldr	r0, [r7, #16]
 80053a0:	f000 f84a 	bl	8005438 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	085b      	lsrs	r3, r3, #1
 80053a8:	4a1a      	ldr	r2, [pc, #104]	; (8005414 <XMC_SCU_CLOCK_StartSystemPll+0x174>)
 80053aa:	fba2 2303 	umull	r2, r3, r2, r3
 80053ae:	095b      	lsrs	r3, r3, #5
 80053b0:	0d9b      	lsrs	r3, r3, #22
 80053b2:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 80053b4:	6a3a      	ldr	r2, [r7, #32]
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d202      	bcs.n	80053c2 <XMC_SCU_CLOCK_StartSystemPll+0x122>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 80053bc:	6938      	ldr	r0, [r7, #16]
 80053be:	f000 f83b 	bl	8005438 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 80053c2:	6a38      	ldr	r0, [r7, #32]
 80053c4:	f000 f838 	bl	8005438 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
    {
      /* wait for prescaler mode */
    }
  }
}
 80053c8:	e015      	b.n	80053f6 <XMC_SCU_CLOCK_StartSystemPll+0x156>
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 80053ca:	4b0f      	ldr	r3, [pc, #60]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 80053d2:	6a3b      	ldr	r3, [r7, #32]
 80053d4:	3b01      	subs	r3, #1
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 80053d6:	490c      	ldr	r1, [pc, #48]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	608b      	str	r3, [r1, #8]
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 80053dc:	4b0a      	ldr	r3, [pc, #40]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	4a09      	ldr	r2, [pc, #36]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80053e2:	f043 0301 	orr.w	r3, r3, #1
 80053e6:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 80053e8:	bf00      	nop
 80053ea:	4b07      	ldr	r3, [pc, #28]	; (8005408 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d0f9      	beq.n	80053ea <XMC_SCU_CLOCK_StartSystemPll+0x14a>
}
 80053f6:	bf00      	nop
 80053f8:	3718      	adds	r7, #24
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	431bde83 	.word	0x431bde83
 8005404:	aaaaaaab 	.word	0xaaaaaaab
 8005408:	50004710 	.word	0x50004710
 800540c:	f08080ff 	.word	0xf08080ff
 8005410:	88888889 	.word	0x88888889
 8005414:	b60b60b7 	.word	0xb60b60b7

08005418 <XMC_SCU_CLOCK_StopSystemPll>:

/* API to stop main PLL operation */
void XMC_SCU_CLOCK_StopSystemPll(void)
{
 8005418:	b480      	push	{r7}
 800541a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 800541c:	4b05      	ldr	r3, [pc, #20]	; (8005434 <XMC_SCU_CLOCK_StopSystemPll+0x1c>)
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	4a04      	ldr	r2, [pc, #16]	; (8005434 <XMC_SCU_CLOCK_StopSystemPll+0x1c>)
 8005422:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005426:	6053      	str	r3, [r2, #4]
}
 8005428:	bf00      	nop
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr
 8005432:	bf00      	nop
 8005434:	50004710 	.word	0x50004710

08005438 <XMC_SCU_CLOCK_StepSystemPllFrequency>:

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b082      	sub	sp, #8
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8005440:	4b08      	ldr	r3, [pc, #32]	; (8005464 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x2c>)
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	3b01      	subs	r3, #1
 800544c:	041b      	lsls	r3, r3, #16
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 800544e:	4905      	ldr	r1, [pc, #20]	; (8005464 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x2c>)
 8005450:	4313      	orrs	r3, r2
 8005452:	608b      	str	r3, [r1, #8]

  XMC_SCU_lDelay(50U);
 8005454:	2032      	movs	r0, #50	; 0x32
 8005456:	f7fe fc6f 	bl	8003d38 <XMC_SCU_lDelay>
}
 800545a:	bf00      	nop
 800545c:	3708      	adds	r7, #8
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	50004710 	.word	0x50004710

08005468 <XMC_SCU_CLOCK_IsSystemPllLocked>:

/* API to check main PLL is locked or not */
bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
{
 8005468:	b480      	push	{r7}
 800546a:	af00      	add	r7, sp, #0
  return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 800546c:	4b06      	ldr	r3, [pc, #24]	; (8005488 <XMC_SCU_CLOCK_IsSystemPllLocked+0x20>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0304 	and.w	r3, r3, #4
 8005474:	2b00      	cmp	r3, #0
 8005476:	bf14      	ite	ne
 8005478:	2301      	movne	r3, #1
 800547a:	2300      	moveq	r3, #0
 800547c:	b2db      	uxtb	r3, r3
}
 800547e:	4618      	mov	r0, r3
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr
 8005488:	50004710 	.word	0x50004710

0800548c <XMC_SCU_INTERRUPT_SetEventHandler>:
/*
 * API to assign the event handler function to be executed on occurrence of the selected event.
 */
XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event,
                                                   const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  uint32_t index;
  XMC_SCU_STATUS_t status;
  
  index = 0U;
 8005496:	2300      	movs	r3, #0
 8005498:	60fb      	str	r3, [r7, #12]
  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
 800549a:	e002      	b.n	80054a2 <XMC_SCU_INTERRUPT_SetEventHandler+0x16>
  {
    index++;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	3301      	adds	r3, #1
 80054a0:	60fb      	str	r3, [r7, #12]
  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	fa22 f303 	lsr.w	r3, r2, r3
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d102      	bne.n	80054b8 <XMC_SCU_INTERRUPT_SetEventHandler+0x2c>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2b1f      	cmp	r3, #31
 80054b6:	d9f1      	bls.n	800549c <XMC_SCU_INTERRUPT_SetEventHandler+0x10>
  }
  
  if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2b20      	cmp	r3, #32
 80054bc:	d102      	bne.n	80054c4 <XMC_SCU_INTERRUPT_SetEventHandler+0x38>
  {
    status = XMC_SCU_STATUS_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	72fb      	strb	r3, [r7, #11]
 80054c2:	e006      	b.n	80054d2 <XMC_SCU_INTERRUPT_SetEventHandler+0x46>
  }
  else
  {
    event_handler_list[index] = handler;
 80054c4:	4906      	ldr	r1, [pc, #24]	; (80054e0 <XMC_SCU_INTERRUPT_SetEventHandler+0x54>)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	683a      	ldr	r2, [r7, #0]
 80054ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    status = XMC_SCU_STATUS_OK;      
 80054ce:	2300      	movs	r3, #0
 80054d0:	72fb      	strb	r3, [r7, #11]
  }
  
  return (status);
 80054d2:	7afb      	ldrb	r3, [r7, #11]
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3714      	adds	r7, #20
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr
 80054e0:	20000ab4 	.word	0x20000ab4

080054e4 <XMC_SCU_IRQHandler>:

/*
 * API to execute callback functions for multiple events.
 */
void XMC_SCU_IRQHandler(uint32_t sr_num)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b086      	sub	sp, #24
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  XMC_SCU_INTERRUPT_EVENT_t event;
  XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
  
  XMC_UNUSED_ARG(sr_num);
  
  index = 0U;
 80054ec:	2300      	movs	r3, #0
 80054ee:	617b      	str	r3, [r7, #20]
  event = XMC_SCU_INTERUPT_GetEventStatus();
 80054f0:	f7fe fc7e 	bl	8003df0 <XMC_SCU_INTERUPT_GetEventStatus>
 80054f4:	6138      	str	r0, [r7, #16]
  while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 80054f6:	e01c      	b.n	8005532 <XMC_SCU_IRQHandler+0x4e>
  {    
    if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 80054f8:	693a      	ldr	r2, [r7, #16]
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	2b00      	cmp	r3, #0
 8005506:	d011      	beq.n	800552c <XMC_SCU_IRQHandler+0x48>
    {
      event_handler = event_handler_list[index];
 8005508:	4a0e      	ldr	r2, [pc, #56]	; (8005544 <XMC_SCU_IRQHandler+0x60>)
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005510:	60fb      	str	r3, [r7, #12]
      if (event_handler != NULL)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <XMC_SCU_IRQHandler+0x38>
      {
          (event_handler)();
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	4798      	blx	r3
      }
      
      XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
 800551c:	2201      	movs	r2, #1
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	fa02 f303 	lsl.w	r3, r2, r3
 8005524:	4618      	mov	r0, r3
 8005526:	f7fe fc6f 	bl	8003e08 <XMC_SCU_INTERRUPT_ClearEventStatus>
      
      break;
 800552a:	e006      	b.n	800553a <XMC_SCU_IRQHandler+0x56>
    }   
    index++;    
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	3301      	adds	r3, #1
 8005530:	617b      	str	r3, [r7, #20]
  while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	2b1f      	cmp	r3, #31
 8005536:	d9df      	bls.n	80054f8 <XMC_SCU_IRQHandler+0x14>
  }
}
 8005538:	bf00      	nop
 800553a:	bf00      	nop
 800553c:	3718      	adds	r7, #24
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	20000ab4 	.word	0x20000ab4

08005548 <Endpoint_Write_Stream_LE>:

#if defined(USB_CAN_BE_DEVICE)

#include "EndpointStream_XMC4000.h"

uint8_t Endpoint_Write_Stream_LE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed)  {
 8005548:	b580      	push	{r7, lr}
 800554a:	b088      	sub	sp, #32
 800554c:	af00      	add	r7, sp, #0
 800554e:	60f8      	str	r0, [r7, #12]
 8005550:	460b      	mov	r3, r1
 8005552:	607a      	str	r2, [r7, #4]
 8005554:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8005556:	4b3f      	ldr	r3, [pc, #252]	; (8005654 <Endpoint_Write_Stream_LE+0x10c>)
 8005558:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 800555c:	461a      	mov	r2, r3
 800555e:	232c      	movs	r3, #44	; 0x2c
 8005560:	fb02 f303 	mul.w	r3, r2, r3
 8005564:	4a3b      	ldr	r2, [pc, #236]	; (8005654 <Endpoint_Write_Stream_LE+0x10c>)
 8005566:	4413      	add	r3, r2
 8005568:	3304      	adds	r3, #4
 800556a:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 800556c:	2300      	movs	r3, #0
 800556e:	82fb      	strh	r3, [r7, #22]
	uint16_t BytesTransfered = 0;
 8005570:	2300      	movs	r3, #0
 8005572:	83fb      	strh	r3, [r7, #30]
	uint8_t ErrorCode;
	uint16_t prev_length = 0;
 8005574:	2300      	movs	r3, #0
 8005576:	83bb      	strh	r3, [r7, #28]
	if (BytesProcessed!=NULL) {
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d052      	beq.n	8005624 <Endpoint_Write_Stream_LE+0xdc>
		Length -= *BytesProcessed;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	881b      	ldrh	r3, [r3, #0]
 8005582:	897a      	ldrh	r2, [r7, #10]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	881b      	ldrh	r3, [r3, #0]
 800558c:	83fb      	strh	r3, [r7, #30]
	}

	while (Length) {
 800558e:	e049      	b.n	8005624 <Endpoint_Write_Stream_LE+0xdc>
		if (ep->InInUse)
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005598:	b2db      	uxtb	r3, r3
 800559a:	2b00      	cmp	r3, #0
 800559c:	d000      	beq.n	80055a0 <Endpoint_Write_Stream_LE+0x58>
			continue;
 800559e:	e041      	b.n	8005624 <Endpoint_Write_Stream_LE+0xdc>
		if (Endpoint_IsReadWriteAllowed()) {
 80055a0:	f7fe f9bc 	bl	800391c <Endpoint_IsReadWriteAllowed>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d029      	beq.n	80055fe <Endpoint_Write_Stream_LE+0xb6>
			Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	6a1a      	ldr	r2, [r3, #32]
 80055ae:	69bb      	ldr	r3, [r7, #24]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	1ad2      	subs	r2, r2, r3
 80055b4:	897b      	ldrh	r3, [r7, #10]
 80055b6:	4293      	cmp	r3, r2
 80055b8:	bf28      	it	cs
 80055ba:	4613      	movcs	r3, r2
 80055bc:	82fb      	strh	r3, [r7, #22]
			MEMCPY((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable), (void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
 80055be:	69bb      	ldr	r3, [r7, #24]
 80055c0:	69db      	ldr	r3, [r3, #28]
 80055c2:	461a      	mov	r2, r3
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	699b      	ldr	r3, [r3, #24]
 80055c8:	4413      	add	r3, r2
 80055ca:	4618      	mov	r0, r3
 80055cc:	8bfa      	ldrh	r2, [r7, #30]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	4413      	add	r3, r2
 80055d2:	4619      	mov	r1, r3
 80055d4:	8afb      	ldrh	r3, [r7, #22]
 80055d6:	461a      	mov	r2, r3
 80055d8:	f000 fac2 	bl	8005b60 <thumb2_memcpy>
			ep->InBytesAvailable += Bytes;
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	699a      	ldr	r2, [r3, #24]
 80055e0:	8afb      	ldrh	r3, [r7, #22]
 80055e2:	441a      	add	r2, r3
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	619a      	str	r2, [r3, #24]
			BytesTransfered += Bytes;
 80055e8:	8bfa      	ldrh	r2, [r7, #30]
 80055ea:	8afb      	ldrh	r3, [r7, #22]
 80055ec:	4413      	add	r3, r2
 80055ee:	83fb      	strh	r3, [r7, #30]
			prev_length = Length;
 80055f0:	897b      	ldrh	r3, [r7, #10]
 80055f2:	83bb      	strh	r3, [r7, #28]
			Length -= Bytes;
 80055f4:	897a      	ldrh	r2, [r7, #10]
 80055f6:	8afb      	ldrh	r3, [r7, #22]
 80055f8:	1ad3      	subs	r3, r2, r3
 80055fa:	817b      	strh	r3, [r7, #10]
 80055fc:	e012      	b.n	8005624 <Endpoint_Write_Stream_LE+0xdc>
		}
		else {
			Endpoint_ClearIN();
 80055fe:	f7fe f915 	bl	800382c <Endpoint_ClearIN>
			if (BytesProcessed!=NULL) {
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d004      	beq.n	8005612 <Endpoint_Write_Stream_LE+0xca>
				*BytesProcessed = BytesTransfered;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	8bfa      	ldrh	r2, [r7, #30]
 800560c:	801a      	strh	r2, [r3, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 800560e:	2305      	movs	r3, #5
 8005610:	e01b      	b.n	800564a <Endpoint_Write_Stream_LE+0x102>
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8005612:	f7fe f82d 	bl	8003670 <Endpoint_WaitUntilReady>
 8005616:	4603      	mov	r3, r0
 8005618:	757b      	strb	r3, [r7, #21]
 800561a:	7d7b      	ldrb	r3, [r7, #21]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d001      	beq.n	8005624 <Endpoint_Write_Stream_LE+0xdc>
				return ErrorCode;
 8005620:	7d7b      	ldrb	r3, [r7, #21]
 8005622:	e012      	b.n	800564a <Endpoint_Write_Stream_LE+0x102>
	while (Length) {
 8005624:	897b      	ldrh	r3, [r7, #10]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1b2      	bne.n	8005590 <Endpoint_Write_Stream_LE+0x48>


		}
	}
	
	if((Length == 0) && (prev_length == ep->MaxPacketSize))
 800562a:	897b      	ldrh	r3, [r7, #10]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10b      	bne.n	8005648 <Endpoint_Write_Stream_LE+0x100>
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	889b      	ldrh	r3, [r3, #4]
 8005634:	f3c3 1386 	ubfx	r3, r3, #6, #7
 8005638:	b2db      	uxtb	r3, r3
 800563a:	b29b      	uxth	r3, r3
 800563c:	8bba      	ldrh	r2, [r7, #28]
 800563e:	429a      	cmp	r2, r3
 8005640:	d102      	bne.n	8005648 <Endpoint_Write_Stream_LE+0x100>
	{
	   zlp_flag = true;
 8005642:	4b05      	ldr	r3, [pc, #20]	; (8005658 <Endpoint_Write_Stream_LE+0x110>)
 8005644:	2201      	movs	r2, #1
 8005646:	701a      	strb	r2, [r3, #0]
	}
	return ENDPOINT_RWSTREAM_NoError;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3720      	adds	r7, #32
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	20000520 	.word	0x20000520
 8005658:	20000b34 	.word	0x20000b34

0800565c <SwapCopy>:

void SwapCopy(void *const Dest, const void *const Src,uint32_t Length) {
 800565c:	b480      	push	{r7}
 800565e:	b087      	sub	sp, #28
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 8005668:	2300      	movs	r3, #0
 800566a:	617b      	str	r3, [r7, #20]
	while(i<Length) {
 800566c:	e00e      	b.n	800568c <SwapCopy+0x30>
		*(uint8_t*)((uint32_t)Dest + (Length - 1 - i)) = *(uint8_t*)((uint32_t)Src + i);
 800566e:	68ba      	ldr	r2, [r7, #8]
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	4413      	add	r3, r2
 8005674:	4619      	mov	r1, r3
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	1ad2      	subs	r2, r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	4413      	add	r3, r2
 8005680:	3b01      	subs	r3, #1
 8005682:	780a      	ldrb	r2, [r1, #0]
 8005684:	701a      	strb	r2, [r3, #0]
		i++;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	3301      	adds	r3, #1
 800568a:	617b      	str	r3, [r7, #20]
	while(i<Length) {
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	429a      	cmp	r2, r3
 8005692:	d3ec      	bcc.n	800566e <SwapCopy+0x12>
	}
}
 8005694:	bf00      	nop
 8005696:	bf00      	nop
 8005698:	371c      	adds	r7, #28
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr
	...

080056a4 <Endpoint_Write_Stream_BE>:
uint8_t	Endpoint_Write_Stream_BE (const void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b088      	sub	sp, #32
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	460b      	mov	r3, r1
 80056ae:	607a      	str	r2, [r7, #4]
 80056b0:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 80056b2:	4b35      	ldr	r3, [pc, #212]	; (8005788 <Endpoint_Write_Stream_BE+0xe4>)
 80056b4:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80056b8:	461a      	mov	r2, r3
 80056ba:	232c      	movs	r3, #44	; 0x2c
 80056bc:	fb02 f303 	mul.w	r3, r2, r3
 80056c0:	4a31      	ldr	r2, [pc, #196]	; (8005788 <Endpoint_Write_Stream_BE+0xe4>)
 80056c2:	4413      	add	r3, r2
 80056c4:	3304      	adds	r3, #4
 80056c6:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 80056c8:	2300      	movs	r3, #0
 80056ca:	82fb      	strh	r3, [r7, #22]
	uint16_t BytesTransfered = 0;
 80056cc:	2300      	movs	r3, #0
 80056ce:	83fb      	strh	r3, [r7, #30]
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d050      	beq.n	8005778 <Endpoint_Write_Stream_BE+0xd4>
		Length -= *BytesProcessed;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	881b      	ldrh	r3, [r3, #0]
 80056da:	897a      	ldrh	r2, [r7, #10]
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	881b      	ldrh	r3, [r3, #0]
 80056e4:	83fb      	strh	r3, [r7, #30]
	}

	while (Length) {
 80056e6:	e047      	b.n	8005778 <Endpoint_Write_Stream_BE+0xd4>
		if (ep->InInUse)
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d000      	beq.n	80056f8 <Endpoint_Write_Stream_BE+0x54>
			continue;
 80056f6:	e03f      	b.n	8005778 <Endpoint_Write_Stream_BE+0xd4>
		if (Endpoint_IsReadWriteAllowed()) {
 80056f8:	f7fe f910 	bl	800391c <Endpoint_IsReadWriteAllowed>
 80056fc:	4603      	mov	r3, r0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d027      	beq.n	8005752 <Endpoint_Write_Stream_BE+0xae>
			Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	6a1a      	ldr	r2, [r3, #32]
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	699b      	ldr	r3, [r3, #24]
 800570a:	1ad2      	subs	r2, r2, r3
 800570c:	897b      	ldrh	r3, [r7, #10]
 800570e:	4293      	cmp	r3, r2
 8005710:	bf28      	it	cs
 8005712:	4613      	movcs	r3, r2
 8005714:	82fb      	strh	r3, [r7, #22]
			SwapCopy((void *)((uint32_t)ep->InBuffer + (uint32_t)ep->InBytesAvailable),(void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), Bytes);
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	69db      	ldr	r3, [r3, #28]
 800571a:	461a      	mov	r2, r3
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	699b      	ldr	r3, [r3, #24]
 8005720:	4413      	add	r3, r2
 8005722:	4618      	mov	r0, r3
 8005724:	8bfa      	ldrh	r2, [r7, #30]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	4413      	add	r3, r2
 800572a:	4619      	mov	r1, r3
 800572c:	8afb      	ldrh	r3, [r7, #22]
 800572e:	461a      	mov	r2, r3
 8005730:	f7ff ff94 	bl	800565c <SwapCopy>
			ep->InBytesAvailable += Bytes;
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	699a      	ldr	r2, [r3, #24]
 8005738:	8afb      	ldrh	r3, [r7, #22]
 800573a:	441a      	add	r2, r3
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	619a      	str	r2, [r3, #24]
			BytesTransfered += Bytes;
 8005740:	8bfa      	ldrh	r2, [r7, #30]
 8005742:	8afb      	ldrh	r3, [r7, #22]
 8005744:	4413      	add	r3, r2
 8005746:	83fb      	strh	r3, [r7, #30]
			Length -= Bytes;
 8005748:	897a      	ldrh	r2, [r7, #10]
 800574a:	8afb      	ldrh	r3, [r7, #22]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	817b      	strh	r3, [r7, #10]
 8005750:	e012      	b.n	8005778 <Endpoint_Write_Stream_BE+0xd4>
		}
		else {
			Endpoint_ClearIN();
 8005752:	f7fe f86b 	bl	800382c <Endpoint_ClearIN>
			if (BytesProcessed!=NULL) {
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d004      	beq.n	8005766 <Endpoint_Write_Stream_BE+0xc2>
				*BytesProcessed = BytesTransfered;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	8bfa      	ldrh	r2, [r7, #30]
 8005760:	801a      	strh	r2, [r3, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8005762:	2305      	movs	r3, #5
 8005764:	e00c      	b.n	8005780 <Endpoint_Write_Stream_BE+0xdc>
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8005766:	f7fd ff83 	bl	8003670 <Endpoint_WaitUntilReady>
 800576a:	4603      	mov	r3, r0
 800576c:	757b      	strb	r3, [r7, #21]
 800576e:	7d7b      	ldrb	r3, [r7, #21]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d001      	beq.n	8005778 <Endpoint_Write_Stream_BE+0xd4>
				return ErrorCode;
 8005774:	7d7b      	ldrb	r3, [r7, #21]
 8005776:	e003      	b.n	8005780 <Endpoint_Write_Stream_BE+0xdc>
	while (Length) {
 8005778:	897b      	ldrh	r3, [r7, #10]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1b4      	bne.n	80056e8 <Endpoint_Write_Stream_BE+0x44>
			}


		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 800577e:	2300      	movs	r3, #0
}
 8005780:	4618      	mov	r0, r3
 8005782:	3720      	adds	r7, #32
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	20000520 	.word	0x20000520

0800578c <Endpoint_Read_Stream_LE>:

uint8_t	Endpoint_Read_Stream_LE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 800578c:	b580      	push	{r7, lr}
 800578e:	b088      	sub	sp, #32
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	460b      	mov	r3, r1
 8005796:	607a      	str	r2, [r7, #4]
 8005798:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 800579a:	4b37      	ldr	r3, [pc, #220]	; (8005878 <Endpoint_Read_Stream_LE+0xec>)
 800579c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 80057a0:	461a      	mov	r2, r3
 80057a2:	232c      	movs	r3, #44	; 0x2c
 80057a4:	fb02 f303 	mul.w	r3, r2, r3
 80057a8:	4a33      	ldr	r2, [pc, #204]	; (8005878 <Endpoint_Read_Stream_LE+0xec>)
 80057aa:	4413      	add	r3, r2
 80057ac:	3304      	adds	r3, #4
 80057ae:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 80057b0:	2300      	movs	r3, #0
 80057b2:	82fb      	strh	r3, [r7, #22]
	uint16_t BytesTransfered = 0;
 80057b4:	2300      	movs	r3, #0
 80057b6:	83fb      	strh	r3, [r7, #30]
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d053      	beq.n	8005866 <Endpoint_Read_Stream_LE+0xda>
		Length -= *BytesProcessed;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	881b      	ldrh	r3, [r3, #0]
 80057c2:	897a      	ldrh	r2, [r7, #10]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	881b      	ldrh	r3, [r3, #0]
 80057cc:	83fb      	strh	r3, [r7, #30]
	}

	while (Length) {
 80057ce:	e04a      	b.n	8005866 <Endpoint_Read_Stream_LE+0xda>
		if (ep->OutInUse)
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d000      	beq.n	80057e0 <Endpoint_Read_Stream_LE+0x54>
			continue;
 80057de:	e042      	b.n	8005866 <Endpoint_Read_Stream_LE+0xda>
		if (Endpoint_IsReadWriteAllowed()) {
 80057e0:	f7fe f89c 	bl	800391c <Endpoint_IsReadWriteAllowed>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d02a      	beq.n	8005840 <Endpoint_Read_Stream_LE+0xb4>
			Bytes = ep->OutBytesAvailable  > Length ? Length : ep->OutBytesAvailable;
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	689a      	ldr	r2, [r3, #8]
 80057ee:	897b      	ldrh	r3, [r7, #10]
 80057f0:	4293      	cmp	r3, r2
 80057f2:	bf28      	it	cs
 80057f4:	4613      	movcs	r3, r2
 80057f6:	82fb      	strh	r3, [r7, #22]
			MEMCPY((void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), (void *)((uint32_t)ep->OutBuffer + (uint32_t)ep->OutOffset), Bytes);
 80057f8:	8bfa      	ldrh	r2, [r7, #30]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	4413      	add	r3, r2
 80057fe:	4618      	mov	r0, r3
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	461a      	mov	r2, r3
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	4413      	add	r3, r2
 800580c:	4619      	mov	r1, r3
 800580e:	8afb      	ldrh	r3, [r7, #22]
 8005810:	461a      	mov	r2, r3
 8005812:	f000 f9a5 	bl	8005b60 <thumb2_memcpy>
			ep->OutBytesAvailable -= Bytes;
 8005816:	69bb      	ldr	r3, [r7, #24]
 8005818:	689a      	ldr	r2, [r3, #8]
 800581a:	8afb      	ldrh	r3, [r7, #22]
 800581c:	1ad2      	subs	r2, r2, r3
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	609a      	str	r2, [r3, #8]
			ep->OutOffset += Bytes;
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	68da      	ldr	r2, [r3, #12]
 8005826:	8afb      	ldrh	r3, [r7, #22]
 8005828:	441a      	add	r2, r3
 800582a:	69bb      	ldr	r3, [r7, #24]
 800582c:	60da      	str	r2, [r3, #12]
			BytesTransfered += Bytes;
 800582e:	8bfa      	ldrh	r2, [r7, #30]
 8005830:	8afb      	ldrh	r3, [r7, #22]
 8005832:	4413      	add	r3, r2
 8005834:	83fb      	strh	r3, [r7, #30]
			Length -= Bytes;
 8005836:	897a      	ldrh	r2, [r7, #10]
 8005838:	8afb      	ldrh	r3, [r7, #22]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	817b      	strh	r3, [r7, #10]
 800583e:	e012      	b.n	8005866 <Endpoint_Read_Stream_LE+0xda>
		}
		else {
			Endpoint_ClearOUT();
 8005840:	f7fd ffa8 	bl	8003794 <Endpoint_ClearOUT>
			if (BytesProcessed!=NULL) {
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d004      	beq.n	8005854 <Endpoint_Read_Stream_LE+0xc8>
				*BytesProcessed = BytesTransfered;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	8bfa      	ldrh	r2, [r7, #30]
 800584e:	801a      	strh	r2, [r3, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8005850:	2305      	movs	r3, #5
 8005852:	e00c      	b.n	800586e <Endpoint_Read_Stream_LE+0xe2>
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8005854:	f7fd ff0c 	bl	8003670 <Endpoint_WaitUntilReady>
 8005858:	4603      	mov	r3, r0
 800585a:	757b      	strb	r3, [r7, #21]
 800585c:	7d7b      	ldrb	r3, [r7, #21]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <Endpoint_Read_Stream_LE+0xda>
				return ErrorCode;
 8005862:	7d7b      	ldrb	r3, [r7, #21]
 8005864:	e003      	b.n	800586e <Endpoint_Read_Stream_LE+0xe2>
	while (Length) {
 8005866:	897b      	ldrh	r3, [r7, #10]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1b1      	bne.n	80057d0 <Endpoint_Read_Stream_LE+0x44>
			}

		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 800586c:	2300      	movs	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	3720      	adds	r7, #32
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	20000520 	.word	0x20000520

0800587c <Endpoint_Read_Stream_BE>:

uint8_t	Endpoint_Read_Stream_BE (void *const Buffer, uint16_t Length, uint16_t *const BytesProcessed) {
 800587c:	b580      	push	{r7, lr}
 800587e:	b088      	sub	sp, #32
 8005880:	af00      	add	r7, sp, #0
 8005882:	60f8      	str	r0, [r7, #12]
 8005884:	460b      	mov	r3, r1
 8005886:	607a      	str	r2, [r7, #4]
 8005888:	817b      	strh	r3, [r7, #10]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 800588a:	4b37      	ldr	r3, [pc, #220]	; (8005968 <Endpoint_Read_Stream_BE+0xec>)
 800588c:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8005890:	461a      	mov	r2, r3
 8005892:	232c      	movs	r3, #44	; 0x2c
 8005894:	fb02 f303 	mul.w	r3, r2, r3
 8005898:	4a33      	ldr	r2, [pc, #204]	; (8005968 <Endpoint_Read_Stream_BE+0xec>)
 800589a:	4413      	add	r3, r2
 800589c:	3304      	adds	r3, #4
 800589e:	61bb      	str	r3, [r7, #24]
	uint16_t Bytes = 0;
 80058a0:	2300      	movs	r3, #0
 80058a2:	82fb      	strh	r3, [r7, #22]
	uint16_t BytesTransfered = 0;
 80058a4:	2300      	movs	r3, #0
 80058a6:	83fb      	strh	r3, [r7, #30]
	uint8_t ErrorCode;

	if (BytesProcessed!=NULL) {
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d053      	beq.n	8005956 <Endpoint_Read_Stream_BE+0xda>
		Length -= *BytesProcessed;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	881b      	ldrh	r3, [r3, #0]
 80058b2:	897a      	ldrh	r2, [r7, #10]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	817b      	strh	r3, [r7, #10]
		BytesTransfered = *BytesProcessed;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	881b      	ldrh	r3, [r3, #0]
 80058bc:	83fb      	strh	r3, [r7, #30]
	}

	while (Length) {
 80058be:	e04a      	b.n	8005956 <Endpoint_Read_Stream_BE+0xda>
		if (ep->InInUse)
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d000      	beq.n	80058d0 <Endpoint_Read_Stream_BE+0x54>
			continue;
 80058ce:	e042      	b.n	8005956 <Endpoint_Read_Stream_BE+0xda>
		if (Endpoint_IsReadWriteAllowed()) {
 80058d0:	f7fe f824 	bl	800391c <Endpoint_IsReadWriteAllowed>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d02a      	beq.n	8005930 <Endpoint_Read_Stream_BE+0xb4>
			Bytes = ep->OutBytesAvailable  > Length ? Length : ep->OutBytesAvailable;
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	689a      	ldr	r2, [r3, #8]
 80058de:	897b      	ldrh	r3, [r7, #10]
 80058e0:	4293      	cmp	r3, r2
 80058e2:	bf28      	it	cs
 80058e4:	4613      	movcs	r3, r2
 80058e6:	82fb      	strh	r3, [r7, #22]
			SwapCopy((void *)((uint32_t)Buffer + (uint32_t)BytesTransfered), (void *)((uint32_t)ep->OutBuffer + (uint32_t)ep->OutOffset), Bytes);
 80058e8:	8bfa      	ldrh	r2, [r7, #30]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	4413      	add	r3, r2
 80058ee:	4618      	mov	r0, r3
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	691b      	ldr	r3, [r3, #16]
 80058f4:	461a      	mov	r2, r3
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	4413      	add	r3, r2
 80058fc:	4619      	mov	r1, r3
 80058fe:	8afb      	ldrh	r3, [r7, #22]
 8005900:	461a      	mov	r2, r3
 8005902:	f7ff feab 	bl	800565c <SwapCopy>
			ep->OutBytesAvailable -= Bytes;
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	689a      	ldr	r2, [r3, #8]
 800590a:	8afb      	ldrh	r3, [r7, #22]
 800590c:	1ad2      	subs	r2, r2, r3
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	609a      	str	r2, [r3, #8]
			ep->OutOffset += Bytes;
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	68da      	ldr	r2, [r3, #12]
 8005916:	8afb      	ldrh	r3, [r7, #22]
 8005918:	441a      	add	r2, r3
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	60da      	str	r2, [r3, #12]
			BytesTransfered += Bytes;
 800591e:	8bfa      	ldrh	r2, [r7, #30]
 8005920:	8afb      	ldrh	r3, [r7, #22]
 8005922:	4413      	add	r3, r2
 8005924:	83fb      	strh	r3, [r7, #30]
			Length -= Bytes;
 8005926:	897a      	ldrh	r2, [r7, #10]
 8005928:	8afb      	ldrh	r3, [r7, #22]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	817b      	strh	r3, [r7, #10]
 800592e:	e012      	b.n	8005956 <Endpoint_Read_Stream_BE+0xda>
		}
		else {
			Endpoint_ClearOUT();
 8005930:	f7fd ff30 	bl	8003794 <Endpoint_ClearOUT>
			if (BytesProcessed!=NULL) {
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d004      	beq.n	8005944 <Endpoint_Read_Stream_BE+0xc8>
				*BytesProcessed = BytesTransfered;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	8bfa      	ldrh	r2, [r7, #30]
 800593e:	801a      	strh	r2, [r3, #0]
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8005940:	2305      	movs	r3, #5
 8005942:	e00c      	b.n	800595e <Endpoint_Read_Stream_BE+0xe2>
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8005944:	f7fd fe94 	bl	8003670 <Endpoint_WaitUntilReady>
 8005948:	4603      	mov	r3, r0
 800594a:	757b      	strb	r3, [r7, #21]
 800594c:	7d7b      	ldrb	r3, [r7, #21]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d001      	beq.n	8005956 <Endpoint_Read_Stream_BE+0xda>
				return ErrorCode;
 8005952:	7d7b      	ldrb	r3, [r7, #21]
 8005954:	e003      	b.n	800595e <Endpoint_Read_Stream_BE+0xe2>
	while (Length) {
 8005956:	897b      	ldrh	r3, [r7, #10]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d1b1      	bne.n	80058c0 <Endpoint_Read_Stream_BE+0x44>
			}


		}
	}
	return ENDPOINT_RWSTREAM_NoError;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3720      	adds	r7, #32
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	20000520 	.word	0x20000520

0800596c <Endpoint_Write_Control_Stream_LE>:

uint8_t	Endpoint_Write_Control_Stream_LE (const void *const Buffer, uint16_t Length) {
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	460b      	mov	r3, r1
 8005976:	807b      	strh	r3, [r7, #2]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
 8005978:	4b17      	ldr	r3, [pc, #92]	; (80059d8 <Endpoint_Write_Control_Stream_LE+0x6c>)
 800597a:	60bb      	str	r3, [r7, #8]
	uint16_t Bytes;

	while (Length) {
 800597c:	e024      	b.n	80059c8 <Endpoint_Write_Control_Stream_LE+0x5c>
		if (!EndPoint->InInUse) {
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005986:	b2db      	uxtb	r3, r3
 8005988:	2b00      	cmp	r3, #0
 800598a:	d11d      	bne.n	80059c8 <Endpoint_Write_Control_Stream_LE+0x5c>
			if (EndPoint->InBufferLength > Length) {
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	6a1a      	ldr	r2, [r3, #32]
 8005990:	887b      	ldrh	r3, [r7, #2]
 8005992:	429a      	cmp	r2, r3
 8005994:	d902      	bls.n	800599c <Endpoint_Write_Control_Stream_LE+0x30>
				Bytes = Length;
 8005996:	887b      	ldrh	r3, [r7, #2]
 8005998:	81fb      	strh	r3, [r7, #14]
 800599a:	e002      	b.n	80059a2 <Endpoint_Write_Control_Stream_LE+0x36>
			} else {
				Bytes = EndPoint->InBufferLength;
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	6a1b      	ldr	r3, [r3, #32]
 80059a0:	81fb      	strh	r3, [r7, #14]
			}
			MEMCPY(EndPoint->InBuffer,Buffer,Bytes);
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	69db      	ldr	r3, [r3, #28]
 80059a6:	89fa      	ldrh	r2, [r7, #14]
 80059a8:	6879      	ldr	r1, [r7, #4]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f000 f8d8 	bl	8005b60 <thumb2_memcpy>
			EndPoint->InBytesAvailable += Bytes;
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	699a      	ldr	r2, [r3, #24]
 80059b4:	89fb      	ldrh	r3, [r7, #14]
 80059b6:	441a      	add	r2, r3
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	619a      	str	r2, [r3, #24]
			Length -= Bytes;
 80059bc:	887a      	ldrh	r2, [r7, #2]
 80059be:	89fb      	ldrh	r3, [r7, #14]
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	807b      	strh	r3, [r7, #2]

			Endpoint_ClearIN();
 80059c4:	f7fd ff32 	bl	800382c <Endpoint_ClearIN>
	while (Length) {
 80059c8:	887b      	ldrh	r3, [r7, #2]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1d7      	bne.n	800597e <Endpoint_Write_Control_Stream_LE+0x12>
		}
	}
	return ENDPOINT_RWCSTREAM_NoError;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3710      	adds	r7, #16
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}
 80059d8:	20000524 	.word	0x20000524

080059dc <Endpoint_Write_Control_Stream_BE>:

uint8_t	Endpoint_Write_Control_Stream_BE (const void *const Buffer, uint16_t Length) {
 80059dc:	b580      	push	{r7, lr}
 80059de:	b082      	sub	sp, #8
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	460b      	mov	r3, r1
 80059e6:	807b      	strh	r3, [r7, #2]
	return Endpoint_Write_Control_Stream_LE(Buffer,Length);
 80059e8:	887b      	ldrh	r3, [r7, #2]
 80059ea:	4619      	mov	r1, r3
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f7ff ffbd 	bl	800596c <Endpoint_Write_Control_Stream_LE>
 80059f2:	4603      	mov	r3, r0
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	3708      	adds	r7, #8
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <Endpoint_Read_Control_Stream_LE>:

uint8_t	Endpoint_Read_Control_Stream_LE (void *const Buffer, uint16_t Length) {
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b084      	sub	sp, #16
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	460b      	mov	r3, r1
 8005a06:	807b      	strh	r3, [r7, #2]
	USBD_Endpoint_t *EndPoint = &device.Endpoints[0];
 8005a08:	4b15      	ldr	r3, [pc, #84]	; (8005a60 <Endpoint_Read_Control_Stream_LE+0x64>)
 8005a0a:	60fb      	str	r3, [r7, #12]
	uint16_t Bytes;

	while (Length) {
 8005a0c:	e020      	b.n	8005a50 <Endpoint_Read_Control_Stream_LE+0x54>
		if (EndPoint->IsOutRecieved) {
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d019      	beq.n	8005a50 <Endpoint_Read_Control_Stream_LE+0x54>
			Bytes = EndPoint->OutBytesAvailable > Length
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	689a      	ldr	r2, [r3, #8]
 8005a20:	887b      	ldrh	r3, [r7, #2]
					? Length : EndPoint->OutBytesAvailable;
 8005a22:	4293      	cmp	r3, r2
 8005a24:	bf28      	it	cs
 8005a26:	4613      	movcs	r3, r2
			Bytes = EndPoint->OutBytesAvailable > Length
 8005a28:	817b      	strh	r3, [r7, #10]
			MEMCPY(Buffer,EndPoint->OutBuffer,Bytes);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	897a      	ldrh	r2, [r7, #10]
 8005a30:	4619      	mov	r1, r3
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 f894 	bl	8005b60 <thumb2_memcpy>
			EndPoint->OutBytesAvailable -= Bytes;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	689a      	ldr	r2, [r3, #8]
 8005a3c:	897b      	ldrh	r3, [r7, #10]
 8005a3e:	1ad2      	subs	r2, r2, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	609a      	str	r2, [r3, #8]
			Length -= Bytes;
 8005a44:	887a      	ldrh	r2, [r7, #2]
 8005a46:	897b      	ldrh	r3, [r7, #10]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	807b      	strh	r3, [r7, #2]

			Endpoint_ClearOUT();
 8005a4c:	f7fd fea2 	bl	8003794 <Endpoint_ClearOUT>
	while (Length) {
 8005a50:	887b      	ldrh	r3, [r7, #2]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d1db      	bne.n	8005a0e <Endpoint_Read_Control_Stream_LE+0x12>
		}
	}
	return ENDPOINT_RWCSTREAM_NoError;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	20000524 	.word	0x20000524

08005a64 <Endpoint_Read_Control_Stream_BE>:

uint8_t	Endpoint_Read_Control_Stream_BE (void *const Buffer, uint16_t Length) {
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b082      	sub	sp, #8
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	460b      	mov	r3, r1
 8005a6e:	807b      	strh	r3, [r7, #2]
	return Endpoint_Read_Control_Stream_LE(Buffer,Length);
 8005a70:	887b      	ldrh	r3, [r7, #2]
 8005a72:	4619      	mov	r1, r3
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f7ff ffc1 	bl	80059fc <Endpoint_Read_Control_Stream_LE>
 8005a7a:	4603      	mov	r3, r0
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3708      	adds	r7, #8
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}

08005a84 <Endpoint_Null_Stream>:

uint8_t Endpoint_Null_Stream(uint16_t Length,
								 uint16_t* const BytesProcessed) {
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	6039      	str	r1, [r7, #0]
 8005a8e:	80fb      	strh	r3, [r7, #6]
	USBD_Endpoint_t* ep = &device.Endpoints[device.CurrentEndpoint];
 8005a90:	4b32      	ldr	r3, [pc, #200]	; (8005b5c <Endpoint_Null_Stream+0xd8>)
 8005a92:	f893 313c 	ldrb.w	r3, [r3, #316]	; 0x13c
 8005a96:	461a      	mov	r2, r3
 8005a98:	232c      	movs	r3, #44	; 0x2c
 8005a9a:	fb02 f303 	mul.w	r3, r2, r3
 8005a9e:	4a2f      	ldr	r2, [pc, #188]	; (8005b5c <Endpoint_Null_Stream+0xd8>)
 8005aa0:	4413      	add	r3, r2
 8005aa2:	3304      	adds	r3, #4
 8005aa4:	613b      	str	r3, [r7, #16]
		uint16_t Bytes = 0;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	81fb      	strh	r3, [r7, #14]
		uint16_t BytesTransfered = 0;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	82fb      	strh	r3, [r7, #22]
		uint8_t ErrorCode;

		if (BytesProcessed!=NULL) {
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d04b      	beq.n	8005b4c <Endpoint_Null_Stream+0xc8>
			Length -= *BytesProcessed;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	881b      	ldrh	r3, [r3, #0]
 8005ab8:	88fa      	ldrh	r2, [r7, #6]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	80fb      	strh	r3, [r7, #6]
			BytesTransfered = *BytesProcessed;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	881b      	ldrh	r3, [r3, #0]
 8005ac2:	82fb      	strh	r3, [r7, #22]
		}

		while (Length) {
 8005ac4:	e042      	b.n	8005b4c <Endpoint_Null_Stream+0xc8>
			if (ep->InInUse)
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d000      	beq.n	8005ad6 <Endpoint_Null_Stream+0x52>
				continue;
 8005ad4:	e03a      	b.n	8005b4c <Endpoint_Null_Stream+0xc8>
			if (Endpoint_IsReadWriteAllowed()) {
 8005ad6:	f7fd ff21 	bl	800391c <Endpoint_IsReadWriteAllowed>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d022      	beq.n	8005b26 <Endpoint_Null_Stream+0xa2>
				Bytes = ep->InBufferLength - ep->InBytesAvailable  > Length ? Length : ep->InBufferLength - ep->InBytesAvailable;
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	6a1a      	ldr	r2, [r3, #32]
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	699b      	ldr	r3, [r3, #24]
 8005ae8:	1ad2      	subs	r2, r2, r3
 8005aea:	88fb      	ldrh	r3, [r7, #6]
 8005aec:	4293      	cmp	r3, r2
 8005aee:	bf28      	it	cs
 8005af0:	4613      	movcs	r3, r2
 8005af2:	81fb      	strh	r3, [r7, #14]
				memset(ep->InBuffer + ep->InBytesAvailable,0x0,Bytes);
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	69da      	ldr	r2, [r3, #28]
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	4413      	add	r3, r2
 8005afe:	89fa      	ldrh	r2, [r7, #14]
 8005b00:	2100      	movs	r1, #0
 8005b02:	4618      	mov	r0, r3
 8005b04:	f000 fb26 	bl	8006154 <memset>
				ep->InBytesAvailable += Bytes;
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	699a      	ldr	r2, [r3, #24]
 8005b0c:	89fb      	ldrh	r3, [r7, #14]
 8005b0e:	441a      	add	r2, r3
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	619a      	str	r2, [r3, #24]
				BytesTransfered += Bytes;
 8005b14:	8afa      	ldrh	r2, [r7, #22]
 8005b16:	89fb      	ldrh	r3, [r7, #14]
 8005b18:	4413      	add	r3, r2
 8005b1a:	82fb      	strh	r3, [r7, #22]
				Length -= Bytes;
 8005b1c:	88fa      	ldrh	r2, [r7, #6]
 8005b1e:	89fb      	ldrh	r3, [r7, #14]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	80fb      	strh	r3, [r7, #6]
 8005b24:	e012      	b.n	8005b4c <Endpoint_Null_Stream+0xc8>
			}
			else {
				Endpoint_ClearIN();
 8005b26:	f7fd fe81 	bl	800382c <Endpoint_ClearIN>
				if (BytesProcessed!=NULL) {
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d004      	beq.n	8005b3a <Endpoint_Null_Stream+0xb6>
					*BytesProcessed = BytesTransfered;
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	8afa      	ldrh	r2, [r7, #22]
 8005b34:	801a      	strh	r2, [r3, #0]
					return ENDPOINT_RWSTREAM_IncompleteTransfer;
 8005b36:	2305      	movs	r3, #5
 8005b38:	e00c      	b.n	8005b54 <Endpoint_Null_Stream+0xd0>
				}

				if ((ErrorCode = Endpoint_WaitUntilReady()) != 0) {
 8005b3a:	f7fd fd99 	bl	8003670 <Endpoint_WaitUntilReady>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	737b      	strb	r3, [r7, #13]
 8005b42:	7b7b      	ldrb	r3, [r7, #13]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d001      	beq.n	8005b4c <Endpoint_Null_Stream+0xc8>
					return ErrorCode;
 8005b48:	7b7b      	ldrb	r3, [r7, #13]
 8005b4a:	e003      	b.n	8005b54 <Endpoint_Null_Stream+0xd0>
		while (Length) {
 8005b4c:	88fb      	ldrh	r3, [r7, #6]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1b9      	bne.n	8005ac6 <Endpoint_Null_Stream+0x42>
				}


			}
		}
		return ENDPOINT_RWSTREAM_NoError;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3718      	adds	r7, #24
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	20000520 	.word	0x20000520

08005b60 <thumb2_memcpy>:
   stack to improve its performance.  It copies 4 bytes at a time and
   unrolls the loop to perform 4 of these copies per loop iteration.
*/
__attribute__((naked)) void thumb2_memcpy(void* pDest, const void* pSource, size_t length)
{
    __asm (
 8005b60:	0913      	lsrs	r3, r2, #4
 8005b62:	d011      	beq.n	8005b88 <thumb2_memcpy+0x28>
 8005b64:	f851 cb04 	ldr.w	ip, [r1], #4
 8005b68:	f840 cb04 	str.w	ip, [r0], #4
 8005b6c:	f851 cb04 	ldr.w	ip, [r1], #4
 8005b70:	f840 cb04 	str.w	ip, [r0], #4
 8005b74:	f851 cb04 	ldr.w	ip, [r1], #4
 8005b78:	f840 cb04 	str.w	ip, [r0], #4
 8005b7c:	f851 cb04 	ldr.w	ip, [r1], #4
 8005b80:	f840 cb04 	str.w	ip, [r0], #4
 8005b84:	3b01      	subs	r3, #1
 8005b86:	d1ed      	bne.n	8005b64 <thumb2_memcpy+0x4>
 8005b88:	f012 030f 	ands.w	r3, r2, #15
 8005b8c:	d005      	beq.n	8005b9a <thumb2_memcpy+0x3a>
 8005b8e:	f811 cb01 	ldrb.w	ip, [r1], #1
 8005b92:	f800 cb01 	strb.w	ip, [r0], #1
 8005b96:	3b01      	subs	r3, #1
 8005b98:	d1f9      	bne.n	8005b8e <thumb2_memcpy+0x2e>
 8005b9a:	4770      	bx	lr
        "    bne     3$\n"

        // Return to caller.
        "4$: bx      lr\n"
    );
}
 8005b9c:	bf00      	nop

08005b9e <delay>:

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
static void delay(uint32_t cycles)
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	b085      	sub	sp, #20
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	60fb      	str	r3, [r7, #12]
 8005baa:	e003      	b.n	8005bb4 <delay+0x16>
  {
    __NOP();
 8005bac:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	60fb      	str	r3, [r7, #12]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d8f7      	bhi.n	8005bac <delay+0xe>
  }
}
 8005bbc:	bf00      	nop
 8005bbe:	bf00      	nop
 8005bc0:	3714      	adds	r7, #20
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr
	...

08005bcc <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8005bcc:	b598      	push	{r3, r4, r7, lr}
 8005bce:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 8005bd0:	4a06      	ldr	r2, [pc, #24]	; (8005bec <SystemInit+0x20>)
 8005bd2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005bd6:	4614      	mov	r4, r2
 8005bd8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005bda:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 8005bde:	f000 f807 	bl	8005bf0 <SystemCoreSetup>
  SystemCoreClockSetup(); 
 8005be2:	f7fa fb67 	bl	80002b4 <SystemCoreClockSetup>
}
 8005be6:	bf00      	nop
 8005be8:	bd98      	pop	{r3, r4, r7, pc}
 8005bea:	bf00      	nop
 8005bec:	2000ffc4 	.word	0x2000ffc4

08005bf0 <SystemCoreSetup>:

__WEAK void SystemCoreSetup(void)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005bf6:	b672      	cpsid	i
}
 8005bf8:	bf00      	nop
  uint32_t temp;
	
  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 8005bfa:	4b17      	ldr	r3, [pc, #92]	; (8005c58 <SystemCoreSetup+0x68>)
 8005bfc:	4a17      	ldr	r2, [pc, #92]	; (8005c5c <SystemCoreSetup+0x6c>)
 8005bfe:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8005c00:	f3bf 8f4f 	dsb	sy
}
 8005c04:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8005c06:	b662      	cpsie	i
}
 8005c08:	bf00      	nop
  __DSB();
  __enable_irq();
    
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8005c0a:	4b13      	ldr	r3, [pc, #76]	; (8005c58 <SystemCoreSetup+0x68>)
 8005c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c10:	4a11      	ldr	r2, [pc, #68]	; (8005c58 <SystemCoreSetup+0x68>)
 8005c12:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005c16:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
                 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8005c1a:	4b0f      	ldr	r3, [pc, #60]	; (8005c58 <SystemCoreSetup+0x68>)
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	4a0e      	ldr	r2, [pc, #56]	; (8005c58 <SystemCoreSetup+0x68>)
 8005c20:	f023 0308 	bic.w	r3, r3, #8
 8005c24:	6153      	str	r3, [r2, #20]

  temp = FLASH0->FCON;
 8005c26:	4b0e      	ldr	r3, [pc, #56]	; (8005c60 <SystemCoreSetup+0x70>)
 8005c28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c2c:	695b      	ldr	r3, [r3, #20]
 8005c2e:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	f023 030f 	bic.w	r3, r3, #15
 8005c36:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f043 0303 	orr.w	r3, r3, #3
 8005c3e:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8005c40:	4b07      	ldr	r3, [pc, #28]	; (8005c60 <SystemCoreSetup+0x70>)
 8005c42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c46:	461a      	mov	r2, r3
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6153      	str	r3, [r2, #20]
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr
 8005c58:	e000ed00 	.word	0xe000ed00
 8005c5c:	08000000 	.word	0x08000000
 8005c60:	58001000 	.word	0x58001000

__WEAK void SystemCoreClockSetup(void)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	af00      	add	r7, sp, #0
#else
  /* Automatic calibration uses the fSTDBY */

  /* Enable HIB domain */
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8005c68:	4b75      	ldr	r3, [pc, #468]	; (8005e40 <SystemCoreSetup+0x250>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f003 0301 	and.w	r3, r3, #1
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d10c      	bne.n	8005c8e <SystemCoreSetup+0x9e>
  {
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 8005c74:	4b72      	ldr	r3, [pc, #456]	; (8005e40 <SystemCoreSetup+0x250>)
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	4a71      	ldr	r2, [pc, #452]	; (8005e40 <SystemCoreSetup+0x250>)
 8005c7a:	f043 0301 	orr.w	r3, r3, #1
 8005c7e:	6053      	str	r3, [r2, #4]

    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 8005c80:	bf00      	nop
 8005c82:	4b6f      	ldr	r3, [pc, #444]	; (8005e40 <SystemCoreSetup+0x250>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d0f9      	beq.n	8005c82 <SystemCoreSetup+0x92>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8005c8e:	4b6d      	ldr	r3, [pc, #436]	; (8005e44 <SystemCoreSetup+0x254>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d009      	beq.n	8005cae <SystemCoreSetup+0xbe>
  {
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 8005c9a:	4b6a      	ldr	r3, [pc, #424]	; (8005e44 <SystemCoreSetup+0x254>)
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	4a69      	ldr	r2, [pc, #420]	; (8005e44 <SystemCoreSetup+0x254>)
 8005ca0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ca4:	6093      	str	r3, [r2, #8]
    delay(DELAY_CNT_150US_50MHZ);
 8005ca6:	f641 504c 	movw	r0, #7500	; 0x1d4c
 8005caa:	f7ff ff78 	bl	8005b9e <delay>
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;

#endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */

  /* Enable automatic calibration of internal fast oscillator */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 8005cae:	4b66      	ldr	r3, [pc, #408]	; (8005e48 <SystemCoreSetup+0x258>)
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	4a65      	ldr	r2, [pc, #404]	; (8005e48 <SystemCoreSetup+0x258>)
 8005cb4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005cb8:	6053      	str	r3, [r2, #4]
#endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */

  delay(DELAY_CNT_50US_50MHZ);
 8005cba:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8005cbe:	f7ff ff6e 	bl	8005b9e <delay>

#if ENABLE_PLL

  /* enable PLL */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8005cc2:	4b61      	ldr	r3, [pc, #388]	; (8005e48 <SystemCoreSetup+0x258>)
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	4a60      	ldr	r2, [pc, #384]	; (8005e48 <SystemCoreSetup+0x258>)
 8005cc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ccc:	f023 0302 	bic.w	r3, r3, #2
 8005cd0:	6053      	str	r3, [r2, #4]

#if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
  /* enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 8005cd2:	4b5e      	ldr	r3, [pc, #376]	; (8005e4c <SystemCoreSetup+0x25c>)
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d029      	beq.n	8005d32 <SystemCoreSetup+0x142>
  {
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 8005cde:	4b5b      	ldr	r3, [pc, #364]	; (8005e4c <SystemCoreSetup+0x25c>)
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	4a5a      	ldr	r2, [pc, #360]	; (8005e4c <SystemCoreSetup+0x25c>)
 8005ce4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8005ce8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005cec:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 8005cee:	f000 f927 	bl	8005f40 <OSCHP_GetFrequency>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	4a56      	ldr	r2, [pc, #344]	; (8005e50 <SystemCoreSetup+0x260>)
 8005cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfa:	0d1b      	lsrs	r3, r3, #20
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	041a      	lsls	r2, r3, #16
 8005d00:	4b52      	ldr	r3, [pc, #328]	; (8005e4c <SystemCoreSetup+0x25c>)
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	4951      	ldr	r1, [pc, #324]	; (8005e4c <SystemCoreSetup+0x25c>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	604b      	str	r3, [r1, #4]

    /* select OSC_HP clock as PLL input */
    SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8005d0a:	4b4f      	ldr	r3, [pc, #316]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	4a4e      	ldr	r2, [pc, #312]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d10:	f023 0301 	bic.w	r3, r3, #1
 8005d14:	60d3      	str	r3, [r2, #12]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 8005d16:	4b4c      	ldr	r3, [pc, #304]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	4a4b      	ldr	r2, [pc, #300]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d1c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005d20:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 8005d22:	bf00      	nop
 8005d24:	4b48      	ldr	r3, [pc, #288]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8005d2c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8005d30:	d1f8      	bne.n	8005d24 <SystemCoreSetup+0x134>
  /* select backup clock as PLL input */
  SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
#endif

  /* Go to bypass the Main PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005d32:	4b45      	ldr	r3, [pc, #276]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	4a44      	ldr	r2, [pc, #272]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d38:	f043 0301 	orr.w	r3, r3, #1
 8005d3c:	6053      	str	r3, [r2, #4]

  /* disconnect Oscillator from PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8005d3e:	4b42      	ldr	r3, [pc, #264]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	4a41      	ldr	r2, [pc, #260]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d44:	f043 0310 	orr.w	r3, r3, #16
 8005d48:	6053      	str	r3, [r2, #4]

  /* Setup divider settings for main PLL */
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8005d4a:	4b3f      	ldr	r3, [pc, #252]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d4c:	4a41      	ldr	r2, [pc, #260]	; (8005e54 <SystemCoreSetup+0x264>)
 8005d4e:	609a      	str	r2, [r3, #8]
                      (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
                      (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8005d50:	4b3d      	ldr	r3, [pc, #244]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	4a3c      	ldr	r2, [pc, #240]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d5a:	6053      	str	r3, [r2, #4]

  /* connect Oscillator to PLL */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8005d5c:	4b3a      	ldr	r3, [pc, #232]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	4a39      	ldr	r2, [pc, #228]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d62:	f023 0310 	bic.w	r3, r3, #16
 8005d66:	6053      	str	r3, [r2, #4]

  /* restart PLL Lock detection */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8005d68:	4b37      	ldr	r3, [pc, #220]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	4a36      	ldr	r2, [pc, #216]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d72:	6053      	str	r3, [r2, #4]

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8005d74:	bf00      	nop
 8005d76:	4b34      	ldr	r3, [pc, #208]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0304 	and.w	r3, r3, #4
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d0f9      	beq.n	8005d76 <SystemCoreSetup+0x186>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8005d82:	4b31      	ldr	r3, [pc, #196]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	4a30      	ldr	r2, [pc, #192]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d88:	f023 0301 	bic.w	r3, r3, #1
 8005d8c:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8005d8e:	bf00      	nop
 8005d90:	4b2d      	ldr	r3, [pc, #180]	; (8005e48 <SystemCoreSetup+0x258>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 0301 	and.w	r3, r3, #1
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1f9      	bne.n	8005d90 <SystemCoreSetup+0x1a0>
  }
#endif /* ENABLE_PLL */

#if (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL)
  /* Switch system clock to PLL */
  SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 8005d9c:	4b2e      	ldr	r3, [pc, #184]	; (8005e58 <SystemCoreSetup+0x268>)
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	4a2d      	ldr	r2, [pc, #180]	; (8005e58 <SystemCoreSetup+0x268>)
 8005da2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005da6:	60d3      	str	r3, [r2, #12]
  /* Switch system clock to backup clock */
  SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk;
#endif

  /* Before scaling to final frequency we need to setup the clock dividers */
  SCU_CLK->PBCLKCR = PBCLKDIV;
 8005da8:	4b2b      	ldr	r3, [pc, #172]	; (8005e58 <SystemCoreSetup+0x268>)
 8005daa:	2200      	movs	r2, #0
 8005dac:	615a      	str	r2, [r3, #20]
  SCU_CLK->CPUCLKCR = CPUCLKDIV;
 8005dae:	4b2a      	ldr	r3, [pc, #168]	; (8005e58 <SystemCoreSetup+0x268>)
 8005db0:	2200      	movs	r2, #0
 8005db2:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = CCUCLKDIV;
 8005db4:	4b28      	ldr	r3, [pc, #160]	; (8005e58 <SystemCoreSetup+0x268>)
 8005db6:	2200      	movs	r2, #0
 8005db8:	621a      	str	r2, [r3, #32]
  SCU_CLK->WDTCLKCR = WDTCLKDIV;
 8005dba:	4b27      	ldr	r3, [pc, #156]	; (8005e58 <SystemCoreSetup+0x268>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_CLK->EBUCLKCR = EBUCLKDIV;
 8005dc0:	4b25      	ldr	r3, [pc, #148]	; (8005e58 <SystemCoreSetup+0x268>)
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	61da      	str	r2, [r3, #28]
  SCU_CLK->USBCLKCR = USBCLKDIV;
 8005dc6:	4b24      	ldr	r3, [pc, #144]	; (8005e58 <SystemCoreSetup+0x268>)
 8005dc8:	2203      	movs	r2, #3
 8005dca:	619a      	str	r2, [r3, #24]

#if ENABLE_PLL
  /* PLL frequency stepping...*/
  /* Reset OSCDISCDIS */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8005dcc:	4b1e      	ldr	r3, [pc, #120]	; (8005e48 <SystemCoreSetup+0x258>)
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	4a1d      	ldr	r2, [pc, #116]	; (8005e48 <SystemCoreSetup+0x258>)
 8005dd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dd6:	6053      	str	r3, [r2, #4]

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8005dd8:	4b1b      	ldr	r3, [pc, #108]	; (8005e48 <SystemCoreSetup+0x258>)
 8005dda:	4a20      	ldr	r2, [pc, #128]	; (8005e5c <SystemCoreSetup+0x26c>)
 8005ddc:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_60MHZ);
 8005dde:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8005de2:	f7ff fedc 	bl	8005b9e <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8005de6:	bf00      	nop
 8005de8:	4b17      	ldr	r3, [pc, #92]	; (8005e48 <SystemCoreSetup+0x258>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f003 0304 	and.w	r3, r3, #4
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d0f9      	beq.n	8005de8 <SystemCoreSetup+0x1f8>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8005df4:	4b14      	ldr	r3, [pc, #80]	; (8005e48 <SystemCoreSetup+0x258>)
 8005df6:	4a1a      	ldr	r2, [pc, #104]	; (8005e60 <SystemCoreSetup+0x270>)
 8005df8:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_90MHZ);
 8005dfa:	f241 1094 	movw	r0, #4500	; 0x1194
 8005dfe:	f7ff fece 	bl	8005b9e <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8005e02:	bf00      	nop
 8005e04:	4b10      	ldr	r3, [pc, #64]	; (8005e48 <SystemCoreSetup+0x258>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0304 	and.w	r3, r3, #4
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d0f9      	beq.n	8005e04 <SystemCoreSetup+0x214>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8005e10:	4b0d      	ldr	r3, [pc, #52]	; (8005e48 <SystemCoreSetup+0x258>)
 8005e12:	4a14      	ldr	r2, [pc, #80]	; (8005e64 <SystemCoreSetup+0x274>)
 8005e14:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_120MHZ);
 8005e16:	f241 7070 	movw	r0, #6000	; 0x1770
 8005e1a:	f7ff fec0 	bl	8005b9e <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8005e1e:	bf00      	nop
 8005e20:	4b09      	ldr	r3, [pc, #36]	; (8005e48 <SystemCoreSetup+0x258>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 0304 	and.w	r3, r3, #4
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d0f9      	beq.n	8005e20 <SystemCoreSetup+0x230>
  {
    /* wait for PLL Lock */
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8005e2c:	4b0e      	ldr	r3, [pc, #56]	; (8005e68 <SystemCoreSetup+0x278>)
 8005e2e:	2205      	movs	r2, #5
 8005e30:	60da      	str	r2, [r3, #12]
    /* wait for PLL Lock */
  }
#endif /* (USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Msk) */

  /* Enable selected clocks */
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 8005e32:	4b09      	ldr	r3, [pc, #36]	; (8005e58 <SystemCoreSetup+0x268>)
 8005e34:	2200      	movs	r2, #0
 8005e36:	605a      	str	r2, [r3, #4]
  PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
#endif

#endif  /* ENABLE_EXTCLK == 1  */

  SystemCoreClockUpdate();
 8005e38:	f000 f818 	bl	8005e6c <SystemCoreClockUpdate>
}
 8005e3c:	bf00      	nop
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	50004200 	.word	0x50004200
 8005e44:	50004400 	.word	0x50004400
 8005e48:	50004710 	.word	0x50004710
 8005e4c:	50004700 	.word	0x50004700
 8005e50:	6b5fca6b 	.word	0x6b5fca6b
 8005e54:	01134f00 	.word	0x01134f00
 8005e58:	50004600 	.word	0x50004600
 8005e5c:	01074f00 	.word	0x01074f00
 8005e60:	01044f00 	.word	0x01044f00
 8005e64:	01034f00 	.word	0x01034f00
 8005e68:	50004160 	.word	0x50004160

08005e6c <SystemCoreClockUpdate>:

__WEAK void SystemCoreClockUpdate(void)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 8005e72:	4b2f      	ldr	r3, [pc, #188]	; (8005f30 <SystemCoreClockUpdate+0xc4>)
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d03e      	beq.n	8005efc <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 8005e7e:	4b2d      	ldr	r3, [pc, #180]	; (8005f34 <SystemCoreClockUpdate+0xc8>)
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	f003 0301 	and.w	r3, r3, #1
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d002      	beq.n	8005e90 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 8005e8a:	4b2b      	ldr	r3, [pc, #172]	; (8005f38 <SystemCoreClockUpdate+0xcc>)
 8005e8c:	60fb      	str	r3, [r7, #12]
 8005e8e:	e002      	b.n	8005e96 <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8005e90:	f000 f856 	bl	8005f40 <OSCHP_GetFrequency>
 8005e94:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8005e96:	4b27      	ldr	r3, [pc, #156]	; (8005f34 <SystemCoreClockUpdate+0xc8>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 0304 	and.w	r3, r3, #4
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d020      	beq.n	8005ee4 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8005ea2:	4b24      	ldr	r3, [pc, #144]	; (8005f34 <SystemCoreClockUpdate+0xc8>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	0e1b      	lsrs	r3, r3, #24
 8005ea8:	f003 030f 	and.w	r3, r3, #15
 8005eac:	3301      	adds	r3, #1
 8005eae:	607b      	str	r3, [r7, #4]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8005eb0:	4b20      	ldr	r3, [pc, #128]	; (8005f34 <SystemCoreClockUpdate+0xc8>)
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	0a1b      	lsrs	r3, r3, #8
 8005eb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005eba:	3301      	adds	r3, #1
 8005ebc:	603b      	str	r3, [r7, #0]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8005ebe:	4b1d      	ldr	r3, [pc, #116]	; (8005f34 <SystemCoreClockUpdate+0xc8>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	0c1b      	lsrs	r3, r3, #16
 8005ec4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ec8:	3301      	adds	r3, #1
 8005eca:	60bb      	str	r3, [r7, #8]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	fb02 f303 	mul.w	r3, r2, r3
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	fbb2 f2f3 	udiv	r2, r2, r3
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	fb02 f303 	mul.w	r3, r2, r3
 8005ee0:	60fb      	str	r3, [r7, #12]
 8005ee2:	e00d      	b.n	8005f00 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8005ee4:	4b13      	ldr	r3, [pc, #76]	; (8005f34 <SystemCoreClockUpdate+0xc8>)
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005eec:	3301      	adds	r3, #1
 8005eee:	60bb      	str	r3, [r7, #8]
      
      temp = (temp / kdiv);
 8005ef0:	68fa      	ldr	r2, [r7, #12]
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef8:	60fb      	str	r3, [r7, #12]
 8005efa:	e001      	b.n	8005f00 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 8005efc:	4b0e      	ldr	r3, [pc, #56]	; (8005f38 <SystemCoreClockUpdate+0xcc>)
 8005efe:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8005f00:	4b0b      	ldr	r3, [pc, #44]	; (8005f30 <SystemCoreClockUpdate+0xc4>)
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	3301      	adds	r3, #1
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0e:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8005f10:	4b07      	ldr	r3, [pc, #28]	; (8005f30 <SystemCoreClockUpdate+0xc4>)
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	f003 0301 	and.w	r3, r3, #1
 8005f18:	3301      	adds	r3, #1
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f20:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 8005f22:	4a06      	ldr	r2, [pc, #24]	; (8005f3c <SystemCoreClockUpdate+0xd0>)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6013      	str	r3, [r2, #0]
}
 8005f28:	bf00      	nop
 8005f2a:	3710      	adds	r7, #16
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	50004600 	.word	0x50004600
 8005f34:	50004710 	.word	0x50004710
 8005f38:	016e3600 	.word	0x016e3600
 8005f3c:	2000ffc0 	.word	0x2000ffc0

08005f40 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
 8005f40:	b480      	push	{r7}
 8005f42:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
 8005f44:	4b02      	ldr	r3, [pc, #8]	; (8005f50 <OSCHP_GetFrequency+0x10>)
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr
 8005f50:	00b71b00 	.word	0x00b71b00

08005f54 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 8005f5c:	4b14      	ldr	r3, [pc, #80]	; (8005fb0 <_sbrk+0x5c>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d102      	bne.n	8005f6a <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 8005f64:	4b12      	ldr	r3, [pc, #72]	; (8005fb0 <_sbrk+0x5c>)
 8005f66:	4a13      	ldr	r2, [pc, #76]	; (8005fb4 <_sbrk+0x60>)
 8005f68:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 8005f6a:	4b11      	ldr	r3, [pc, #68]	; (8005fb0 <_sbrk+0x5c>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	3303      	adds	r3, #3
 8005f74:	f023 0303 	bic.w	r3, r3, #3
 8005f78:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 8005f7a:	4b0d      	ldr	r3, [pc, #52]	; (8005fb0 <_sbrk+0x5c>)
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4413      	add	r3, r2
 8005f82:	4a0d      	ldr	r2, [pc, #52]	; (8005fb8 <_sbrk+0x64>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d207      	bcs.n	8005f98 <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 8005f88:	4b09      	ldr	r3, [pc, #36]	; (8005fb0 <_sbrk+0x5c>)
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4413      	add	r3, r2
 8005f90:	4a07      	ldr	r2, [pc, #28]	; (8005fb0 <_sbrk+0x5c>)
 8005f92:	6013      	str	r3, [r2, #0]
    return (base);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	e006      	b.n	8005fa6 <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 8005f98:	f000 f818 	bl	8005fcc <__errno>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	220c      	movs	r2, #12
 8005fa0:	601a      	str	r2, [r3, #0]
    return ((caddr_t)-1);
 8005fa2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3710      	adds	r7, #16
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
 8005fae:	bf00      	nop
 8005fb0:	20000b3c 	.word	0x20000b3c
 8005fb4:	20000b40 	.word	0x20000b40
 8005fb8:	2000ffc0 	.word	0x2000ffc0

08005fbc <_init>:

/* Init */
void _init(void)
{}
 8005fbc:	b480      	push	{r7}
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	bf00      	nop
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
	...

08005fcc <__errno>:
 8005fcc:	4b01      	ldr	r3, [pc, #4]	; (8005fd4 <__errno+0x8>)
 8005fce:	6818      	ldr	r0, [r3, #0]
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	20000030 	.word	0x20000030

08005fd8 <__libc_init_array>:
 8005fd8:	b570      	push	{r4, r5, r6, lr}
 8005fda:	4e0d      	ldr	r6, [pc, #52]	; (8006010 <__libc_init_array+0x38>)
 8005fdc:	4d0d      	ldr	r5, [pc, #52]	; (8006014 <__libc_init_array+0x3c>)
 8005fde:	1b76      	subs	r6, r6, r5
 8005fe0:	10b6      	asrs	r6, r6, #2
 8005fe2:	d006      	beq.n	8005ff2 <__libc_init_array+0x1a>
 8005fe4:	2400      	movs	r4, #0
 8005fe6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fea:	3401      	adds	r4, #1
 8005fec:	4798      	blx	r3
 8005fee:	42a6      	cmp	r6, r4
 8005ff0:	d1f9      	bne.n	8005fe6 <__libc_init_array+0xe>
 8005ff2:	4e09      	ldr	r6, [pc, #36]	; (8006018 <__libc_init_array+0x40>)
 8005ff4:	4d09      	ldr	r5, [pc, #36]	; (800601c <__libc_init_array+0x44>)
 8005ff6:	1b76      	subs	r6, r6, r5
 8005ff8:	f7ff ffe0 	bl	8005fbc <_init>
 8005ffc:	10b6      	asrs	r6, r6, #2
 8005ffe:	d006      	beq.n	800600e <__libc_init_array+0x36>
 8006000:	2400      	movs	r4, #0
 8006002:	f855 3b04 	ldr.w	r3, [r5], #4
 8006006:	3401      	adds	r4, #1
 8006008:	4798      	blx	r3
 800600a:	42a6      	cmp	r6, r4
 800600c:	d1f9      	bne.n	8006002 <__libc_init_array+0x2a>
 800600e:	bd70      	pop	{r4, r5, r6, pc}
 8006010:	20000460 	.word	0x20000460
 8006014:	20000460 	.word	0x20000460
 8006018:	20000460 	.word	0x20000460
 800601c:	20000460 	.word	0x20000460

08006020 <memcpy>:
 8006020:	4684      	mov	ip, r0
 8006022:	ea41 0300 	orr.w	r3, r1, r0
 8006026:	f013 0303 	ands.w	r3, r3, #3
 800602a:	d16d      	bne.n	8006108 <memcpy+0xe8>
 800602c:	3a40      	subs	r2, #64	; 0x40
 800602e:	d341      	bcc.n	80060b4 <memcpy+0x94>
 8006030:	f851 3b04 	ldr.w	r3, [r1], #4
 8006034:	f840 3b04 	str.w	r3, [r0], #4
 8006038:	f851 3b04 	ldr.w	r3, [r1], #4
 800603c:	f840 3b04 	str.w	r3, [r0], #4
 8006040:	f851 3b04 	ldr.w	r3, [r1], #4
 8006044:	f840 3b04 	str.w	r3, [r0], #4
 8006048:	f851 3b04 	ldr.w	r3, [r1], #4
 800604c:	f840 3b04 	str.w	r3, [r0], #4
 8006050:	f851 3b04 	ldr.w	r3, [r1], #4
 8006054:	f840 3b04 	str.w	r3, [r0], #4
 8006058:	f851 3b04 	ldr.w	r3, [r1], #4
 800605c:	f840 3b04 	str.w	r3, [r0], #4
 8006060:	f851 3b04 	ldr.w	r3, [r1], #4
 8006064:	f840 3b04 	str.w	r3, [r0], #4
 8006068:	f851 3b04 	ldr.w	r3, [r1], #4
 800606c:	f840 3b04 	str.w	r3, [r0], #4
 8006070:	f851 3b04 	ldr.w	r3, [r1], #4
 8006074:	f840 3b04 	str.w	r3, [r0], #4
 8006078:	f851 3b04 	ldr.w	r3, [r1], #4
 800607c:	f840 3b04 	str.w	r3, [r0], #4
 8006080:	f851 3b04 	ldr.w	r3, [r1], #4
 8006084:	f840 3b04 	str.w	r3, [r0], #4
 8006088:	f851 3b04 	ldr.w	r3, [r1], #4
 800608c:	f840 3b04 	str.w	r3, [r0], #4
 8006090:	f851 3b04 	ldr.w	r3, [r1], #4
 8006094:	f840 3b04 	str.w	r3, [r0], #4
 8006098:	f851 3b04 	ldr.w	r3, [r1], #4
 800609c:	f840 3b04 	str.w	r3, [r0], #4
 80060a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80060a4:	f840 3b04 	str.w	r3, [r0], #4
 80060a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80060ac:	f840 3b04 	str.w	r3, [r0], #4
 80060b0:	3a40      	subs	r2, #64	; 0x40
 80060b2:	d2bd      	bcs.n	8006030 <memcpy+0x10>
 80060b4:	3230      	adds	r2, #48	; 0x30
 80060b6:	d311      	bcc.n	80060dc <memcpy+0xbc>
 80060b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80060bc:	f840 3b04 	str.w	r3, [r0], #4
 80060c0:	f851 3b04 	ldr.w	r3, [r1], #4
 80060c4:	f840 3b04 	str.w	r3, [r0], #4
 80060c8:	f851 3b04 	ldr.w	r3, [r1], #4
 80060cc:	f840 3b04 	str.w	r3, [r0], #4
 80060d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80060d4:	f840 3b04 	str.w	r3, [r0], #4
 80060d8:	3a10      	subs	r2, #16
 80060da:	d2ed      	bcs.n	80060b8 <memcpy+0x98>
 80060dc:	320c      	adds	r2, #12
 80060de:	d305      	bcc.n	80060ec <memcpy+0xcc>
 80060e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80060e4:	f840 3b04 	str.w	r3, [r0], #4
 80060e8:	3a04      	subs	r2, #4
 80060ea:	d2f9      	bcs.n	80060e0 <memcpy+0xc0>
 80060ec:	3204      	adds	r2, #4
 80060ee:	d008      	beq.n	8006102 <memcpy+0xe2>
 80060f0:	07d2      	lsls	r2, r2, #31
 80060f2:	bf1c      	itt	ne
 80060f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80060f8:	f800 3b01 	strbne.w	r3, [r0], #1
 80060fc:	d301      	bcc.n	8006102 <memcpy+0xe2>
 80060fe:	880b      	ldrh	r3, [r1, #0]
 8006100:	8003      	strh	r3, [r0, #0]
 8006102:	4660      	mov	r0, ip
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	2a08      	cmp	r2, #8
 800610a:	d313      	bcc.n	8006134 <memcpy+0x114>
 800610c:	078b      	lsls	r3, r1, #30
 800610e:	d08d      	beq.n	800602c <memcpy+0xc>
 8006110:	f010 0303 	ands.w	r3, r0, #3
 8006114:	d08a      	beq.n	800602c <memcpy+0xc>
 8006116:	f1c3 0304 	rsb	r3, r3, #4
 800611a:	1ad2      	subs	r2, r2, r3
 800611c:	07db      	lsls	r3, r3, #31
 800611e:	bf1c      	itt	ne
 8006120:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8006124:	f800 3b01 	strbne.w	r3, [r0], #1
 8006128:	d380      	bcc.n	800602c <memcpy+0xc>
 800612a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800612e:	f820 3b02 	strh.w	r3, [r0], #2
 8006132:	e77b      	b.n	800602c <memcpy+0xc>
 8006134:	3a04      	subs	r2, #4
 8006136:	d3d9      	bcc.n	80060ec <memcpy+0xcc>
 8006138:	3a01      	subs	r2, #1
 800613a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800613e:	f800 3b01 	strb.w	r3, [r0], #1
 8006142:	d2f9      	bcs.n	8006138 <memcpy+0x118>
 8006144:	780b      	ldrb	r3, [r1, #0]
 8006146:	7003      	strb	r3, [r0, #0]
 8006148:	784b      	ldrb	r3, [r1, #1]
 800614a:	7043      	strb	r3, [r0, #1]
 800614c:	788b      	ldrb	r3, [r1, #2]
 800614e:	7083      	strb	r3, [r0, #2]
 8006150:	4660      	mov	r0, ip
 8006152:	4770      	bx	lr

08006154 <memset>:
 8006154:	0783      	lsls	r3, r0, #30
 8006156:	b530      	push	{r4, r5, lr}
 8006158:	d048      	beq.n	80061ec <memset+0x98>
 800615a:	1e54      	subs	r4, r2, #1
 800615c:	2a00      	cmp	r2, #0
 800615e:	d03f      	beq.n	80061e0 <memset+0x8c>
 8006160:	b2ca      	uxtb	r2, r1
 8006162:	4603      	mov	r3, r0
 8006164:	e001      	b.n	800616a <memset+0x16>
 8006166:	3c01      	subs	r4, #1
 8006168:	d33a      	bcc.n	80061e0 <memset+0x8c>
 800616a:	f803 2b01 	strb.w	r2, [r3], #1
 800616e:	079d      	lsls	r5, r3, #30
 8006170:	d1f9      	bne.n	8006166 <memset+0x12>
 8006172:	2c03      	cmp	r4, #3
 8006174:	d92d      	bls.n	80061d2 <memset+0x7e>
 8006176:	b2cd      	uxtb	r5, r1
 8006178:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800617c:	2c0f      	cmp	r4, #15
 800617e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8006182:	d936      	bls.n	80061f2 <memset+0x9e>
 8006184:	f1a4 0210 	sub.w	r2, r4, #16
 8006188:	f022 0c0f 	bic.w	ip, r2, #15
 800618c:	f103 0e20 	add.w	lr, r3, #32
 8006190:	44e6      	add	lr, ip
 8006192:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8006196:	f103 0210 	add.w	r2, r3, #16
 800619a:	e942 5504 	strd	r5, r5, [r2, #-16]
 800619e:	e942 5502 	strd	r5, r5, [r2, #-8]
 80061a2:	3210      	adds	r2, #16
 80061a4:	4572      	cmp	r2, lr
 80061a6:	d1f8      	bne.n	800619a <memset+0x46>
 80061a8:	f10c 0201 	add.w	r2, ip, #1
 80061ac:	f014 0f0c 	tst.w	r4, #12
 80061b0:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 80061b4:	f004 0c0f 	and.w	ip, r4, #15
 80061b8:	d013      	beq.n	80061e2 <memset+0x8e>
 80061ba:	f1ac 0304 	sub.w	r3, ip, #4
 80061be:	f023 0303 	bic.w	r3, r3, #3
 80061c2:	3304      	adds	r3, #4
 80061c4:	4413      	add	r3, r2
 80061c6:	f842 5b04 	str.w	r5, [r2], #4
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d1fb      	bne.n	80061c6 <memset+0x72>
 80061ce:	f00c 0403 	and.w	r4, ip, #3
 80061d2:	b12c      	cbz	r4, 80061e0 <memset+0x8c>
 80061d4:	b2ca      	uxtb	r2, r1
 80061d6:	441c      	add	r4, r3
 80061d8:	f803 2b01 	strb.w	r2, [r3], #1
 80061dc:	429c      	cmp	r4, r3
 80061de:	d1fb      	bne.n	80061d8 <memset+0x84>
 80061e0:	bd30      	pop	{r4, r5, pc}
 80061e2:	4664      	mov	r4, ip
 80061e4:	4613      	mov	r3, r2
 80061e6:	2c00      	cmp	r4, #0
 80061e8:	d1f4      	bne.n	80061d4 <memset+0x80>
 80061ea:	e7f9      	b.n	80061e0 <memset+0x8c>
 80061ec:	4603      	mov	r3, r0
 80061ee:	4614      	mov	r4, r2
 80061f0:	e7bf      	b.n	8006172 <memset+0x1e>
 80061f2:	461a      	mov	r2, r3
 80061f4:	46a4      	mov	ip, r4
 80061f6:	e7e0      	b.n	80061ba <memset+0x66>
	...

08006200 <strlen>:
 8006200:	f890 f000 	pld	[r0]
 8006204:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8006208:	f020 0107 	bic.w	r1, r0, #7
 800620c:	f06f 0c00 	mvn.w	ip, #0
 8006210:	f010 0407 	ands.w	r4, r0, #7
 8006214:	f891 f020 	pld	[r1, #32]
 8006218:	f040 8049 	bne.w	80062ae <strlen+0xae>
 800621c:	f04f 0400 	mov.w	r4, #0
 8006220:	f06f 0007 	mvn.w	r0, #7
 8006224:	e9d1 2300 	ldrd	r2, r3, [r1]
 8006228:	f891 f040 	pld	[r1, #64]	; 0x40
 800622c:	f100 0008 	add.w	r0, r0, #8
 8006230:	fa82 f24c 	uadd8	r2, r2, ip
 8006234:	faa4 f28c 	sel	r2, r4, ip
 8006238:	fa83 f34c 	uadd8	r3, r3, ip
 800623c:	faa2 f38c 	sel	r3, r2, ip
 8006240:	bb4b      	cbnz	r3, 8006296 <strlen+0x96>
 8006242:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8006246:	fa82 f24c 	uadd8	r2, r2, ip
 800624a:	f100 0008 	add.w	r0, r0, #8
 800624e:	faa4 f28c 	sel	r2, r4, ip
 8006252:	fa83 f34c 	uadd8	r3, r3, ip
 8006256:	faa2 f38c 	sel	r3, r2, ip
 800625a:	b9e3      	cbnz	r3, 8006296 <strlen+0x96>
 800625c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 8006260:	fa82 f24c 	uadd8	r2, r2, ip
 8006264:	f100 0008 	add.w	r0, r0, #8
 8006268:	faa4 f28c 	sel	r2, r4, ip
 800626c:	fa83 f34c 	uadd8	r3, r3, ip
 8006270:	faa2 f38c 	sel	r3, r2, ip
 8006274:	b97b      	cbnz	r3, 8006296 <strlen+0x96>
 8006276:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 800627a:	f101 0120 	add.w	r1, r1, #32
 800627e:	fa82 f24c 	uadd8	r2, r2, ip
 8006282:	f100 0008 	add.w	r0, r0, #8
 8006286:	faa4 f28c 	sel	r2, r4, ip
 800628a:	fa83 f34c 	uadd8	r3, r3, ip
 800628e:	faa2 f38c 	sel	r3, r2, ip
 8006292:	2b00      	cmp	r3, #0
 8006294:	d0c6      	beq.n	8006224 <strlen+0x24>
 8006296:	2a00      	cmp	r2, #0
 8006298:	bf04      	itt	eq
 800629a:	3004      	addeq	r0, #4
 800629c:	461a      	moveq	r2, r3
 800629e:	ba12      	rev	r2, r2
 80062a0:	fab2 f282 	clz	r2, r2
 80062a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 80062a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 80062ac:	4770      	bx	lr
 80062ae:	e9d1 2300 	ldrd	r2, r3, [r1]
 80062b2:	f004 0503 	and.w	r5, r4, #3
 80062b6:	f1c4 0000 	rsb	r0, r4, #0
 80062ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 80062be:	f014 0f04 	tst.w	r4, #4
 80062c2:	f891 f040 	pld	[r1, #64]	; 0x40
 80062c6:	fa0c f505 	lsl.w	r5, ip, r5
 80062ca:	ea62 0205 	orn	r2, r2, r5
 80062ce:	bf1c      	itt	ne
 80062d0:	ea63 0305 	ornne	r3, r3, r5
 80062d4:	4662      	movne	r2, ip
 80062d6:	f04f 0400 	mov.w	r4, #0
 80062da:	e7a9      	b.n	8006230 <strlen+0x30>

080062dc <clock_config>:
 80062dc:	0250 0104 0000 0001 0000 0000 0000 0001     P...............
 80062ec:	0101 0101                                   ....

080062f0 <DeviceDescriptor>:
 80062f0:	0112 0110 0002 4000 058b 0058 0010 0201     .......@..X.....
 8006300:	0100 0000                                   ....

08006304 <ConfigurationDescriptor>:
 8006304:	0209 003e 0102 8000 0932 0004 0100 0202     ..>.....2.......
 8006314:	0001 2405 1000 0401 0224 0506 0624 0100     ...$....$...$...
 8006324:	0507 0381 0008 09ff 0104 0200 000a 0000     ................
 8006334:	0507 0203 0040 0705 8205 4002 0500 0000     ....@......@....

08006344 <LanguageString>:
 8006344:	0304 0409 0000 0000                         ........

0800634c <ManufacturerString>:
 800634c:	0358 0049 0000 006e 0000 0066 0000 0069     X.I...n...f...i.
 800635c:	0000 006e 0000 0065 0000 006f 0000 006e     ..n...e...o...n.
 800636c:	0000 0020 0000 0054 0000 0065 0000 0063     .. ...T...e...c.
 800637c:	0000 0068 0000 006e 0000 006f 0000 006c     ..h...n...o...l.
 800638c:	0000 006f 0000 0067 0000 0069 0000 0065     ..o...g...i...e.
 800639c:	0000 0073 0000 0000 0000 0000               ..s.........

080063a8 <ProductString>:
 80063a8:	0320 0049 0000 0046 0000 0058 0000 0020      .I...F...X... .
 80063b8:	0000 0043 0000 0044 0000 0043 0000 0000     ..C...D...C.....
 80063c8:	0000 0000                                   ....

080063cc <Driver_USBD0>:
 80063cc:	210d 0800 2175 0800 23b1 0800 23ed 0800     .!..u!...#...#..
 80063dc:	2421 0800 2455 0800 265d 0800 287d 0800     !$..U$..]&..}(..
 80063ec:	2b75 0800 26a9 0800 24b9 0800 2541 0800     u+...&...$..A%..
 80063fc:	25b9 0800 27f5 0800 2ce5 0800 2d11 0800     .%...'...,...-..
 800640c:	20a1 0000 0000 0002                         . ......

08006414 <_global_impure_ptr>:
 8006414:	0038 2000                                   8.. 
