#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000293f912faa0 .scope module, "tb_uart_receiver" "tb_uart_receiver" 2 5;
 .timescale -9 -12;
P_00000293f912fc30 .param/l "NUM_DATA" 0 2 10, +C4<00000000000000000000000100000000>;
P_00000293f912fc68 .param/l "PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
P_00000293f912fca0 .param/l "idle" 0 2 9, +C4<00000000000000000000000000000000>;
v00000293f91a9750_0 .net "baud_rate_signal", 0 0, L_00000293f91abb60;  1 drivers
v00000293f91a9bb0_0 .var "clk", 0 0;
v00000293f91a9890_0 .net "data", 7 0, v00000293f91a9610_0;  1 drivers
v00000293f91a9930_0 .var/i "error", 31 0;
v00000293f91a99d0_0 .var/i "i", 31 0;
v00000293f91a9c50_0 .var "in_data", 9 0;
v00000293f91a9390_0 .var "input_data", 7 0;
v00000293f91a9d90_0 .var/i "j", 31 0;
v00000293f91a9430_0 .var/i "k", 31 0;
v00000293f91a94d0_0 .var/i "m", 31 0;
v00000293f91a9a70_0 .var "rst", 0 0;
v00000293f91ab340 .array "solution", 255 0, 9 0;
v00000293f91aad00_0 .var "uart_rx", 0 0;
v00000293f91aac60_0 .net "valid_data", 0 0, v00000293f91a91b0_0;  1 drivers
E_00000293f912d9b0 .event negedge, v00000293f913cd30_0;
E_00000293f912dd70 .event anyedge, v00000293f913cd30_0;
E_00000293f912da70 .event anyedge, v00000293f91a9e30_0;
E_00000293f912e170 .event posedge, v00000293f913cd30_0;
S_00000293f9142770 .scope module, "u_baud_rate_generator" "baud_rate_generator" 2 47, 3 1 0, S_00000293f912faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "baud_rate_signal";
P_00000293f912ddb0 .param/l "BAUD_RATE_NUMBER" 0 3 6, C4<00000000010100>;
v00000293f912c540_0 .net *"_ivl_0", 31 0, L_00000293f91aa8a0;  1 drivers
L_00000293f9530088 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000293f90a7210_0 .net *"_ivl_3", 17 0, L_00000293f9530088;  1 drivers
L_00000293f95300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000293f912fce0_0 .net/2u *"_ivl_4", 31 0, L_00000293f95300d0;  1 drivers
v00000293f913cd30_0 .net "baud_rate_signal", 0 0, L_00000293f91abb60;  alias, 1 drivers
v00000293f9142900_0 .net "clk", 0 0, v00000293f91a9bb0_0;  1 drivers
v00000293f91429a0_0 .var "count", 13 0;
v00000293f91a9e30_0 .net "rst", 0 0, v00000293f91a9a70_0;  1 drivers
E_00000293f912dab0/0 .event negedge, v00000293f91a9e30_0;
E_00000293f912dab0/1 .event posedge, v00000293f9142900_0;
E_00000293f912dab0 .event/or E_00000293f912dab0/0, E_00000293f912dab0/1;
L_00000293f91aa8a0 .concat [ 14 18 0 0], v00000293f91429a0_0, L_00000293f9530088;
L_00000293f91abb60 .cmp/eq 32, L_00000293f91aa8a0, L_00000293f95300d0;
S_00000293f9142a40 .scope module, "u_uart_receiver" "uart_receiver" 2 38, 4 1 0, S_00000293f912faa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "uart_rx";
    .port_info 1 /INPUT 1 "baud_rate_signal";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "valid_data";
P_00000293f90a8aa0 .param/l "idle" 0 4 10, +C4<00000000000000000000000000000000>;
P_00000293f90a8ad8 .param/l "receive" 0 4 10, +C4<00000000000000000000000000000001>;
v00000293f91aa010_0 .net "baud_rate_signal", 0 0, L_00000293f91abb60;  alias, 1 drivers
v00000293f91a9ed0_0 .var "bit_counter", 3 0;
v00000293f91a97f0_0 .net "clk", 0 0, v00000293f91a9bb0_0;  alias, 1 drivers
v00000293f91a9f70_0 .var "d", 7 0;
v00000293f91a9610_0 .var "data", 7 0;
v00000293f91a9110_0 .var "next_bit_counter", 3 0;
v00000293f91a9b10_0 .var "next_state", 0 0;
v00000293f91a96b0_0 .net "rst", 0 0, v00000293f91a9a70_0;  alias, 1 drivers
v00000293f91a9570_0 .var "state", 0 0;
v00000293f91a9250_0 .var "stop_bit", 0 0;
v00000293f91a9cf0_0 .net "uart_rx", 0 0, v00000293f91aad00_0;  1 drivers
v00000293f91a91b0_0 .var "valid_data", 0 0;
v00000293f91a92f0_0 .var "valid_data_local", 0 0;
E_00000293f912e230 .event posedge, v00000293f9142900_0;
E_00000293f912d7b0/0 .event anyedge, v00000293f91a9570_0, v00000293f913cd30_0, v00000293f91a9cf0_0, v00000293f91a9ed0_0;
E_00000293f912d7b0/1 .event anyedge, v00000293f91a9250_0;
E_00000293f912d7b0 .event/or E_00000293f912d7b0/0, E_00000293f912d7b0/1;
    .scope S_00000293f9142a40;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000293f91a9ed0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000293f91a9570_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000293f91a9110_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000293f91a9b10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000293f91a9f70_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00000293f9142a40;
T_1 ;
    %wait E_00000293f912d7b0;
    %load/vec4 v00000293f91a9570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v00000293f91aa010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.3, 4;
    %load/vec4 v00000293f91a9cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000293f91a9b10_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v00000293f91a9570_0;
    %store/vec4 v00000293f91a9b10_0, 0, 1;
T_1.6 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000293f91a9b10_0, 0, 1;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000293f91a92f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000293f91a9110_0, 0, 4;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v00000293f91aa010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v00000293f91a9ed0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_1.9, 4;
    %load/vec4 v00000293f91a9cf0_0;
    %store/vec4 v00000293f91a9250_0, 0, 1;
    %load/vec4 v00000293f91a9250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000293f91a92f0_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000293f91a92f0_0, 0, 1;
T_1.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000293f91a9110_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000293f91a9b10_0, 0, 1;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v00000293f91a9cf0_0;
    %ix/getv 4, v00000293f91a9ed0_0;
    %store/vec4 v00000293f91a9f70_0, 4, 1;
    %load/vec4 v00000293f91a9ed0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000293f91a9110_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000293f91a9b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000293f91a92f0_0, 0, 1;
T_1.10 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000293f91a9ed0_0;
    %store/vec4 v00000293f91a9110_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000293f91a9b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000293f91a92f0_0, 0, 1;
T_1.8 ;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000293f9142a40;
T_2 ;
    %wait E_00000293f912e230;
    %load/vec4 v00000293f91a96b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000293f91a9570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000293f91a9ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000293f91a9610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000293f91a91b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000293f91a9b10_0;
    %assign/vec4 v00000293f91a9570_0, 0;
    %load/vec4 v00000293f91a9110_0;
    %assign/vec4 v00000293f91a9ed0_0, 0;
    %load/vec4 v00000293f91a9f70_0;
    %assign/vec4 v00000293f91a9610_0, 0;
    %load/vec4 v00000293f91a92f0_0;
    %assign/vec4 v00000293f91a91b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000293f9142770;
T_3 ;
    %wait E_00000293f912dab0;
    %load/vec4 v00000293f91a9e30_0;
    %load/vec4 v00000293f913cd30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 20, 0, 14;
    %assign/vec4 v00000293f91429a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000293f91429a0_0;
    %subi 1, 0, 14;
    %assign/vec4 v00000293f91429a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000293f912faa0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000293f91aad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000293f91a9bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000293f91a9a70_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000293f912faa0;
T_5 ;
    %vpi_call 2 33 "$readmemb", "solution.dat", v00000293f91ab340 {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000293f912faa0;
T_6 ;
    %vpi_call 2 55 "$dumpfile", "uart_receiver_tb.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000293f912faa0;
T_7 ;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v00000293f91a9bb0_0;
    %inv;
    %store/vec4 v00000293f91a9bb0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_00000293f912faa0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000293f91a9a70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000293f91a9a70_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000293f912faa0;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000293f91a9390_0, 0, 8;
T_9.0 ;
    %load/vec4 v00000293f91a9a70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_00000293f912da70;
    %jmp T_9.0;
T_9.1 ;
T_9.2 ;
    %load/vec4 v00000293f91a9a70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.3, 6;
    %wait E_00000293f912da70;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000293f91a9d90_0, 0, 32;
T_9.4 ;
    %load/vec4 v00000293f91a9d90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.5, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000293f91a9390_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000293f91a9c50_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000293f91a99d0_0, 0, 32;
T_9.6 ;
    %load/vec4 v00000293f91a99d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_9.7, 5;
    %wait E_00000293f912e170;
    %load/vec4 v00000293f91a9c50_0;
    %load/vec4 v00000293f91a99d0_0;
    %part/s 1;
    %store/vec4 v00000293f91aad00_0, 0, 1;
    %load/vec4 v00000293f91a99d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000293f91a99d0_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %load/vec4 v00000293f91a9390_0;
    %addi 1, 0, 8;
    %store/vec4 v00000293f91a9390_0, 0, 8;
    %load/vec4 v00000293f91a9d90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000293f91a9d90_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %end;
    .thread T_9;
    .scope S_00000293f912faa0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000293f91a9930_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000293f91a9a70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.1, 6;
    %wait E_00000293f912da70;
    %jmp T_10.0;
T_10.1 ;
T_10.2 ;
    %load/vec4 v00000293f91a9a70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.3, 6;
    %wait E_00000293f912da70;
    %jmp T_10.2;
T_10.3 ;
T_10.4 ;
    %load/vec4 v00000293f91a9750_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.5, 6;
    %wait E_00000293f912dd70;
    %jmp T_10.4;
T_10.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000293f91a94d0_0, 0, 32;
T_10.6 ;
    %load/vec4 v00000293f91a94d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000293f91a9430_0, 0, 32;
T_10.8 ;
    %load/vec4 v00000293f91a9430_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_10.9, 5;
    %wait E_00000293f912d9b0;
    %load/vec4 v00000293f91aad00_0;
    %ix/getv/s 4, v00000293f91a94d0_0;
    %load/vec4a v00000293f91ab340, 4;
    %load/vec4 v00000293f91a9430_0;
    %part/s 1;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %load/vec4 v00000293f91a9930_0;
    %store/vec4 v00000293f91a9930_0, 0, 32;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v00000293f91a9930_0;
    %addi 1, 0, 32;
    %store/vec4 v00000293f91a9930_0, 0, 32;
    %load/vec4 v00000293f91a94d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 100 "$display", "pattern number No.%d, bit.%d is wrong at time:%t", S<0,vec4,s32>, v00000293f91a9430_0, $time {1 0 0};
    %ix/getv/s 4, v00000293f91a9d90_0;
    %load/vec4a v00000293f91ab340, 4;
    %load/vec4 v00000293f91a9430_0;
    %part/s 1;
    %vpi_call 2 101 "$display", "your answer is %b, but the correct answer is %b", v00000293f91aad00_0, S<0,vec4,u1> {1 0 0};
T_10.11 ;
    %load/vec4 v00000293f91a9430_0;
    %addi 1, 0, 32;
    %store/vec4 v00000293f91a9430_0, 0, 32;
    %jmp T_10.8;
T_10.9 ;
    %load/vec4 v00000293f91a94d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000293f91a94d0_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %load/vec4 v00000293f91a9930_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call 2 107 "$display", "Your answer is correct!" {0 0 0};
    %jmp T_10.13;
T_10.12 ;
    %vpi_call 2 109 "$display", "Your answer is wrong! number of error =%d", v00000293f91a9930_0 {0 0 0};
T_10.13 ;
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_receiver_tb.v";
    "./baud_rate_generator.v";
    "./uart_receiver.v";
