 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 21:01:26 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (DFFRQX2M)                0.58       0.58 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.58 f
  ALU/B[7] (ALU_16B)                                      0.00       0.58 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.58 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.76 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.96 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.12 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.38 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.62 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.06 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.37 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.24       2.61 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.10 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.34 r
  ALU/div_56/U65/Y (AND2X1M)                              0.24       3.58 r
  ALU/div_56/U52/Y (CLKMX2X2M)                            0.27       3.85 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.30 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.63 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       4.94 f
  ALU/div_56/U67/Y (AND2X1M)                              0.28       5.22 f
  ALU/div_56/U56/Y (CLKMX2X2M)                            0.24       5.45 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       5.91 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.24 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.57 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.87 f
  ALU/div_56/U69/Y (AND3X1M)                              0.39       7.27 f
  ALU/div_56/U59/Y (CLKMX2X2M)                            0.25       7.51 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       7.97 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.30 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.62 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       8.95 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.26 f
  ALU/div_56/U70/Y (AND2X1M)                              0.32       9.58 f
  ALU/div_56/U61/Y (CLKMX2X2M)                            0.25       9.83 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.29 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.62 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      10.95 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.27 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.60 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      11.91 f
  ALU/div_56/U72/Y (AND2X1M)                              0.34      12.25 f
  ALU/div_56/U62/Y (CLKMX2X2M)                            0.24      12.49 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)        0.45      12.94 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)        0.33      13.27 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)        0.33      13.60 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)        0.33      13.92 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)        0.33      14.25 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)        0.33      14.58 f
  ALU/div_56/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)        0.31      14.89 f
  ALU/div_56/quotient[0] (ALU_16B_DW_div_uns_0)           0.00      14.89 f
  ALU/U46/Y (OAI2BB1X2M)                                  0.19      15.08 f
  ALU/U45/Y (AOI211X2M)                                   0.21      15.29 r
  ALU/U42/Y (AOI31X2M)                                    0.12      15.41 f
  ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                         0.00      15.41 f
  data arrival time                                                 15.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -15.41
  --------------------------------------------------------------------------
  slack (MET)                                                        4.24


  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (DFFRQX2M)                0.58       0.58 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.58 f
  ALU/B[7] (ALU_16B)                                      0.00       0.58 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.58 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.76 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.96 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.12 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.38 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.62 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.06 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.37 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.24       2.61 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.10 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.34 r
  ALU/div_56/U65/Y (AND2X1M)                              0.24       3.58 r
  ALU/div_56/U52/Y (CLKMX2X2M)                            0.27       3.85 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.30 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.63 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       4.94 f
  ALU/div_56/U67/Y (AND2X1M)                              0.28       5.22 f
  ALU/div_56/U56/Y (CLKMX2X2M)                            0.24       5.45 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       5.91 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.24 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.57 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.87 f
  ALU/div_56/U69/Y (AND3X1M)                              0.39       7.27 f
  ALU/div_56/U59/Y (CLKMX2X2M)                            0.25       7.51 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       7.97 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.30 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.62 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       8.95 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.26 f
  ALU/div_56/U70/Y (AND2X1M)                              0.32       9.58 f
  ALU/div_56/U61/Y (CLKMX2X2M)                            0.25       9.83 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.29 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.62 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      10.95 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.27 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.60 f
  ALU/div_56/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      11.91 f
  ALU/div_56/U72/Y (AND2X1M)                              0.34      12.25 f
  ALU/div_56/quotient[1] (ALU_16B_DW_div_uns_0)           0.00      12.25 f
  ALU/U53/Y (OAI2BB1X2M)                                  0.25      12.50 f
  ALU/U52/Y (AOI211X2M)                                   0.21      12.70 r
  ALU/U49/Y (AOI31X2M)                                    0.12      12.83 f
  ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                         0.00      12.83 f
  data arrival time                                                 12.83

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -12.83
  --------------------------------------------------------------------------
  slack (MET)                                                        6.82


  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (DFFRQX2M)                0.58       0.58 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.58 f
  ALU/B[7] (ALU_16B)                                      0.00       0.58 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.58 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.76 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.96 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.12 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.38 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.62 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.06 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.37 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.24       2.61 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.10 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.34 r
  ALU/div_56/U65/Y (AND2X1M)                              0.24       3.58 r
  ALU/div_56/U52/Y (CLKMX2X2M)                            0.27       3.85 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.30 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.63 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       4.94 f
  ALU/div_56/U67/Y (AND2X1M)                              0.28       5.22 f
  ALU/div_56/U56/Y (CLKMX2X2M)                            0.24       5.45 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       5.91 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.24 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.57 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.87 f
  ALU/div_56/U69/Y (AND3X1M)                              0.39       7.27 f
  ALU/div_56/U59/Y (CLKMX2X2M)                            0.25       7.51 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       7.97 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.30 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.62 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       8.95 f
  ALU/div_56/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.26 f
  ALU/div_56/U70/Y (AND2X1M)                              0.32       9.58 f
  ALU/div_56/quotient[2] (ALU_16B_DW_div_uns_0)           0.00       9.58 f
  ALU/U62/Y (AOI22X1M)                                    0.20       9.78 r
  ALU/U60/Y (OAI21X2M)                                    0.09       9.87 f
  ALU/U59/Y (AOI221XLM)                                   0.32      10.19 r
  ALU/U56/Y (AOI31X2M)                                    0.14      10.34 f
  ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                         0.00      10.34 f
  data arrival time                                                 10.34

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                -10.34
  --------------------------------------------------------------------------
  slack (MET)                                                        9.32


  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (DFFRQX2M)                0.58       0.58 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.58 f
  ALU/B[7] (ALU_16B)                                      0.00       0.58 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.58 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.76 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.96 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.12 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.38 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.62 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.06 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.37 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.24       2.61 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.10 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.34 r
  ALU/div_56/U65/Y (AND2X1M)                              0.24       3.58 r
  ALU/div_56/U52/Y (CLKMX2X2M)                            0.27       3.85 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.30 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.63 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       4.94 f
  ALU/div_56/U67/Y (AND2X1M)                              0.28       5.22 f
  ALU/div_56/U56/Y (CLKMX2X2M)                            0.24       5.45 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       5.91 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.24 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.57 f
  ALU/div_56/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.87 f
  ALU/div_56/U69/Y (AND3X1M)                              0.39       7.27 f
  ALU/div_56/quotient[3] (ALU_16B_DW_div_uns_0)           0.00       7.27 f
  ALU/U70/Y (AOI22X1M)                                    0.19       7.46 r
  ALU/U68/Y (OAI21X2M)                                    0.09       7.55 f
  ALU/U67/Y (AOI221XLM)                                   0.32       7.87 r
  ALU/U64/Y (AOI31X2M)                                    0.14       8.01 f
  ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                         0.00       8.01 f
  data arrival time                                                  8.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -8.01
  --------------------------------------------------------------------------
  slack (MET)                                                       11.64


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.41 r
  ALU/A[1] (ALU_16B)                                      0.00       0.41 r
  ALU/U123/Y (BUFX2M)                                     0.28       0.69 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.69 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.84 f
  ALU/mult_49/U107/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U4/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.92 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U10/Y (CLKXOR2X2M)                          0.31       4.80 r
  ALU/mult_49/FS_1/A[7] (ALU_16B_DW01_add_1)              0.00       4.80 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.87 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.24 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.51 f
  ALU/mult_49/FS_1/U26/Y (OA21X1M)                        0.40       5.90 f
  ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                      0.25       6.15 r
  ALU/mult_49/FS_1/U19/Y (OAI21X1M)                       0.13       6.28 f
  ALU/mult_49/FS_1/U2/Y (AOI21BX2M)                       0.17       6.45 f
  ALU/mult_49/FS_1/U4/Y (XNOR2X2M)                        0.12       6.57 r
  ALU/mult_49/FS_1/SUM[13] (ALU_16B_DW01_add_1)           0.00       6.57 r
  ALU/mult_49/PRODUCT[15] (ALU_16B_DW02_mult_0)           0.00       6.57 r
  ALU/U10/Y (OAI2BB1X2M)                                  0.15       6.72 r
  ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                        0.00       6.72 r
  data arrival time                                                  6.72

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -6.72
  --------------------------------------------------------------------------
  slack (MET)                                                       12.80


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.41 r
  ALU/A[1] (ALU_16B)                                      0.00       0.41 r
  ALU/U123/Y (BUFX2M)                                     0.28       0.69 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.69 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.84 f
  ALU/mult_49/U107/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U4/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.92 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U10/Y (CLKXOR2X2M)                          0.31       4.80 r
  ALU/mult_49/FS_1/A[7] (ALU_16B_DW01_add_1)              0.00       4.80 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.87 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.24 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.51 f
  ALU/mult_49/FS_1/U26/Y (OA21X1M)                        0.40       5.90 f
  ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                      0.25       6.15 r
  ALU/mult_49/FS_1/U20/Y (XOR3XLM)                        0.16       6.31 r
  ALU/mult_49/FS_1/SUM[12] (ALU_16B_DW01_add_1)           0.00       6.31 r
  ALU/mult_49/PRODUCT[14] (ALU_16B_DW02_mult_0)           0.00       6.31 r
  ALU/U9/Y (OAI2BB1X2M)                                   0.13       6.44 r
  ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                        0.00       6.44 r
  data arrival time                                                  6.44

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -6.44
  --------------------------------------------------------------------------
  slack (MET)                                                       13.07


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.41 r
  ALU/A[1] (ALU_16B)                                      0.00       0.41 r
  ALU/U123/Y (BUFX2M)                                     0.28       0.69 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.69 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.84 f
  ALU/mult_49/U107/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U4/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.92 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U10/Y (CLKXOR2X2M)                          0.31       4.80 r
  ALU/mult_49/FS_1/A[7] (ALU_16B_DW01_add_1)              0.00       4.80 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.87 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.24 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.51 f
  ALU/mult_49/FS_1/U26/Y (OA21X1M)                        0.40       5.90 f
  ALU/mult_49/FS_1/U22/Y (XNOR2X1M)                       0.10       6.01 r
  ALU/mult_49/FS_1/SUM[11] (ALU_16B_DW01_add_1)           0.00       6.01 r
  ALU/mult_49/PRODUCT[13] (ALU_16B_DW02_mult_0)           0.00       6.01 r
  ALU/U12/Y (OAI2BB1X2M)                                  0.15       6.16 r
  ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                        0.00       6.16 r
  data arrival time                                                  6.16

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -6.16
  --------------------------------------------------------------------------
  slack (MET)                                                       13.36


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.41 r
  ALU/A[1] (ALU_16B)                                      0.00       0.41 r
  ALU/U123/Y (BUFX2M)                                     0.28       0.69 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.69 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.84 f
  ALU/mult_49/U107/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U4/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.92 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U10/Y (CLKXOR2X2M)                          0.31       4.80 r
  ALU/mult_49/FS_1/A[7] (ALU_16B_DW01_add_1)              0.00       4.80 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.87 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.24 f
  ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.51 f
  ALU/mult_49/FS_1/U27/Y (CLKXOR2X2M)                     0.26       5.77 r
  ALU/mult_49/FS_1/SUM[10] (ALU_16B_DW01_add_1)           0.00       5.77 r
  ALU/mult_49/PRODUCT[12] (ALU_16B_DW02_mult_0)           0.00       5.77 r
  ALU/U11/Y (OAI2BB1X2M)                                  0.12       5.89 r
  ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                        0.00       5.89 r
  data arrival time                                                  5.89

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       13.63


  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (DFFRQX2M)                0.58       0.58 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.58 f
  ALU/B[7] (ALU_16B)                                      0.00       0.58 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.58 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.76 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.96 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.12 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.38 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.62 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.06 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.37 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.24       2.61 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.10 r
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.34 r
  ALU/div_56/U65/Y (AND2X1M)                              0.24       3.58 r
  ALU/div_56/U52/Y (CLKMX2X2M)                            0.27       3.85 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.30 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.63 f
  ALU/div_56/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       4.94 f
  ALU/div_56/U67/Y (AND2X1M)                              0.28       5.22 f
  ALU/div_56/quotient[4] (ALU_16B_DW_div_uns_0)           0.00       5.22 f
  ALU/U74/Y (AOI22X1M)                                    0.18       5.40 r
  ALU/U72/Y (OAI21X2M)                                    0.09       5.49 f
  ALU/U79/Y (AOI221XLM)                                   0.32       5.81 r
  ALU/U76/Y (AOI31X2M)                                    0.14       5.95 f
  ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                         0.00       5.95 f
  data arrival time                                                  5.95

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -5.95
  --------------------------------------------------------------------------
  slack (MET)                                                       13.70


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.41 r
  ALU/A[1] (ALU_16B)                                      0.00       0.41 r
  ALU/U123/Y (BUFX2M)                                     0.28       0.69 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.69 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.84 f
  ALU/mult_49/U107/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U4/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_2/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_2/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_2/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_2/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_2/CO (ADDFX2M)                         0.55       3.92 r
  ALU/mult_49/S4_2/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U10/Y (CLKXOR2X2M)                          0.31       4.80 r
  ALU/mult_49/FS_1/A[7] (ALU_16B_DW01_add_1)              0.00       4.80 r
  ALU/mult_49/FS_1/U3/Y (NAND2X2M)                        0.07       4.87 f
  ALU/mult_49/FS_1/U31/Y (OA21X1M)                        0.37       5.24 f
  ALU/mult_49/FS_1/U15/Y (XNOR2X1M)                       0.10       5.35 r
  ALU/mult_49/FS_1/SUM[9] (ALU_16B_DW01_add_1)            0.00       5.35 r
  ALU/mult_49/PRODUCT[11] (ALU_16B_DW02_mult_0)           0.00       5.35 r
  ALU/U15/Y (OAI2BB1X2M)                                  0.15       5.50 r
  ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                        0.00       5.50 r
  data arrival time                                                  5.50

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -5.50
  --------------------------------------------------------------------------
  slack (MET)                                                       14.02


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.41 r
  ALU/A[1] (ALU_16B)                                      0.00       0.41 r
  ALU/U123/Y (BUFX2M)                                     0.28       0.69 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.69 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.84 f
  ALU/mult_49/U106/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U2/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_3/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_3/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_3/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_3/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_3/CO (ADDFX2M)                         0.55       3.92 r
  ALU/mult_49/S4_3/S (ADDFX2M)                            0.58       4.49 f
  ALU/mult_49/U11/Y (CLKXOR2X2M)                          0.30       4.79 r
  ALU/mult_49/FS_1/A[8] (ALU_16B_DW01_add_1)              0.00       4.79 r
  ALU/mult_49/FS_1/U33/Y (NOR2X1M)                        0.06       4.86 f
  ALU/mult_49/FS_1/U18/Y (NAND2BX1M)                      0.20       5.06 f
  ALU/mult_49/FS_1/U17/Y (CLKXOR2X2M)                     0.19       5.25 r
  ALU/mult_49/FS_1/SUM[8] (ALU_16B_DW01_add_1)            0.00       5.25 r
  ALU/mult_49/PRODUCT[10] (ALU_16B_DW02_mult_0)           0.00       5.25 r
  ALU/U14/Y (OAI2BB1X2M)                                  0.12       5.37 r
  ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                        0.00       5.37 r
  data arrival time                                                  5.37

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                       0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -5.37
  --------------------------------------------------------------------------
  slack (MET)                                                       14.14


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.41 r
  ALU/A[1] (ALU_16B)                                      0.00       0.41 r
  ALU/U123/Y (BUFX2M)                                     0.28       0.69 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.69 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.84 f
  ALU/mult_49/U109/Y (NOR2X1M)                            0.19       1.03 r
  ALU/mult_49/U5/Y (AND2X2M)                              0.16       1.19 r
  ALU/mult_49/S1_2_0/CO (ADDFX2M)                         0.54       1.73 r
  ALU/mult_49/S1_3_0/CO (ADDFX2M)                         0.55       2.28 r
  ALU/mult_49/S1_4_0/CO (ADDFX2M)                         0.55       2.83 r
  ALU/mult_49/S1_5_0/CO (ADDFX2M)                         0.55       3.38 r
  ALU/mult_49/S1_6_0/CO (ADDFX2M)                         0.55       3.93 r
  ALU/mult_49/S4_0/S (ADDFX2M)                            0.56       4.49 f
  ALU/mult_49/FS_1/A[5] (ALU_16B_DW01_add_1)              0.00       4.49 f
  ALU/mult_49/FS_1/U14/Y (BUFX2M)                         0.15       4.64 f
  ALU/mult_49/FS_1/SUM[5] (ALU_16B_DW01_add_1)            0.00       4.64 f
  ALU/mult_49/PRODUCT[7] (ALU_16B_DW02_mult_0)            0.00       4.64 f
  ALU/U25/Y (OAI2BB2X1M)                                  0.22       4.86 f
  ALU/U128/Y (AOI221XLM)                                  0.33       5.19 r
  ALU/U125/Y (AOI31X2M)                                   0.14       5.33 f
  ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                         0.00       5.33 f
  data arrival time                                                  5.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                       14.32


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.41 r
  ALU/A[1] (ALU_16B)                                      0.00       0.41 r
  ALU/U123/Y (BUFX2M)                                     0.28       0.69 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.69 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.84 f
  ALU/mult_49/U108/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U3/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_1/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_1/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_1/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_1/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_1/CO (ADDFX2M)                         0.55       3.92 r
  ALU/mult_49/S4_1/S (ADDFX2M)                            0.59       4.50 f
  ALU/mult_49/U28/Y (INVX2M)                              0.08       4.58 r
  ALU/mult_49/U27/Y (XNOR2X2M)                            0.17       4.75 r
  ALU/mult_49/FS_1/A[6] (ALU_16B_DW01_add_1)              0.00       4.75 r
  ALU/mult_49/FS_1/U7/Y (INVX2M)                          0.06       4.82 f
  ALU/mult_49/FS_1/U8/Y (INVX2M)                          0.05       4.87 r
  ALU/mult_49/FS_1/SUM[6] (ALU_16B_DW01_add_1)            0.00       4.87 r
  ALU/mult_49/PRODUCT[8] (ALU_16B_DW02_mult_0)            0.00       4.87 r
  ALU/U90/Y (AOI22X1M)                                    0.11       4.97 f
  ALU/U88/Y (AOI31X2M)                                    0.18       5.15 r
  ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                         0.00       5.15 r
  data arrival time                                                  5.15

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -5.15
  --------------------------------------------------------------------------
  slack (MET)                                                       14.36


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.41 r
  ALU/A[1] (ALU_16B)                                      0.00       0.41 r
  ALU/U123/Y (BUFX2M)                                     0.28       0.69 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.69 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.84 f
  ALU/mult_49/U108/Y (NOR2X1M)                            0.18       1.01 r
  ALU/mult_49/U3/Y (AND2X2M)                              0.16       1.17 r
  ALU/mult_49/S2_2_1/CO (ADDFX2M)                         0.54       1.71 r
  ALU/mult_49/S2_3_1/CO (ADDFX2M)                         0.55       2.26 r
  ALU/mult_49/S2_4_1/CO (ADDFX2M)                         0.55       2.81 r
  ALU/mult_49/S2_5_1/CO (ADDFX2M)                         0.55       3.36 r
  ALU/mult_49/S2_6_1/CO (ADDFX2M)                         0.55       3.92 r
  ALU/mult_49/S4_1/S (ADDFX2M)                            0.59       4.50 f
  ALU/mult_49/U18/Y (AND2X2M)                             0.20       4.71 f
  ALU/mult_49/FS_1/B[7] (ALU_16B_DW01_add_1)              0.00       4.71 f
  ALU/mult_49/FS_1/U6/Y (INVX2M)                          0.06       4.76 r
  ALU/mult_49/FS_1/U5/Y (XNOR2X2M)                        0.15       4.92 r
  ALU/mult_49/FS_1/SUM[7] (ALU_16B_DW01_add_1)            0.00       4.92 r
  ALU/mult_49/PRODUCT[9] (ALU_16B_DW02_mult_0)            0.00       4.92 r
  ALU/U13/Y (OAI2BB1X2M)                                  0.15       5.06 r
  ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                         0.00       5.06 r
  data arrival time                                                  5.06

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                       14.45


  Startpoint: REGISTER/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[0][1]/Q (DFFRQX2M)                0.41       0.41 r
  REGISTER/REG0[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.41 r
  ALU/A[1] (ALU_16B)                                      0.00       0.41 r
  ALU/U123/Y (BUFX2M)                                     0.28       0.69 r
  ALU/mult_49/A[1] (ALU_16B_DW02_mult_0)                  0.00       0.69 r
  ALU/mult_49/U36/Y (INVX2M)                              0.15       0.84 f
  ALU/mult_49/U109/Y (NOR2X1M)                            0.19       1.03 r
  ALU/mult_49/U5/Y (AND2X2M)                              0.16       1.19 r
  ALU/mult_49/S1_2_0/CO (ADDFX2M)                         0.54       1.73 r
  ALU/mult_49/S1_3_0/CO (ADDFX2M)                         0.55       2.28 r
  ALU/mult_49/S1_4_0/CO (ADDFX2M)                         0.55       2.83 r
  ALU/mult_49/S1_5_0/CO (ADDFX2M)                         0.55       3.38 r
  ALU/mult_49/S1_6_0/S (ADDFX2M)                          0.56       3.94 f
  ALU/mult_49/FS_1/A[4] (ALU_16B_DW01_add_1)              0.00       3.94 f
  ALU/mult_49/FS_1/U13/Y (BUFX2M)                         0.15       4.09 f
  ALU/mult_49/FS_1/SUM[4] (ALU_16B_DW01_add_1)            0.00       4.09 f
  ALU/mult_49/PRODUCT[6] (ALU_16B_DW02_mult_0)            0.00       4.09 f
  ALU/U87/Y (AOI222X1M)                                   0.25       4.33 r
  ALU/U84/Y (AOI31X2M)                                    0.14       4.47 f
  ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                         0.00       4.47 f
  data arrival time                                                  4.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.47
  --------------------------------------------------------------------------
  slack (MET)                                                       15.18


  Startpoint: REGISTER/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER/Reg_File_reg[1][7]/CK (DFFRQX2M)               0.00       0.00 r
  REGISTER/Reg_File_reg[1][7]/Q (DFFRQX2M)                0.58       0.58 f
  REGISTER/REG1[7] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       0.58 f
  ALU/B[7] (ALU_16B)                                      0.00       0.58 f
  ALU/div_56/b[7] (ALU_16B_DW_div_uns_0)                  0.00       0.58 f
  ALU/div_56/U71/Y (NOR2X1M)                              0.18       0.76 r
  ALU/div_56/U68/Y (AND3X1M)                              0.20       0.96 r
  ALU/div_56/U66/Y (AND2X1M)                              0.16       1.12 r
  ALU/div_56/U63/Y (AND4X1M)                              0.25       1.38 r
  ALU/div_56/U41/Y (CLKMX2X2M)                            0.24       1.62 f
  ALU/div_56/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.06 f
  ALU/div_56/U64/Y (AND3X1M)                              0.32       2.37 f
  ALU/div_56/U47/Y (CLKMX2X2M)                            0.22       2.60 f
  ALU/div_56/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.46       3.05 f
  ALU/div_56/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.31       3.36 f
  ALU/div_56/U65/Y (AND2X1M)                              0.26       3.62 f
  ALU/div_56/quotient[5] (ALU_16B_DW_div_uns_0)           0.00       3.62 f
  ALU/U93/Y (AOI22X1M)                                    0.17       3.79 r
  ALU/U91/Y (OAI21X2M)                                    0.09       3.88 f
  ALU/U83/Y (AOI221XLM)                                   0.32       4.20 r
  ALU/U80/Y (AOI31X2M)                                    0.14       4.34 f
  ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                         0.00       4.34 f
  data arrival time                                                  4.34

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.34
  --------------------------------------------------------------------------
  slack (MET)                                                       15.31


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U60/Y (NAND3X2M)                       0.27       1.38 f
  U_system_control/U17/Y (NOR2X2M)                        0.26       1.63 r
  U_system_control/U14/Y (INVX2M)                         0.12       1.75 f
  U_system_control/U10/Y (NOR2X2M)                        0.34       2.09 r
  U_system_control/ALU_FUN[3] (system_control)            0.00       2.09 r
  ALU/ALU_FUN[3] (ALU_16B)                                0.00       2.09 r
  ALU/U33/Y (INVX2M)                                      0.14       2.23 f
  ALU/U17/Y (NOR3X2M)                                     0.25       2.49 r
  ALU/U40/Y (AOI21X2M)                                    0.10       2.58 f
  ALU/OUT_VALID_reg/D (DFFRQX2M)                          0.00       2.58 f
  data arrival time                                                  2.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  ALU/OUT_VALID_reg/CK (DFFRQX2M)                         0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -2.58
  --------------------------------------------------------------------------
  slack (MET)                                                       17.07


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT3/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.01      54.27 r
  U6/Y (BUFX2M)                                           0.14      54.41 r
  RX/RX_IN (UART_RX_TOP)                                  0.00      54.41 r
  RX/DUT3/RX_IN (data_sampling)                           0.00      54.41 r
  RX/DUT3/U13/Y (OA21X2M)                                 0.17      54.58 r
  RX/DUT3/U8/Y (AOI21X2M)                                 0.04      54.62 f
  RX/DUT3/U5/Y (OAI31X1M)                                 0.21      54.84 r
  RX/DUT3/sampled_bit_reg/D (DFFRQX2M)                    0.00      54.84 r
  data arrival time                                                 54.84

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/sampled_bit_reg/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -54.84
  --------------------------------------------------------------------------
  slack (MET)                                                      215.95


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.01      54.27 f
  U6/Y (BUFX2M)                                           0.16      54.43 f
  RX/RX_IN (UART_RX_TOP)                                  0.00      54.43 f
  RX/DUT1/RX_IN (FSM)                                     0.00      54.43 f
  RX/DUT1/U9/Y (OAI211X2M)                                0.16      54.59 r
  RX/DUT1/current_state_reg[0]/D (DFFRQX2M)               0.00      54.59 r
  data arrival time                                                 54.59

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT1/current_state_reg[0]/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -54.59
  --------------------------------------------------------------------------
  slack (MET)                                                      216.21


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.01      54.27 r
  U6/Y (BUFX2M)                                           0.14      54.41 r
  RX/RX_IN (UART_RX_TOP)                                  0.00      54.41 r
  RX/DUT3/RX_IN (data_sampling)                           0.00      54.41 r
  RX/DUT3/U4/Y (INVX2M)                                   0.06      54.47 f
  RX/DUT3/U11/Y (OAI2BB2X1M)                              0.12      54.59 r
  RX/DUT3/majority_reg[1]/D (DFFRQX2M)                    0.00      54.59 r
  data arrival time                                                 54.59

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/majority_reg[1]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -54.59
  --------------------------------------------------------------------------
  slack (MET)                                                      216.21


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.01      54.27 r
  U6/Y (BUFX2M)                                           0.14      54.41 r
  RX/RX_IN (UART_RX_TOP)                                  0.00      54.41 r
  RX/DUT3/RX_IN (data_sampling)                           0.00      54.41 r
  RX/DUT3/U4/Y (INVX2M)                                   0.06      54.47 f
  RX/DUT3/U9/Y (OAI2BB2X1M)                               0.12      54.59 r
  RX/DUT3/majority_reg[0]/D (DFFRQX2M)                    0.00      54.59 r
  data arrival time                                                 54.59

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/majority_reg[0]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -54.59
  --------------------------------------------------------------------------
  slack (MET)                                                      216.21


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U68/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U69/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[0] (system_control)            0.00       2.14 r
  U4/Y (BUFX2M)                                           0.36       2.50 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.50 r
  REGISTER/U236/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U13/Y (BUFX2M)                                 0.17       2.79 f
  REGISTER/U12/Y (INVX2M)                                 0.77       3.56 r
  REGISTER/U235/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U217/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U216/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[7]/D (DFFRQX2M)                     0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[7]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.94


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U68/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U69/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[0] (system_control)            0.00       2.14 r
  U4/Y (BUFX2M)                                           0.36       2.50 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.50 r
  REGISTER/U236/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U13/Y (BUFX2M)                                 0.17       2.79 f
  REGISTER/U12/Y (INVX2M)                                 0.77       3.56 r
  REGISTER/U234/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U213/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U212/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[6]/D (DFFRQX2M)                     0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[6]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.94


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U68/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U69/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[0] (system_control)            0.00       2.14 r
  U4/Y (BUFX2M)                                           0.36       2.50 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.50 r
  REGISTER/U236/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U13/Y (BUFX2M)                                 0.17       2.79 f
  REGISTER/U12/Y (INVX2M)                                 0.77       3.56 r
  REGISTER/U233/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U209/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U208/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[5]/D (DFFRQX2M)                     0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[5]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.94


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U68/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U69/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[0] (system_control)            0.00       2.14 r
  U4/Y (BUFX2M)                                           0.36       2.50 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.50 r
  REGISTER/U236/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U13/Y (BUFX2M)                                 0.17       2.79 f
  REGISTER/U10/Y (INVX2M)                                 0.77       3.56 r
  REGISTER/U232/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U205/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U204/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[4]/D (DFFRQX2M)                     0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[4]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.94


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U68/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U69/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[0] (system_control)            0.00       2.14 r
  U4/Y (BUFX2M)                                           0.36       2.50 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.50 r
  REGISTER/U236/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U13/Y (BUFX2M)                                 0.17       2.79 f
  REGISTER/U10/Y (INVX2M)                                 0.77       3.56 r
  REGISTER/U231/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U201/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U200/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[3]/D (DFFRQX2M)                     0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[3]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.94


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U68/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U69/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[0] (system_control)            0.00       2.14 r
  U4/Y (BUFX2M)                                           0.36       2.50 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.50 r
  REGISTER/U236/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U13/Y (BUFX2M)                                 0.17       2.79 f
  REGISTER/U10/Y (INVX2M)                                 0.77       3.56 r
  REGISTER/U230/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U197/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U196/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[2]/D (DFFRQX2M)                     0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[2]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.94


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U68/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U69/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[0] (system_control)            0.00       2.14 r
  U4/Y (BUFX2M)                                           0.36       2.50 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.50 r
  REGISTER/U236/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U13/Y (BUFX2M)                                 0.17       2.79 f
  REGISTER/U12/Y (INVX2M)                                 0.77       3.56 r
  REGISTER/U195/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U193/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U192/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[1]/D (DFFRQX2M)                     0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[1]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.94


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U68/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U69/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[0] (system_control)            0.00       2.14 r
  U4/Y (BUFX2M)                                           0.36       2.50 r
  REGISTER/Address[0] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.50 r
  REGISTER/U236/Y (INVX2M)                                0.12       2.62 f
  REGISTER/U13/Y (BUFX2M)                                 0.17       2.79 f
  REGISTER/U10/Y (INVX2M)                                 0.77       3.56 r
  REGISTER/U229/Y (MX4X1M)                                0.49       4.05 f
  REGISTER/U189/Y (MX4X1M)                                0.34       4.39 f
  REGISTER/U188/Y (AO22X1M)                               0.32       4.71 f
  REGISTER/RdData_reg[0]/D (DFFRQX2M)                     0.00       4.71 f
  data arrival time                                                  4.71

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/RdData_reg[0]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.14      19.66
  data required time                                                19.66
  --------------------------------------------------------------------------
  data required time                                                19.66
  data arrival time                                                 -4.71
  --------------------------------------------------------------------------
  slack (MET)                                                       14.94


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U29/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U160/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[12][7]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][7]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U29/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U159/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[12][6]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][6]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U29/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U158/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[12][5]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U29/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U157/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[12][4]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U29/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U156/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[12][3]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U29/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U155/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[12][2]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U29/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U154/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[12][1]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U29/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U153/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[12][0]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[12][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U30/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U168/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[13][7]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][7]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U30/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U167/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[13][6]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][6]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U30/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U166/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[13][5]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U30/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U165/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[13][4]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U30/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U164/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[13][3]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U30/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U163/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[13][2]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U30/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U162/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[13][1]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U30/Y (NAND2X2M)                               0.24       3.85 r
  REGISTER/U161/Y (OAI2BB2X1M)                            0.19       4.04 r
  REGISTER/Reg_File_reg[13][0]/D (DFFRQX2M)               0.00       4.04 r
  data arrival time                                                  4.04

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[13][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.04
  --------------------------------------------------------------------------
  slack (MET)                                                       15.47


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U25/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U83/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[4][7]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U25/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U82/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[4][6]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U25/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U81/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[4][5]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U25/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U80/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[4][4]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U25/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U79/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[4][3]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U25/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U78/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[4][2]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U25/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U77/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[4][1]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U25/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U76/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[4][0]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[4][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U26/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U91/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[5][7]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U26/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U90/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[5][6]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U26/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U89/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[5][5]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U26/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U88/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[5][4]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U26/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U87/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[5][3]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U26/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U86/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[5][2]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U26/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U85/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[5][1]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U6/Y (NOR2BX2M)                                0.18       3.60 f
  REGISTER/U26/Y (NAND2X2M)                               0.24       3.84 r
  REGISTER/U84/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[5][0]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[5][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U19/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U128/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[8][7]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U19/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U127/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[8][6]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U19/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U126/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[8][5]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U19/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U125/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[8][4]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U19/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U124/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[8][3]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U19/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U123/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[8][2]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U19/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U122/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[8][1]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U19/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U121/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[8][0]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[8][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U20/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U136/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[9][7]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U20/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U135/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[9][6]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U20/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U134/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[9][5]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U20/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U133/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[9][4]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U20/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U132/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[9][3]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U20/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U131/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[9][2]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U20/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U130/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[9][1]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U20/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U129/Y (OAI2BB2X1M)                            0.19       4.03 r
  REGISTER/Reg_File_reg[9][0]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[9][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U18/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U73/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[1][5]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U18/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U72/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[1][4]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U18/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U75/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[1][7]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U18/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U69/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[1][1]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U18/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U71/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[1][3]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U18/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U70/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[1][2]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U18/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U74/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[1][6]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U18/Y (NAND2X2M)                               0.25       3.84 r
  REGISTER/U68/Y (OAI2BB2X1M)                             0.19       4.03 r
  REGISTER/Reg_File_reg[1][0]/D (DFFRQX2M)                0.00       4.03 r
  data arrival time                                                  4.03

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[1][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U33/Y (NAND2X2M)                               0.24       3.83 r
  REGISTER/U61/Y (OAI2BB2X1M)                             0.19       4.02 r
  REGISTER/Reg_File_reg[0][1]/D (DFFRQX2M)                0.00       4.02 r
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U33/Y (NAND2X2M)                               0.24       3.83 r
  REGISTER/U60/Y (OAI2BB2X1M)                             0.19       4.02 r
  REGISTER/Reg_File_reg[0][0]/D (DFFRQX2M)                0.00       4.02 r
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U33/Y (NAND2X2M)                               0.24       3.83 r
  REGISTER/U62/Y (OAI2BB2X1M)                             0.19       4.02 r
  REGISTER/Reg_File_reg[0][2]/D (DFFRQX2M)                0.00       4.02 r
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U33/Y (NAND2X2M)                               0.24       3.83 r
  REGISTER/U63/Y (OAI2BB2X1M)                             0.19       4.02 r
  REGISTER/Reg_File_reg[0][3]/D (DFFRQX2M)                0.00       4.02 r
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U33/Y (NAND2X2M)                               0.24       3.83 r
  REGISTER/U64/Y (OAI2BB2X1M)                             0.19       4.02 r
  REGISTER/Reg_File_reg[0][4]/D (DFFRQX2M)                0.00       4.02 r
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U33/Y (NAND2X2M)                               0.24       3.83 r
  REGISTER/U65/Y (OAI2BB2X1M)                             0.19       4.02 r
  REGISTER/Reg_File_reg[0][5]/D (DFFRQX2M)                0.00       4.02 r
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U33/Y (NAND2X2M)                               0.24       3.83 r
  REGISTER/U67/Y (OAI2BB2X1M)                             0.19       4.02 r
  REGISTER/Reg_File_reg[0][7]/D (DFFRQX2M)                0.00       4.02 r
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U67/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U71/Y (MX3X1M)                         0.21       2.14 r
  U_system_control/Address[1] (system_control)            0.00       2.14 r
  U5/Y (BUFX2M)                                           0.58       2.72 r
  REGISTER/Address[1] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.72 r
  REGISTER/U237/Y (INVX2M)                                0.15       2.87 f
  REGISTER/U14/Y (BUFX2M)                                 0.17       3.04 f
  REGISTER/U11/Y (INVX2M)                                 0.38       3.43 r
  REGISTER/U4/Y (NOR2X2M)                                 0.16       3.59 f
  REGISTER/U33/Y (NAND2X2M)                               0.24       3.83 r
  REGISTER/U66/Y (OAI2BB2X1M)                             0.19       4.02 r
  REGISTER/Reg_File_reg[0][6]/D (DFFRQX2M)                0.00       4.02 r
  data arrival time                                                  4.02

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[0][6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                       15.48


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.27       2.01 f
  U_system_control/U11/Y (MX3X1M)                         0.79       2.80 f
  U_system_control/Address[3] (system_control)            0.00       2.80 f
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.80 f
  REGISTER/U46/Y (NOR2BX2M)                               0.23       3.02 r
  REGISTER/U8/Y (NOR2BX2M)                                0.28       3.31 r
  REGISTER/U24/Y (NAND2X2M)                               0.23       3.54 f
  REGISTER/U187/Y (OAI2BB2X1M)                            0.28       3.82 f
  REGISTER/Reg_File_reg[3][5]/D (DFFSQX2M)                0.00       3.82 f
  data arrival time                                                  3.82

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[3][5]/CK (DFFSQX2M)               0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.27       2.01 f
  U_system_control/U11/Y (MX3X1M)                         0.79       2.80 f
  U_system_control/Address[3] (system_control)            0.00       2.80 f
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.80 f
  REGISTER/U46/Y (NOR2BX2M)                               0.23       3.02 r
  REGISTER/U16/Y (NOR2BX2M)                               0.28       3.30 r
  REGISTER/U23/Y (NAND2X2M)                               0.23       3.54 f
  REGISTER/U185/Y (OAI2BB2X1M)                            0.28       3.82 f
  REGISTER/Reg_File_reg[2][0]/D (DFFSQX2M)                0.00       3.82 f
  data arrival time                                                  3.82

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[2][0]/CK (DFFSQX2M)               0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.27       2.01 f
  U_system_control/U11/Y (MX3X1M)                         0.79       2.80 f
  U_system_control/Address[3] (system_control)            0.00       2.80 f
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.80 f
  REGISTER/U46/Y (NOR2BX2M)                               0.23       3.02 r
  REGISTER/U16/Y (NOR2BX2M)                               0.28       3.30 r
  REGISTER/U23/Y (NAND2X2M)                               0.23       3.54 f
  REGISTER/U186/Y (OAI2BB2X1M)                            0.28       3.82 f
  REGISTER/Reg_File_reg[2][7]/D (DFFSQX2M)                0.00       3.82 f
  data arrival time                                                  3.82

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[2][7]/CK (DFFSQX2M)               0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U31/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U176/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[14][7]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][7]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U31/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U175/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[14][6]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][6]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U31/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U174/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[14][5]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U31/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U173/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[14][4]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U31/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U172/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[14][3]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U31/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U171/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[14][2]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U31/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U170/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[14][1]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U31/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U169/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[14][0]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[14][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U21/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U144/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[10][7]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][7]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U21/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U143/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[10][6]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][6]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U21/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U142/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[10][5]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U21/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U141/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[10][4]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U21/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U140/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[10][3]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U21/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U139/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[10][2]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U21/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U138/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[10][1]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U17/Y (NOR2BX2M)                               0.27       3.33 r
  REGISTER/U21/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U137/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[10][0]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[10][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U5/Y (NOR2BX2M)                                0.27       3.33 r
  REGISTER/U32/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U177/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[15][0]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[15][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U5/Y (NOR2BX2M)                                0.27       3.33 r
  REGISTER/U22/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U152/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[11][7]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][7]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U5/Y (NOR2BX2M)                                0.27       3.33 r
  REGISTER/U22/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U151/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[11][6]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][6]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U5/Y (NOR2BX2M)                                0.27       3.33 r
  REGISTER/U22/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U150/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[11][5]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U5/Y (NOR2BX2M)                                0.27       3.33 r
  REGISTER/U22/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U149/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[11][4]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U5/Y (NOR2BX2M)                                0.27       3.33 r
  REGISTER/U22/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U148/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[11][3]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U5/Y (NOR2BX2M)                                0.27       3.33 r
  REGISTER/U22/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U147/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[11][2]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U5/Y (NOR2BX2M)                                0.27       3.33 r
  REGISTER/U22/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U146/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[11][1]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: U_system_control/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER/Reg_File_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_system_control/current_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  U_system_control/current_state_reg[0]/Q (DFFRQX2M)      1.11       1.11 r
  U_system_control/U73/Y (INVX2M)                         0.29       1.40 f
  U_system_control/U6/Y (NOR2X2M)                         0.34       1.74 r
  U_system_control/U55/Y (MX2X2M)                         0.18       1.92 r
  U_system_control/U11/Y (MX3X1M)                         0.89       2.82 r
  U_system_control/Address[3] (system_control)            0.00       2.82 r
  REGISTER/Address[3] (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16)
                                                          0.00       2.82 r
  REGISTER/U47/Y (AND2X2M)                                0.24       3.06 r
  REGISTER/U5/Y (NOR2BX2M)                                0.27       3.33 r
  REGISTER/U22/Y (NAND2X2M)                               0.25       3.57 f
  REGISTER/U145/Y (OAI2BB2X1M)                            0.18       3.75 r
  REGISTER/Reg_File_reg[11][0]/D (DFFRQX2M)               0.00       3.75 r
  data arrival time                                                  3.75

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  REGISTER/Reg_File_reg[11][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -3.75
  --------------------------------------------------------------------------
  slack (MET)                                                       15.75


  Startpoint: RX/DUT4/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT4/par_err_reg/CK (DFFRQX2M)        0.00       0.00 r
  RX/DUT4/par_err_reg/Q (DFFRQX2M)         0.92       0.92 r
  RX/DUT4/par_err (parity_check)           0.00       0.92 r
  RX/Parity_Error (UART_RX_TOP)            0.00       0.92 r
  parity_error (out)                       0.00       0.92 r
  data arrival time                                   0.92

  clock RX_CLK (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  output external delay                  -54.26     216.84
  data required time                                216.84
  -----------------------------------------------------------
  data required time                                216.84
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                       215.92


  Startpoint: RX/DUT7/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT7/stp_err_reg/CK (DFFRQX2M)        0.00       0.00 r
  RX/DUT7/stp_err_reg/Q (DFFRQX2M)         0.92       0.92 r
  RX/DUT7/stp_err (stop_check)             0.00       0.92 r
  RX/Stop_Error (UART_RX_TOP)              0.00       0.92 r
  framing_error (out)                      0.00       0.92 r
  data arrival time                                   0.92

  clock RX_CLK (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  output external delay                  -54.26     216.84
  data required time                                216.84
  -----------------------------------------------------------
  data required time                                216.84
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                       215.92


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (DFFRQX2M)               0.53       0.53 f
  TX/DUT2/U7/Y (NOR2X2M)                                  0.17       0.70 r
  TX/DUT2/U3/Y (OAI2BB1X2M)                               0.17       0.87 r
  TX/DUT2/mux_sel[0] (uart_fsm)                           0.00       0.87 r
  TX/DUT4/mux_sel[0] (mux)                                0.00       0.87 r
  TX/DUT4/U5/Y (INVX2M)                                   0.06       0.93 f
  TX/DUT4/U3/Y (OAI21X4M)                                 0.69       1.61 r
  TX/DUT4/TX_OUT (mux)                                    0.00       1.61 r
  TX/TX_OUT (UART_TX)                                     0.00       1.61 r
  UART_TX_O (out)                                         0.00       1.61 r
  data arrival time                                                  1.61

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  output external delay                               -1736.30    6945.00
  data required time                                              6945.00
  --------------------------------------------------------------------------
  data required time                                              6945.00
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                     6943.38


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT5/edge_cnt[0] (deserializer)                      0.00       0.58 f
  RX/DUT5/U51/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT5/U52/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT5/U55/Y (NAND4BBX1M)                              0.19       1.19 f
  RX/DUT5/U12/Y (OR4X1M)                                  0.42       1.60 f
  RX/DUT5/U5/Y (NOR2X2M)                                  0.34       1.94 r
  RX/DUT5/U11/Y (NOR3BX2M)                                0.33       2.27 r
  RX/DUT5/U14/Y (NAND2X2M)                                0.11       2.38 f
  RX/DUT5/U13/Y (OAI2BB2X1M)                              0.15       2.52 r
  RX/DUT5/P_DATA_reg[4]/D (DFFRQX2M)                      0.00       2.52 r
  data arrival time                                                  2.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[4]/CK (DFFRQX2M)                     0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT5/edge_cnt[0] (deserializer)                      0.00       0.58 f
  RX/DUT5/U51/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT5/U52/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT5/U55/Y (NAND4BBX1M)                              0.19       1.19 f
  RX/DUT5/U12/Y (OR4X1M)                                  0.42       1.60 f
  RX/DUT5/U5/Y (NOR2X2M)                                  0.34       1.94 r
  RX/DUT5/U11/Y (NOR3BX2M)                                0.33       2.27 r
  RX/DUT5/U16/Y (NAND2X2M)                                0.11       2.38 f
  RX/DUT5/U15/Y (OAI2BB2X1M)                              0.15       2.52 r
  RX/DUT5/P_DATA_reg[6]/D (DFFRQX2M)                      0.00       2.52 r
  data arrival time                                                  2.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[6]/CK (DFFRQX2M)                     0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT5/edge_cnt[0] (deserializer)                      0.00       0.58 f
  RX/DUT5/U51/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT5/U52/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT5/U55/Y (NAND4BBX1M)                              0.19       1.19 f
  RX/DUT5/U12/Y (OR4X1M)                                  0.42       1.60 f
  RX/DUT5/U5/Y (NOR2X2M)                                  0.34       1.94 r
  RX/DUT5/U30/Y (NAND3X2M)                                0.15       2.09 f
  RX/DUT5/U29/Y (OAI2BB2X1M)                              0.16       2.24 r
  RX/DUT5/P_DATA_reg[5]/D (DFFRQX2M)                      0.00       2.24 r
  data arrival time                                                  2.24

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[5]/CK (DFFRQX2M)                     0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.56


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT5/edge_cnt[0] (deserializer)                      0.00       0.58 f
  RX/DUT5/U51/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT5/U52/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT5/U55/Y (NAND4BBX1M)                              0.19       1.19 f
  RX/DUT5/U12/Y (OR4X1M)                                  0.42       1.60 f
  RX/DUT5/U5/Y (NOR2X2M)                                  0.34       1.94 r
  RX/DUT5/U24/Y (NAND3X2M)                                0.15       2.09 f
  RX/DUT5/U23/Y (OAI2BB2X1M)                              0.16       2.24 r
  RX/DUT5/P_DATA_reg[1]/D (DFFRQX2M)                      0.00       2.24 r
  data arrival time                                                  2.24

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[1]/CK (DFFRQX2M)                     0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.56


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT5/edge_cnt[0] (deserializer)                      0.00       0.58 f
  RX/DUT5/U51/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT5/U52/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT5/U55/Y (NAND4BBX1M)                              0.19       1.19 f
  RX/DUT5/U12/Y (OR4X1M)                                  0.42       1.60 f
  RX/DUT5/U5/Y (NOR2X2M)                                  0.34       1.94 r
  RX/DUT5/U28/Y (NAND3X2M)                                0.15       2.09 f
  RX/DUT5/U27/Y (OAI2BB2X1M)                              0.16       2.24 r
  RX/DUT5/P_DATA_reg[3]/D (DFFRQX2M)                      0.00       2.24 r
  data arrival time                                                  2.24

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[3]/CK (DFFRQX2M)                     0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.56


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT5/edge_cnt[0] (deserializer)                      0.00       0.58 f
  RX/DUT5/U51/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT5/U52/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT5/U55/Y (NAND4BBX1M)                              0.19       1.19 f
  RX/DUT5/U12/Y (OR4X1M)                                  0.42       1.60 f
  RX/DUT5/U5/Y (NOR2X2M)                                  0.34       1.94 r
  RX/DUT5/U26/Y (NAND3X2M)                                0.15       2.09 f
  RX/DUT5/U25/Y (OAI2BB2X1M)                              0.16       2.24 r
  RX/DUT5/P_DATA_reg[2]/D (DFFRQX2M)                      0.00       2.24 r
  data arrival time                                                  2.24

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[2]/CK (DFFRQX2M)                     0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.56


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT5/edge_cnt[0] (deserializer)                      0.00       0.58 f
  RX/DUT5/U51/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT5/U52/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT5/U55/Y (NAND4BBX1M)                              0.19       1.19 f
  RX/DUT5/U12/Y (OR4X1M)                                  0.42       1.60 f
  RX/DUT5/U5/Y (NOR2X2M)                                  0.34       1.94 r
  RX/DUT5/U22/Y (NAND3BX2M)                               0.15       2.09 f
  RX/DUT5/U21/Y (OAI2BB2X1M)                              0.15       2.24 r
  RX/DUT5/P_DATA_reg[7]/D (DFFRQX2M)                      0.00       2.24 r
  data arrival time                                                  2.24

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[7]/CK (DFFRQX2M)                     0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.56


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT5/edge_cnt[0] (deserializer)                      0.00       0.58 f
  RX/DUT5/U51/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT5/U52/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT5/U55/Y (NAND4BBX1M)                              0.19       1.19 f
  RX/DUT5/U12/Y (OR4X1M)                                  0.42       1.60 f
  RX/DUT5/U5/Y (NOR2X2M)                                  0.34       1.94 r
  RX/DUT5/U20/Y (NAND3BX2M)                               0.15       2.09 f
  RX/DUT5/U19/Y (OAI2BB2X1M)                              0.14       2.23 r
  RX/DUT5/P_DATA_reg[0]/D (DFFRQX2M)                      0.00       2.23 r
  data arrival time                                                  2.23

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/P_DATA_reg[0]/CK (DFFRQX2M)                     0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (MET)                                                      268.57


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/U37/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT2/U38/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT2/U41/Y (NAND4BBX1M)                              0.21       1.20 f
  RX/DUT2/U45/Y (NOR4X1M)                                 0.25       1.46 r
  RX/DUT2/U5/Y (NOR2X2M)                                  0.11       1.56 f
  RX/DUT2/U3/Y (INVX2M)                                   0.17       1.73 r
  RX/DUT2/U11/Y (AOI32X1M)                                0.18       1.91 f
  RX/DUT2/U10/Y (OAI22X1M)                                0.20       2.11 r
  RX/DUT2/bit_cnt_reg[1]/D (DFFRQX2M)                     0.00       2.11 r
  data arrival time                                                  2.11

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/bit_cnt_reg[1]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                      268.68


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT5/edge_cnt[0] (deserializer)                      0.00       0.58 f
  RX/DUT5/U51/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT5/U52/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT5/U55/Y (NAND4BBX1M)                              0.19       1.19 f
  RX/DUT5/U12/Y (OR4X1M)                                  0.42       1.60 f
  RX/DUT5/U8/Y (NAND2X2M)                                 0.13       1.74 r
  RX/DUT5/U3/Y (NAND2X2M)                                 0.08       1.82 f
  RX/DUT5/U6/Y (OAI32X1M)                                 0.23       2.05 r
  RX/DUT5/i_reg[2]/D (DFFRQX2M)                           0.00       2.05 r
  data arrival time                                                  2.05

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/i_reg[2]/CK (DFFRQX2M)                          0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.71


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT5/edge_cnt[0] (deserializer)                      0.00       0.58 f
  RX/DUT5/U51/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT5/U52/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT5/U55/Y (NAND4BBX1M)                              0.19       1.19 f
  RX/DUT5/U12/Y (OR4X1M)                                  0.42       1.60 f
  RX/DUT5/U8/Y (NAND2X2M)                                 0.13       1.74 r
  RX/DUT5/U3/Y (NAND2X2M)                                 0.08       1.82 f
  RX/DUT5/U31/Y (AO2B2X2M)                                0.25       2.07 r
  RX/DUT5/i_reg[1]/D (DFFRQX2M)                           0.00       2.07 r
  data arrival time                                                  2.07

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/i_reg[1]/CK (DFFRQX2M)                          0.00     271.10 r
  library setup time                                     -0.28     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                      268.74


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT5/i_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT5/edge_cnt[0] (deserializer)                      0.00       0.58 f
  RX/DUT5/U51/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT5/U52/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT5/U55/Y (NAND4BBX1M)                              0.19       1.19 f
  RX/DUT5/U12/Y (OR4X1M)                                  0.42       1.60 f
  RX/DUT5/U8/Y (NAND2X2M)                                 0.13       1.74 r
  RX/DUT5/U3/Y (NAND2X2M)                                 0.08       1.82 f
  RX/DUT5/U17/Y (OAI22X1M)                                0.19       2.01 r
  RX/DUT5/i_reg[0]/D (DFFRQX2M)                           0.00       2.01 r
  data arrival time                                                  2.01

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT5/i_reg[0]/CK (DFFRQX2M)                          0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                      268.78


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/U37/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT2/U38/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT2/U41/Y (NAND4BBX1M)                              0.21       1.20 f
  RX/DUT2/U45/Y (NOR4X1M)                                 0.25       1.46 r
  RX/DUT2/U13/Y (AND3X2M)                                 0.24       1.70 r
  RX/DUT2/U19/Y (NAND2X2M)                                0.07       1.77 f
  RX/DUT2/U18/Y (CLKXOR2X2M)                              0.17       1.94 f
  RX/DUT2/U17/Y (NOR2X2M)                                 0.09       2.02 r
  RX/DUT2/bit_cnt_reg[3]/D (DFFRQX2M)                     0.00       2.02 r
  data arrival time                                                  2.02

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/bit_cnt_reg[3]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                      268.79


  Startpoint: RX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  RX/DUT1/current_state_reg[0]/Q (DFFRQX2M)               0.52       0.52 f
  RX/DUT1/U17/Y (INVX2M)                                  0.12       0.63 r
  RX/DUT1/U14/Y (NOR3X2M)                                 0.09       0.73 f
  RX/DUT1/U36/Y (OR4X1M)                                  0.51       1.23 f
  RX/DUT1/U35/Y (BUFX2M)                                  0.16       1.39 f
  RX/DUT1/dat_samp_en (FSM)                               0.00       1.39 f
  RX/DUT3/dat_samp_en (data_sampling)                     0.00       1.39 f
  RX/DUT3/U3/Y (INVX2M)                                   0.08       1.47 r
  RX/DUT3/U16/Y (NOR2X2M)                                 0.05       1.52 f
  RX/DUT3/U14/Y (AND4X2M)                                 0.25       1.77 f
  RX/DUT3/U12/Y (NAND2X2M)                                0.08       1.84 r
  RX/DUT3/U11/Y (OAI2BB2X1M)                              0.15       1.99 r
  RX/DUT3/majority_reg[1]/D (DFFRQX2M)                    0.00       1.99 r
  data arrival time                                                  1.99

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/majority_reg[1]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      268.81


  Startpoint: RX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/majority_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  RX/DUT1/current_state_reg[0]/Q (DFFRQX2M)               0.52       0.52 f
  RX/DUT1/U17/Y (INVX2M)                                  0.12       0.63 r
  RX/DUT1/U14/Y (NOR3X2M)                                 0.09       0.73 f
  RX/DUT1/U36/Y (OR4X1M)                                  0.51       1.23 f
  RX/DUT1/U35/Y (BUFX2M)                                  0.16       1.39 f
  RX/DUT1/dat_samp_en (FSM)                               0.00       1.39 f
  RX/DUT3/dat_samp_en (data_sampling)                     0.00       1.39 f
  RX/DUT3/U3/Y (INVX2M)                                   0.08       1.47 r
  RX/DUT3/U16/Y (NOR2X2M)                                 0.05       1.52 f
  RX/DUT3/U14/Y (AND4X2M)                                 0.25       1.77 f
  RX/DUT3/U10/Y (NAND2X2M)                                0.07       1.84 r
  RX/DUT3/U9/Y (OAI2BB2X1M)                               0.15       1.98 r
  RX/DUT3/majority_reg[0]/D (DFFRQX2M)                    0.00       1.98 r
  data arrival time                                                  1.98

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/majority_reg[0]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/U37/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT2/U38/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT2/U41/Y (NAND4BBX1M)                              0.21       1.20 f
  RX/DUT2/U45/Y (NOR4X1M)                                 0.25       1.46 r
  RX/DUT2/U5/Y (NOR2X2M)                                  0.11       1.56 f
  RX/DUT2/U9/Y (OAI32X1M)                                 0.29       1.85 r
  RX/DUT2/bit_cnt_reg[0]/D (DFFRQX2M)                     0.00       1.85 r
  data arrival time                                                  1.85

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/bit_cnt_reg[0]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.92


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/U37/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT2/U38/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT2/U41/Y (NAND4BBX1M)                              0.21       1.20 f
  RX/DUT2/U45/Y (NOR4X1M)                                 0.25       1.46 r
  RX/DUT2/U13/Y (AND3X2M)                                 0.24       1.70 r
  RX/DUT2/U21/Y (XNOR2X2M)                                0.06       1.76 f
  RX/DUT2/U20/Y (NOR2X2M)                                 0.09       1.85 r
  RX/DUT2/bit_cnt_reg[2]/D (DFFRQX2M)                     0.00       1.85 r
  data arrival time                                                  1.85

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/bit_cnt_reg[2]/CK (DFFRQX2M)                    0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.96


  Startpoint: RX/DUT1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT3/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  RX/DUT1/current_state_reg[0]/Q (DFFRQX2M)               0.52       0.52 f
  RX/DUT1/U17/Y (INVX2M)                                  0.12       0.63 r
  RX/DUT1/U14/Y (NOR3X2M)                                 0.09       0.73 f
  RX/DUT1/U36/Y (OR4X1M)                                  0.51       1.23 f
  RX/DUT1/U35/Y (BUFX2M)                                  0.16       1.39 f
  RX/DUT1/dat_samp_en (FSM)                               0.00       1.39 f
  RX/DUT3/dat_samp_en (data_sampling)                     0.00       1.39 f
  RX/DUT3/U3/Y (INVX2M)                                   0.08       1.47 r
  RX/DUT3/U7/Y (NOR2BX2M)                                 0.06       1.54 f
  RX/DUT3/U5/Y (OAI31X1M)                                 0.23       1.76 r
  RX/DUT3/sampled_bit_reg/D (DFFRQX2M)                    0.00       1.76 r
  data arrival time                                                  1.76

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT3/sampled_bit_reg/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.31     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                      269.02


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT1/edge_cnt[0] (FSM)                               0.00       0.58 f
  RX/DUT1/U47/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT1/U48/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT1/U51/Y (NAND4BBX1M)                              0.21       1.20 f
  RX/DUT1/U55/Y (NOR4X1M)                                 0.24       1.44 r
  RX/DUT1/U26/Y (AOI31X2M)                                0.15       1.59 f
  RX/DUT1/U24/Y (OAI211X2M)                               0.10       1.69 r
  RX/DUT1/current_state_reg[1]/D (DFFRQX2M)               0.00       1.69 r
  data arrival time                                                  1.69

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT1/current_state_reg[1]/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                      269.10


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT4/edge_cnt[0] (parity_check)                      0.00       0.58 f
  RX/DUT4/U22/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT4/U23/Y (OAI2B2X1M)                               0.21       1.00 r
  RX/DUT4/U26/Y (NAND4BBX1M)                              0.21       1.21 f
  RX/DUT4/U30/Y (NOR4X1M)                                 0.21       1.42 r
  RX/DUT4/U6/Y (NAND2X2M)                                 0.10       1.53 f
  RX/DUT4/U4/Y (OAI2BB2X1M)                               0.15       1.68 r
  RX/DUT4/par_err_reg/D (DFFRQX2M)                        0.00       1.68 r
  data arrival time                                                  1.68

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT4/par_err_reg/CK (DFFRQX2M)                       0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      269.13


  Startpoint: RX/DUT5/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT4/expected_parity_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT5/P_DATA_reg[5]/CK (DFFRQX2M)                     0.00       0.00 r
  RX/DUT5/P_DATA_reg[5]/Q (DFFRQX2M)                      0.49       0.49 f
  RX/DUT5/P_DATA[5] (deserializer)                        0.00       0.49 f
  RX/DUT4/P_DATA[5] (parity_check)                        0.00       0.49 f
  RX/DUT4/U8/Y (XOR3XLM)                                  0.49       0.98 f
  RX/DUT4/U12/Y (XOR3XLM)                                 0.51       1.49 f
  RX/DUT4/U10/Y (OAI2BB2X1M)                              0.16       1.65 r
  RX/DUT4/expected_parity_reg/D (DFFRQX2M)                0.00       1.65 r
  data arrival time                                                  1.65

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT4/expected_parity_reg/CK (DFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                      269.15


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/U37/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT2/U38/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT2/U41/Y (NAND4BBX1M)                              0.21       1.20 f
  RX/DUT2/U45/Y (NOR4X1M)                                 0.25       1.46 r
  RX/DUT2/U5/Y (NOR2X2M)                                  0.11       1.56 f
  RX/DUT2/U3/Y (INVX2M)                                   0.17       1.73 r
  RX/DUT2/U16/Y (NOR2X2M)                                 0.07       1.80 f
  RX/DUT2/edge_cnt_reg[0]/D (DFFRQX2M)                    0.00       1.80 f
  data arrival time                                                  1.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                      269.16


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/U37/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT2/U38/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT2/U41/Y (NAND4BBX1M)                              0.21       1.20 f
  RX/DUT2/U45/Y (NOR4X1M)                                 0.25       1.46 r
  RX/DUT2/U5/Y (NOR2X2M)                                  0.11       1.56 f
  RX/DUT2/U3/Y (INVX2M)                                   0.17       1.73 r
  RX/DUT2/U14/Y (NOR2X2M)                                 0.07       1.80 f
  RX/DUT2/edge_cnt_reg[4]/D (DFFRQX2M)                    0.00       1.80 f
  data arrival time                                                  1.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[4]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                      269.16


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/U37/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT2/U38/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT2/U41/Y (NAND4BBX1M)                              0.21       1.20 f
  RX/DUT2/U45/Y (NOR4X1M)                                 0.25       1.46 r
  RX/DUT2/U5/Y (NOR2X2M)                                  0.11       1.56 f
  RX/DUT2/U3/Y (INVX2M)                                   0.17       1.73 r
  RX/DUT2/U6/Y (NOR2BX2M)                                 0.07       1.80 f
  RX/DUT2/edge_cnt_reg[1]/D (DFFRQX2M)                    0.00       1.80 f
  data arrival time                                                  1.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[1]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                      269.17


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/U37/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT2/U38/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT2/U41/Y (NAND4BBX1M)                              0.21       1.20 f
  RX/DUT2/U45/Y (NOR4X1M)                                 0.25       1.46 r
  RX/DUT2/U5/Y (NOR2X2M)                                  0.11       1.56 f
  RX/DUT2/U3/Y (INVX2M)                                   0.17       1.73 r
  RX/DUT2/U8/Y (NOR2BX2M)                                 0.07       1.80 f
  RX/DUT2/edge_cnt_reg[3]/D (DFFRQX2M)                    0.00       1.80 f
  data arrival time                                                  1.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[3]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                      269.17


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/U37/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT2/U38/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT2/U41/Y (NAND4BBX1M)                              0.21       1.20 f
  RX/DUT2/U45/Y (NOR4X1M)                                 0.25       1.46 r
  RX/DUT2/U5/Y (NOR2X2M)                                  0.11       1.56 f
  RX/DUT2/U3/Y (INVX2M)                                   0.17       1.73 r
  RX/DUT2/U7/Y (NOR2BX2M)                                 0.07       1.80 f
  RX/DUT2/edge_cnt_reg[2]/D (DFFRQX2M)                    0.00       1.80 f
  data arrival time                                                  1.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT2/edge_cnt_reg[2]/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                      269.17


  Startpoint: RX/DUT2/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/edge_cnt_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX/DUT2/edge_cnt_reg[0]/Q (DFFRQX2M)                    0.58       0.58 f
  RX/DUT2/edge_cnt[0] (edge_bit_counter)                  0.00       0.58 f
  RX/DUT1/edge_cnt[0] (FSM)                               0.00       0.58 f
  RX/DUT1/U47/Y (NOR2BX1M)                                0.21       0.79 f
  RX/DUT1/U48/Y (OAI2B2X1M)                               0.20       0.99 r
  RX/DUT1/U51/Y (NAND4BBX1M)                              0.21       1.20 f
  RX/DUT1/U55/Y (NOR4X1M)                                 0.24       1.44 r
  RX/DUT1/U12/Y (OAI2BB1X2M)                              0.18       1.63 r
  RX/DUT1/U9/Y (OAI211X2M)                                0.08       1.71 f
  RX/DUT1/current_state_reg[0]/D (DFFRQX2M)               0.00       1.71 f
  data arrival time                                                  1.71

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT1/current_state_reg[0]/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                      269.25


  Startpoint: RX/DUT2/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT2/bit_cnt_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  RX/DUT2/bit_cnt_reg[0]/Q (DFFRQX2M)                     0.53       0.53 f
  RX/DUT2/bit_cnt[0] (edge_bit_counter)                   0.00       0.53 f
  RX/DUT1/bit_cnt[0] (FSM)                                0.00       0.53 f
  RX/DUT1/U22/Y (NOR4BX1M)                                0.36       0.89 r
  RX/DUT1/U8/Y (INVX2M)                                   0.10       0.99 f
  RX/DUT1/U20/Y (OAI32X1M)                                0.19       1.18 r
  RX/DUT1/U6/Y (NOR2BX2M)                                 0.25       1.43 r
  RX/DUT1/U28/Y (OAI21X2M)                                0.08       1.51 f
  RX/DUT1/current_state_reg[2]/D (DFFRQX2M)               0.00       1.51 f
  data arrival time                                                  1.51

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT1/current_state_reg[2]/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.14     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                      269.45


  Startpoint: RX/DUT7/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT7/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock RX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  RX/DUT7/stp_err_reg/CK (DFFRQX2M)        0.00       0.00 r
  RX/DUT7/stp_err_reg/Q (DFFRQX2M)         0.92       0.92 r
  RX/DUT7/U2/Y (OAI2BB2X1M)                0.22       1.14 r
  RX/DUT7/stp_err_reg/D (DFFRQX2M)         0.00       1.14 r
  data arrival time                                   1.14

  clock RX_CLK (rise edge)               271.30     271.30
  clock network delay (ideal)              0.00     271.30
  clock uncertainty                       -0.20     271.10
  RX/DUT7/stp_err_reg/CK (DFFRQX2M)        0.00     271.10 r
  library setup time                      -0.30     270.80
  data required time                                270.80
  -----------------------------------------------------------
  data required time                                270.80
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                       269.67


  Startpoint: RX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX/DUT6/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX/DUT1/current_state_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  RX/DUT1/current_state_reg[2]/Q (DFFRQX2M)               0.53       0.53 f
  RX/DUT1/U14/Y (NOR3X2M)                                 0.34       0.87 r
  RX/DUT1/strt_chk_en (FSM)                               0.00       0.87 r
  RX/DUT6/strt_chk_en (strt_check)                        0.00       0.87 r
  RX/DUT6/U2/Y (AO2B2X2M)                                 0.24       1.10 r
  RX/DUT6/strt_glitch_reg/D (DFFRQX2M)                    0.00       1.10 r
  data arrival time                                                  1.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RX/DUT6/strt_glitch_reg/CK (DFFRQX2M)                   0.00     271.10 r
  library setup time                                     -0.28     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                      269.71


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT3/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3)                   0.00       0.42 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.42 r
  FIFO/MEM/U110/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U107/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U106/Y (MX2X2M)                                0.25       1.65 f
  FIFO/MEM/rdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  FIFO/RD_DATA[5] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  TX/P_DATA[5] (UART_TX)                                  0.00       1.65 f
  TX/DUT3/P_DATA[5] (parity_calc)                         0.00       1.65 f
  TX/DUT3/U2/Y (XOR3XLM)                                  0.49       2.14 f
  TX/DUT3/U7/Y (XOR3XLM)                                  0.51       2.65 f
  TX/DUT3/U5/Y (OAI2BB2X1M)                               0.14       2.79 r
  TX/DUT3/par_bit_reg/D (DFFRQX2M)                        0.00       2.79 r
  data arrival time                                                  2.79

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT3/par_bit_reg/CK (DFFRQX2M)                       0.00    8681.30 r
  library setup time                                     -0.30    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.21


  Startpoint: FIFO/RD/r_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rempty_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[1]/Q (DFFRQX2M)                    0.82       0.82 r
  FIFO/RD/U17/Y (CLKXOR2X2M)                              0.46       1.28 f
  FIFO/RD/U5/Y (CLKXOR2X2M)                               0.29       1.57 r
  FIFO/RD/U11/Y (CLKXOR2X2M)                              0.29       1.86 f
  FIFO/RD/U8/Y (NOR4X1M)                                  0.24       2.10 r
  FIFO/RD/rempty_reg/D (DFFSQX2M)                         0.00       2.10 r
  data arrival time                                                  2.10

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/rempty_reg/CK (DFFSQX2M)                        0.00    8681.30 r
  library setup time                                     -0.18    8681.12
  data required time                                              8681.12
  --------------------------------------------------------------------------
  data required time                                              8681.12
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.02


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3)                   0.00       0.42 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.42 r
  FIFO/MEM/U110/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U118/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U117/Y (MX2X2M)                                0.24       1.64 f
  FIFO/MEM/rdata[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.64 f
  FIFO/RD_DATA[0] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.64 f
  TX/P_DATA[0] (UART_TX)                                  0.00       1.64 f
  TX/DUT1/P_DATA[0] (Serializer)                          0.00       1.64 f
  TX/DUT1/U3/Y (AO22X1M)                                  0.32       1.96 f
  TX/DUT1/SER_DATA_reg/D (DFFRQX2M)                       0.00       1.96 f
  data arrival time                                                  1.96

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/SER_DATA_reg/CK (DFFRQX2M)                      0.00    8681.30 r
  library setup time                                     -0.14    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.19


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3)                   0.00       0.42 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.42 r
  FIFO/MEM/U110/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U112/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U111/Y (MX2X2M)                                0.25       1.65 f
  FIFO/MEM/rdata[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  FIFO/RD_DATA[2] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  TX/P_DATA[2] (UART_TX)                                  0.00       1.65 f
  TX/DUT1/P_DATA[2] (Serializer)                          0.00       1.65 f
  TX/DUT1/U21/Y (AOI22X1M)                                0.20       1.85 r
  TX/DUT1/U20/Y (OAI2B1X2M)                               0.09       1.94 f
  TX/DUT1/S_DATA_reg[1]/D (DFFRQX2M)                      0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[1]/CK (DFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.22


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3)                   0.00       0.42 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.42 r
  FIFO/MEM/U110/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U115/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U114/Y (MX2X2M)                                0.25       1.65 f
  FIFO/MEM/rdata[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  FIFO/RD_DATA[3] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  TX/P_DATA[3] (UART_TX)                                  0.00       1.65 f
  TX/DUT1/P_DATA[3] (Serializer)                          0.00       1.65 f
  TX/DUT1/U23/Y (AOI22X1M)                                0.20       1.85 r
  TX/DUT1/U22/Y (OAI2B1X2M)                               0.09       1.94 f
  TX/DUT1/S_DATA_reg[2]/D (DFFRQX2M)                      0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[2]/CK (DFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.22


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3)                   0.00       0.42 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.42 r
  FIFO/MEM/U110/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U104/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U103/Y (MX2X2M)                                0.25       1.65 f
  FIFO/MEM/rdata[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  FIFO/RD_DATA[4] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  TX/P_DATA[4] (UART_TX)                                  0.00       1.65 f
  TX/DUT1/P_DATA[4] (Serializer)                          0.00       1.65 f
  TX/DUT1/U25/Y (AOI22X1M)                                0.20       1.85 r
  TX/DUT1/U24/Y (OAI2B1X2M)                               0.09       1.93 f
  TX/DUT1/S_DATA_reg[3]/D (DFFRQX2M)                      0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[3]/CK (DFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.22


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3)                   0.00       0.42 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.42 r
  FIFO/MEM/U110/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U121/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U120/Y (MX2X2M)                                0.25       1.65 f
  FIFO/MEM/rdata[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  FIFO/RD_DATA[1] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  TX/P_DATA[1] (UART_TX)                                  0.00       1.65 f
  TX/DUT1/P_DATA[1] (Serializer)                          0.00       1.65 f
  TX/DUT1/U19/Y (AOI22X1M)                                0.20       1.85 r
  TX/DUT1/U18/Y (OAI2B1X2M)                               0.09       1.93 f
  TX/DUT1/S_DATA_reg[0]/D (DFFRQX2M)                      0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[0]/CK (DFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.23


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3)                   0.00       0.42 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.42 r
  FIFO/MEM/U110/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U101/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U100/Y (MX2X2M)                                0.25       1.65 f
  FIFO/MEM/rdata[6] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  FIFO/RD_DATA[6] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  TX/P_DATA[6] (UART_TX)                                  0.00       1.65 f
  TX/DUT1/P_DATA[6] (Serializer)                          0.00       1.65 f
  TX/DUT1/U29/Y (AOI22X1M)                                0.20       1.84 r
  TX/DUT1/U28/Y (OAI2B1X2M)                               0.09       1.93 f
  TX/DUT1/S_DATA_reg[5]/D (DFFRQX2M)                      0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[5]/CK (DFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.23


  Startpoint: FIFO/RD/r_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  FIFO/RD/raddr[0] (FIFO_RD_ADDR_SIZE3)                   0.00       0.42 r
  FIFO/MEM/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.42 r
  FIFO/MEM/U110/Y (BUFX2M)                                0.54       0.95 r
  FIFO/MEM/U107/Y (MX4X1M)                                0.45       1.40 f
  FIFO/MEM/U106/Y (MX2X2M)                                0.25       1.65 f
  FIFO/MEM/rdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  FIFO/RD_DATA[5] (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       1.65 f
  TX/P_DATA[5] (UART_TX)                                  0.00       1.65 f
  TX/DUT1/P_DATA[5] (Serializer)                          0.00       1.65 f
  TX/DUT1/U27/Y (AOI22X1M)                                0.20       1.85 r
  TX/DUT1/U26/Y (OAI2B1X2M)                               0.09       1.93 f
  TX/DUT1/S_DATA_reg[4]/D (DFFRQX2M)                      0.00       1.93 f
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[4]/CK (DFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.23


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (DFFRQX2M)               0.53       0.53 f
  TX/DUT2/U7/Y (NOR2X2M)                                  0.17       0.70 r
  TX/DUT2/U13/Y (NAND2X2M)                                0.11       0.81 f
  TX/DUT2/U5/Y (NAND2X2M)                                 0.13       0.93 r
  TX/DUT2/SER_EN (uart_fsm)                               0.00       0.93 r
  TX/DUT1/SER_EN (Serializer)                             0.00       0.93 r
  TX/DUT1/U12/Y (INVX2M)                                  0.07       1.01 f
  TX/DUT1/U6/Y (NOR4BX1M)                                 0.34       1.35 r
  TX/DUT1/U32/Y (AOI2BB1X2M)                              0.11       1.46 f
  TX/DUT1/U15/Y (AND2X2M)                                 0.16       1.61 f
  TX/DUT1/U14/Y (OAI32X1M)                                0.10       1.71 r
  TX/DUT1/COUNT_reg[2]/D (DFFRQX2M)                       0.00       1.71 r
  data arrival time                                                  1.71

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/COUNT_reg[2]/CK (DFFRQX2M)                      0.00    8681.30 r
  library setup time                                     -0.33    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.26


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/S_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (DFFRQX2M)               0.53       0.53 f
  TX/DUT2/U7/Y (NOR2X2M)                                  0.17       0.70 r
  TX/DUT2/U13/Y (NAND2X2M)                                0.11       0.81 f
  TX/DUT2/U5/Y (NAND2X2M)                                 0.13       0.93 r
  TX/DUT2/SER_EN (uart_fsm)                               0.00       0.93 r
  TX/DUT1/SER_EN (Serializer)                             0.00       0.93 r
  TX/DUT1/U8/Y (NAND2X2M)                                 0.14       1.08 f
  TX/DUT1/U4/Y (NAND2X2M)                                 0.22       1.30 r
  TX/DUT1/U11/Y (AND2X2M)                                 0.24       1.54 r
  TX/DUT1/U34/Y (NAND2X2M)                                0.08       1.63 f
  TX/DUT1/U33/Y (OAI2B1X2M)                               0.05       1.68 r
  TX/DUT1/S_DATA_reg[6]/D (DFFRQX2M)                      0.00       1.68 r
  data arrival time                                                  1.68

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/S_DATA_reg[6]/CK (DFFRQX2M)                     0.00    8681.30 r
  library setup time                                     -0.30    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.32


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (DFFRQX2M)               0.53       0.53 f
  TX/DUT2/U7/Y (NOR2X2M)                                  0.17       0.70 r
  TX/DUT2/U13/Y (NAND2X2M)                                0.11       0.81 f
  TX/DUT2/U5/Y (NAND2X2M)                                 0.13       0.93 r
  TX/DUT2/SER_EN (uart_fsm)                               0.00       0.93 r
  TX/DUT1/SER_EN (Serializer)                             0.00       0.93 r
  TX/DUT1/U12/Y (INVX2M)                                  0.07       1.01 f
  TX/DUT1/U6/Y (NOR4BX1M)                                 0.34       1.35 r
  TX/DUT1/U31/Y (INVX2M)                                  0.07       1.43 f
  TX/DUT1/U30/Y (OAI221X1M)                               0.21       1.64 r
  TX/DUT1/COUNT_reg[0]/D (DFFRQX2M)                       0.00       1.64 r
  data arrival time                                                  1.64

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/COUNT_reg[0]/CK (DFFRQX2M)                      0.00    8681.30 r
  library setup time                                     -0.32    8680.98
  data required time                                              8680.98
  --------------------------------------------------------------------------
  data required time                                              8680.98
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.34


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (DFFRQX2M)               0.53       0.53 f
  TX/DUT2/U7/Y (NOR2X2M)                                  0.17       0.70 r
  TX/DUT2/U13/Y (NAND2X2M)                                0.11       0.81 f
  TX/DUT2/U5/Y (NAND2X2M)                                 0.13       0.93 r
  TX/DUT2/SER_EN (uart_fsm)                               0.00       0.93 r
  TX/DUT1/SER_EN (Serializer)                             0.00       0.93 r
  TX/DUT1/U12/Y (INVX2M)                                  0.07       1.01 f
  TX/DUT1/U6/Y (NOR4BX1M)                                 0.34       1.35 r
  TX/DUT1/U32/Y (AOI2BB1X2M)                              0.11       1.46 f
  TX/DUT1/U17/Y (OAI32X1M)                                0.12       1.57 r
  TX/DUT1/COUNT_reg[1]/D (DFFRQX2M)                       0.00       1.57 r
  data arrival time                                                  1.57

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/COUNT_reg[1]/CK (DFFRQX2M)                      0.00    8681.30 r
  library setup time                                     -0.33    8680.97
  data required time                                              8680.97
  --------------------------------------------------------------------------
  data required time                                              8680.97
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.40


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT1/SER_DONE_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (DFFRQX2M)               0.53       0.53 f
  TX/DUT2/U7/Y (NOR2X2M)                                  0.17       0.70 r
  TX/DUT2/U13/Y (NAND2X2M)                                0.11       0.81 f
  TX/DUT2/U5/Y (NAND2X2M)                                 0.13       0.93 r
  TX/DUT2/SER_EN (uart_fsm)                               0.00       0.93 r
  TX/DUT1/SER_EN (Serializer)                             0.00       0.93 r
  TX/DUT1/U12/Y (INVX2M)                                  0.07       1.01 f
  TX/DUT1/U6/Y (NOR4BX1M)                                 0.34       1.35 r
  TX/DUT1/U35/Y (OAI2BB2X1M)                              0.21       1.56 r
  TX/DUT1/SER_DONE_reg/D (DFFRQX2M)                       0.00       1.56 r
  data arrival time                                                  1.56

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT1/SER_DONE_reg/CK (DFFRQX2M)                      0.00    8681.30 r
  library setup time                                     -0.30    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.44


  Startpoint: FIFO/RD/r_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[1]/Q (DFFRQX2M)                    0.82       0.82 r
  FIFO/RD/U17/Y (CLKXOR2X2M)                              0.46       1.28 f
  FIFO/RD/U5/Y (CLKXOR2X2M)                               0.29       1.57 r
  FIFO/RD/rptr_reg[1]/D (DFFRQX2M)                        0.00       1.57 r
  data arrival time                                                  1.57

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/rptr_reg[1]/CK (DFFRQX2M)                       0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.44


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (DFFRQX2M)                    0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (DFFRQX2M)                     0.48       0.48 f
  pulse_gen/U3/Y (NOR2BX2M)                               0.10       0.58 r
  pulse_gen/PULSE_SIG (pulse_gen)                         0.00       0.58 r
  FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.58 r
  FIFO/RD/rinc (FIFO_RD_ADDR_SIZE3)                       0.00       0.58 r
  FIFO/RD/U12/Y (NOR2BX2M)                                0.19       0.77 r
  FIFO/RD/U15/Y (AND2X2M)                                 0.20       0.97 r
  FIFO/RD/U7/Y (NAND2X2M)                                 0.07       1.04 f
  FIFO/RD/U6/Y (XNOR2X2M)                                 0.17       1.21 f
  FIFO/RD/U3/Y (CLKXOR2X2M)                               0.29       1.50 r
  FIFO/RD/rptr_reg[2]/D (DFFRQX2M)                        0.00       1.50 r
  data arrival time                                                  1.50

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/rptr_reg[2]/CK (DFFRQX2M)                       0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.51


  Startpoint: FIFO/RD/r_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[1]/Q (DFFRQX2M)                    0.82       0.82 r
  FIFO/RD/U17/Y (CLKXOR2X2M)                              0.46       1.28 f
  FIFO/RD/U4/Y (CLKXOR2X2M)                               0.21       1.49 r
  FIFO/RD/rptr_reg[0]/D (DFFRQX2M)                        0.00       1.49 r
  data arrival time                                                  1.49

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/rptr_reg[0]/CK (DFFRQX2M)                       0.00    8681.30 r
  library setup time                                     -0.28    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.52


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (DFFRQX2M)                    0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (DFFRQX2M)                     0.48       0.48 f
  pulse_gen/U3/Y (NOR2BX2M)                               0.10       0.58 r
  pulse_gen/PULSE_SIG (pulse_gen)                         0.00       0.58 r
  FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.58 r
  FIFO/RD/rinc (FIFO_RD_ADDR_SIZE3)                       0.00       0.58 r
  FIFO/RD/U12/Y (NOR2BX2M)                                0.19       0.77 r
  FIFO/RD/U15/Y (AND2X2M)                                 0.20       0.97 r
  FIFO/RD/U14/Y (NAND3X2M)                                0.10       1.06 f
  FIFO/RD/U13/Y (XNOR2X2M)                                0.18       1.25 r
  FIFO/RD/r_binary_reg[3]/D (DFFRQX2M)                    0.00       1.25 r
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/r_binary_reg[3]/CK (DFFRQX2M)                   0.00    8681.30 r
  library setup time                                     -0.32    8680.98
  data required time                                              8680.98
  --------------------------------------------------------------------------
  data required time                                              8680.98
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.73


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (DFFRQX2M)                    0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (DFFRQX2M)                     0.48       0.48 f
  pulse_gen/U3/Y (NOR2BX2M)                               0.10       0.58 r
  pulse_gen/PULSE_SIG (pulse_gen)                         0.00       0.58 r
  FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.58 r
  FIFO/RD/rinc (FIFO_RD_ADDR_SIZE3)                       0.00       0.58 r
  FIFO/RD/U12/Y (NOR2BX2M)                                0.19       0.77 r
  FIFO/RD/U15/Y (AND2X2M)                                 0.20       0.97 r
  FIFO/RD/U14/Y (NAND3X2M)                                0.10       1.06 f
  FIFO/RD/U13/Y (XNOR2X2M)                                0.18       1.25 r
  FIFO/RD/rptr_reg[3]/D (DFFRQX2M)                        0.00       1.25 r
  data arrival time                                                  1.25

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/rptr_reg[3]/CK (DFFRQX2M)                       0.00    8681.30 r
  library setup time                                     -0.32    8680.98
  data required time                                              8680.98
  --------------------------------------------------------------------------
  data required time                                              8680.98
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.73


  Startpoint: FIFO/RD/r_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/RD/r_binary_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/RD/r_binary_reg[1]/Q (DFFRQX2M)                    0.82       0.82 r
  FIFO/RD/U17/Y (CLKXOR2X2M)                              0.40       1.23 r
  FIFO/RD/r_binary_reg[1]/D (DFFRQX2M)                    0.00       1.23 r
  data arrival time                                                  1.23

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/r_binary_reg[1]/CK (DFFRQX2M)                   0.00    8681.30 r
  library setup time                                     -0.29    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.78


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (DFFRQX2M)                    0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (DFFRQX2M)                     0.48       0.48 f
  pulse_gen/U3/Y (NOR2BX2M)                               0.10       0.58 r
  pulse_gen/PULSE_SIG (pulse_gen)                         0.00       0.58 r
  FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.58 r
  FIFO/RD/rinc (FIFO_RD_ADDR_SIZE3)                       0.00       0.58 r
  FIFO/RD/U12/Y (NOR2BX2M)                                0.19       0.77 r
  FIFO/RD/U15/Y (AND2X2M)                                 0.20       0.97 r
  FIFO/RD/U7/Y (NAND2X2M)                                 0.07       1.04 f
  FIFO/RD/U6/Y (XNOR2X2M)                                 0.16       1.20 r
  FIFO/RD/r_binary_reg[2]/D (DFFRQX2M)                    0.00       1.20 r
  data arrival time                                                  1.20

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/r_binary_reg[2]/CK (DFFRQX2M)                   0.00    8681.30 r
  library setup time                                     -0.32    8680.98
  data required time                                              8680.98
  --------------------------------------------------------------------------
  data required time                                              8680.98
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.78


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (DFFRQX2M)               0.53       0.53 f
  TX/DUT2/U7/Y (NOR2X2M)                                  0.17       0.70 r
  TX/DUT2/U13/Y (NAND2X2M)                                0.11       0.81 f
  TX/DUT2/U5/Y (NAND2X2M)                                 0.13       0.93 r
  TX/DUT2/U6/Y (NAND2BX2M)                                0.13       1.06 r
  TX/DUT2/busy (uart_fsm)                                 0.00       1.06 r
  TX/busy (UART_TX)                                       0.00       1.06 r
  pulse_gen/LVL_SIG (pulse_gen)                           0.00       1.06 r
  pulse_gen/rcv_flop_reg/D (DFFRQX2M)                     0.00       1.06 r
  data arrival time                                                  1.06

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  pulse_gen/rcv_flop_reg/CK (DFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.28    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.95


  Startpoint: TX/DUT2/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[2]/Q (DFFRQX2M)               0.51       0.51 f
  TX/DUT2/U12/Y (INVX2M)                                  0.08       0.60 r
  TX/DUT2/U8/Y (NAND3X2M)                                 0.15       0.75 f
  TX/DUT2/U14/Y (OAI31X1M)                                0.25       1.00 r
  TX/DUT2/current_state_reg[2]/D (DFFRQX2M)               0.00       1.00 r
  data arrival time                                                  1.00

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT2/current_state_reg[2]/CK (DFFRQX2M)              0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.99


  Startpoint: TX/DUT2/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[2]/Q (DFFRQX2M)               0.51       0.51 f
  TX/DUT2/U12/Y (INVX2M)                                  0.08       0.60 r
  TX/DUT2/U8/Y (NAND3X2M)                                 0.15       0.75 f
  TX/DUT2/U16/Y (OAI211X2M)                               0.20       0.95 r
  TX/DUT2/current_state_reg[0]/D (DFFRQX2M)               0.00       0.95 r
  data arrival time                                                  0.95

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT2/current_state_reg[0]/CK (DFFRQX2M)              0.00    8681.30 r
  library setup time                                     -0.30    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.05


  Startpoint: pulse_gen/pls_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/RD/r_binary_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/pls_flop_reg/CK (DFFRQX2M)                    0.00       0.00 r
  pulse_gen/pls_flop_reg/Q (DFFRQX2M)                     0.48       0.48 f
  pulse_gen/U3/Y (NOR2BX2M)                               0.10       0.58 r
  pulse_gen/PULSE_SIG (pulse_gen)                         0.00       0.58 r
  FIFO/R_INC (ASYNC_FIFO_DATA_WIDTH8_DEPTH8_ADDR_SIZE3)
                                                          0.00       0.58 r
  FIFO/RD/rinc (FIFO_RD_ADDR_SIZE3)                       0.00       0.58 r
  FIFO/RD/U12/Y (NOR2BX2M)                                0.19       0.77 r
  FIFO/RD/U18/Y (CLKXOR2X2M)                              0.18       0.95 r
  FIFO/RD/r_binary_reg[0]/D (DFFRQX2M)                    0.00       0.95 r
  data arrival time                                                  0.95

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/RD/r_binary_reg[0]/CK (DFFRQX2M)                   0.00    8681.30 r
  library setup time                                     -0.28    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.06


  Startpoint: TX/DUT2/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX/DUT2/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX/DUT2/current_state_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  TX/DUT2/current_state_reg[1]/Q (DFFRQX2M)               0.46       0.46 r
  TX/DUT2/U18/Y (AOI2BB1X2M)                              0.16       0.62 r
  TX/DUT2/current_state_reg[1]/D (DFFRQX2M)               0.00       0.62 r
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  TX/DUT2/current_state_reg[1]/CK (DFFRQX2M)              0.00    8681.30 r
  library setup time                                     -0.29    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.39


  Startpoint: pulse_gen/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pulse_gen/rcv_flop_reg/CK (DFFRQX2M)                    0.00       0.00 r
  pulse_gen/rcv_flop_reg/Q (DFFRQX2M)                     0.39       0.39 r
  pulse_gen/pls_flop_reg/D (DFFRQX2M)                     0.00       0.39 r
  data arrival time                                                  0.39

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  pulse_gen/pls_flop_reg/CK (DFFRQX2M)                    0.00    8681.30 r
  library setup time                                     -0.28    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.63


  Startpoint: FIFO/sync_w2r/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[3][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[3][0]/Q (DFFRQX2M)           0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[3][1]/D (DFFRQX2M)           0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[3][1]/CK (DFFRQX2M)          0.00    8681.30 r
  library setup time                                     -0.28    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.64


  Startpoint: FIFO/sync_w2r/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[2][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[2][0]/Q (DFFRQX2M)           0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[2][1]/D (DFFRQX2M)           0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[2][1]/CK (DFFRQX2M)          0.00    8681.30 r
  library setup time                                     -0.28    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.64


  Startpoint: FIFO/sync_w2r/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[1][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[1][0]/Q (DFFRQX2M)           0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[1][1]/D (DFFRQX2M)           0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[1][1]/CK (DFFRQX2M)          0.00    8681.30 r
  library setup time                                     -0.28    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.64


  Startpoint: FIFO/sync_w2r/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/sync_w2r/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/sync_w2r/sync_reg_reg[0][0]/CK (DFFRQX2M)          0.00       0.00 r
  FIFO/sync_w2r/sync_reg_reg[0][0]/Q (DFFRQX2M)           0.37       0.37 r
  FIFO/sync_w2r/sync_reg_reg[0][1]/D (DFFRQX2M)           0.00       0.37 r
  data arrival time                                                  0.37

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  FIFO/sync_w2r/sync_reg_reg[0][1]/CK (DFFRQX2M)          0.00    8681.30 r
  library setup time                                     -0.28    8681.01
  data required time                                              8681.01
  --------------------------------------------------------------------------
  data required time                                              8681.01
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.64


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (DFFRQX2M)            0.40       0.40 r
  clock_divider_TX/U61/Y (CLKINVX1M)                      0.13       0.53 f
  clock_divider_TX/U58/Y (OAI211X1M)                      0.21       0.74 r
  clock_divider_TX/U56/Y (AOI222X1M)                      0.15       0.88 f
  clock_divider_TX/U55/Y (AOI221XLM)                      0.28       1.17 r
  clock_divider_TX/U54/Y (AOI221XLM)                      0.12       1.29 f
  clock_divider_TX/U52/Y (OA22X1M)                        0.28       1.57 f
  clock_divider_TX/U51/Y (AOI221XLM)                      0.29       1.86 r
  clock_divider_TX/U50/Y (NOR2X1M)                        0.14       2.00 f
  clock_divider_TX/U36/Y (MXI2X1M)                        0.14       2.14 r
  clock_divider_TX/U35/Y (CLKNAND2X2M)                    0.14       2.28 f
  clock_divider_TX/U4/Y (OAI211X2M)                       0.20       2.48 r
  clock_divider_TX/U24/Y (CLKNAND2X2M)                    0.14       2.62 f
  clock_divider_TX/U23/Y (MXI2X1M)                        0.12       2.75 r
  clock_divider_TX/div_clk_reg/D (DFFRQX2M)               0.00       2.75 r
  data arrival time                                                  2.75

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/div_clk_reg/CK (DFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.30     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                      268.05


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (DFFRQX2M)            0.49       0.49 f
  clock_divider_TX/U61/Y (CLKINVX1M)                      0.13       0.62 r
  clock_divider_TX/U58/Y (OAI211X1M)                      0.16       0.78 f
  clock_divider_TX/U56/Y (AOI222X1M)                      0.36       1.14 r
  clock_divider_TX/U55/Y (AOI221XLM)                      0.12       1.26 f
  clock_divider_TX/U54/Y (AOI221XLM)                      0.28       1.55 r
  clock_divider_TX/U52/Y (OA22X1M)                        0.21       1.76 r
  clock_divider_TX/U51/Y (AOI221XLM)                      0.07       1.83 f
  clock_divider_TX/U50/Y (NOR2X1M)                        0.20       2.04 r
  clock_divider_TX/U36/Y (MXI2X1M)                        0.13       2.17 f
  clock_divider_TX/U35/Y (CLKNAND2X2M)                    0.10       2.26 r
  clock_divider_TX/U22/Y (CLKXOR2X2M)                     0.29       2.56 f
  clock_divider_TX/U21/Y (NOR2X1M)                        0.09       2.64 r
  clock_divider_TX/flag_reg/D (DFFRQX2M)                  0.00       2.64 r
  data arrival time                                                  2.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/flag_reg/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.29     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                      268.16


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (DFFRQX2M)            0.49       0.49 f
  clock_divider_TX/U61/Y (CLKINVX1M)                      0.13       0.62 r
  clock_divider_TX/U58/Y (OAI211X1M)                      0.16       0.78 f
  clock_divider_TX/U56/Y (AOI222X1M)                      0.36       1.14 r
  clock_divider_TX/U55/Y (AOI221XLM)                      0.12       1.26 f
  clock_divider_TX/U54/Y (AOI221XLM)                      0.28       1.55 r
  clock_divider_TX/U52/Y (OA22X1M)                        0.21       1.76 r
  clock_divider_TX/U51/Y (AOI221XLM)                      0.07       1.83 f
  clock_divider_TX/U50/Y (NOR2X1M)                        0.20       2.04 r
  clock_divider_TX/U36/Y (MXI2X1M)                        0.13       2.17 f
  clock_divider_TX/U35/Y (CLKNAND2X2M)                    0.10       2.26 r
  clock_divider_TX/U4/Y (OAI211X2M)                       0.22       2.49 f
  clock_divider_TX/U25/Y (NOR2BX1M)                       0.15       2.63 r
  clock_divider_TX/counter_reg[7]/D (DFFRQX2M)            0.00       2.63 r
  data arrival time                                                  2.63

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[7]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                      268.17


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (DFFRQX2M)            0.49       0.49 f
  clock_divider_TX/U61/Y (CLKINVX1M)                      0.13       0.62 r
  clock_divider_TX/U58/Y (OAI211X1M)                      0.16       0.78 f
  clock_divider_TX/U56/Y (AOI222X1M)                      0.36       1.14 r
  clock_divider_TX/U55/Y (AOI221XLM)                      0.12       1.26 f
  clock_divider_TX/U54/Y (AOI221XLM)                      0.28       1.55 r
  clock_divider_TX/U52/Y (OA22X1M)                        0.21       1.76 r
  clock_divider_TX/U51/Y (AOI221XLM)                      0.07       1.83 f
  clock_divider_TX/U50/Y (NOR2X1M)                        0.20       2.04 r
  clock_divider_TX/U36/Y (MXI2X1M)                        0.13       2.17 f
  clock_divider_TX/U35/Y (CLKNAND2X2M)                    0.10       2.26 r
  clock_divider_TX/U4/Y (OAI211X2M)                       0.22       2.49 f
  clock_divider_TX/U32/Y (NOR2BX1M)                       0.15       2.63 r
  clock_divider_TX/counter_reg[0]/D (DFFRQX2M)            0.00       2.63 r
  data arrival time                                                  2.63

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[0]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                      268.17


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (DFFRQX2M)            0.49       0.49 f
  clock_divider_TX/U61/Y (CLKINVX1M)                      0.13       0.62 r
  clock_divider_TX/U58/Y (OAI211X1M)                      0.16       0.78 f
  clock_divider_TX/U56/Y (AOI222X1M)                      0.36       1.14 r
  clock_divider_TX/U55/Y (AOI221XLM)                      0.12       1.26 f
  clock_divider_TX/U54/Y (AOI221XLM)                      0.28       1.55 r
  clock_divider_TX/U52/Y (OA22X1M)                        0.21       1.76 r
  clock_divider_TX/U51/Y (AOI221XLM)                      0.07       1.83 f
  clock_divider_TX/U50/Y (NOR2X1M)                        0.20       2.04 r
  clock_divider_TX/U36/Y (MXI2X1M)                        0.13       2.17 f
  clock_divider_TX/U35/Y (CLKNAND2X2M)                    0.10       2.26 r
  clock_divider_TX/U4/Y (OAI211X2M)                       0.22       2.49 f
  clock_divider_TX/U31/Y (NOR2BX1M)                       0.15       2.63 r
  clock_divider_TX/counter_reg[1]/D (DFFRQX2M)            0.00       2.63 r
  data arrival time                                                  2.63

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                      268.17


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (DFFRQX2M)            0.49       0.49 f
  clock_divider_TX/U61/Y (CLKINVX1M)                      0.13       0.62 r
  clock_divider_TX/U58/Y (OAI211X1M)                      0.16       0.78 f
  clock_divider_TX/U56/Y (AOI222X1M)                      0.36       1.14 r
  clock_divider_TX/U55/Y (AOI221XLM)                      0.12       1.26 f
  clock_divider_TX/U54/Y (AOI221XLM)                      0.28       1.55 r
  clock_divider_TX/U52/Y (OA22X1M)                        0.21       1.76 r
  clock_divider_TX/U51/Y (AOI221XLM)                      0.07       1.83 f
  clock_divider_TX/U50/Y (NOR2X1M)                        0.20       2.04 r
  clock_divider_TX/U36/Y (MXI2X1M)                        0.13       2.17 f
  clock_divider_TX/U35/Y (CLKNAND2X2M)                    0.10       2.26 r
  clock_divider_TX/U4/Y (OAI211X2M)                       0.22       2.49 f
  clock_divider_TX/U26/Y (NOR2BX1M)                       0.15       2.63 r
  clock_divider_TX/counter_reg[6]/D (DFFRQX2M)            0.00       2.63 r
  data arrival time                                                  2.63

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[6]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                      268.17


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (DFFRQX2M)            0.49       0.49 f
  clock_divider_TX/U61/Y (CLKINVX1M)                      0.13       0.62 r
  clock_divider_TX/U58/Y (OAI211X1M)                      0.16       0.78 f
  clock_divider_TX/U56/Y (AOI222X1M)                      0.36       1.14 r
  clock_divider_TX/U55/Y (AOI221XLM)                      0.12       1.26 f
  clock_divider_TX/U54/Y (AOI221XLM)                      0.28       1.55 r
  clock_divider_TX/U52/Y (OA22X1M)                        0.21       1.76 r
  clock_divider_TX/U51/Y (AOI221XLM)                      0.07       1.83 f
  clock_divider_TX/U50/Y (NOR2X1M)                        0.20       2.04 r
  clock_divider_TX/U36/Y (MXI2X1M)                        0.13       2.17 f
  clock_divider_TX/U35/Y (CLKNAND2X2M)                    0.10       2.26 r
  clock_divider_TX/U4/Y (OAI211X2M)                       0.22       2.49 f
  clock_divider_TX/U28/Y (NOR2BX1M)                       0.15       2.63 r
  clock_divider_TX/counter_reg[4]/D (DFFRQX2M)            0.00       2.63 r
  data arrival time                                                  2.63

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[4]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                      268.17


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (DFFRQX2M)            0.49       0.49 f
  clock_divider_TX/U61/Y (CLKINVX1M)                      0.13       0.62 r
  clock_divider_TX/U58/Y (OAI211X1M)                      0.16       0.78 f
  clock_divider_TX/U56/Y (AOI222X1M)                      0.36       1.14 r
  clock_divider_TX/U55/Y (AOI221XLM)                      0.12       1.26 f
  clock_divider_TX/U54/Y (AOI221XLM)                      0.28       1.55 r
  clock_divider_TX/U52/Y (OA22X1M)                        0.21       1.76 r
  clock_divider_TX/U51/Y (AOI221XLM)                      0.07       1.83 f
  clock_divider_TX/U50/Y (NOR2X1M)                        0.20       2.04 r
  clock_divider_TX/U36/Y (MXI2X1M)                        0.13       2.17 f
  clock_divider_TX/U35/Y (CLKNAND2X2M)                    0.10       2.26 r
  clock_divider_TX/U4/Y (OAI211X2M)                       0.22       2.49 f
  clock_divider_TX/U29/Y (NOR2BX1M)                       0.15       2.63 r
  clock_divider_TX/counter_reg[3]/D (DFFRQX2M)            0.00       2.63 r
  data arrival time                                                  2.63

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[3]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                      268.17


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (DFFRQX2M)            0.49       0.49 f
  clock_divider_TX/U61/Y (CLKINVX1M)                      0.13       0.62 r
  clock_divider_TX/U58/Y (OAI211X1M)                      0.16       0.78 f
  clock_divider_TX/U56/Y (AOI222X1M)                      0.36       1.14 r
  clock_divider_TX/U55/Y (AOI221XLM)                      0.12       1.26 f
  clock_divider_TX/U54/Y (AOI221XLM)                      0.28       1.55 r
  clock_divider_TX/U52/Y (OA22X1M)                        0.21       1.76 r
  clock_divider_TX/U51/Y (AOI221XLM)                      0.07       1.83 f
  clock_divider_TX/U50/Y (NOR2X1M)                        0.20       2.04 r
  clock_divider_TX/U36/Y (MXI2X1M)                        0.13       2.17 f
  clock_divider_TX/U35/Y (CLKNAND2X2M)                    0.10       2.26 r
  clock_divider_TX/U4/Y (OAI211X2M)                       0.22       2.49 f
  clock_divider_TX/U30/Y (NOR2BX1M)                       0.15       2.63 r
  clock_divider_TX/counter_reg[2]/D (DFFRQX2M)            0.00       2.63 r
  data arrival time                                                  2.63

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[2]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                      268.17


  Startpoint: clock_divider_TX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_TX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_TX/counter_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  clock_divider_TX/counter_reg[1]/Q (DFFRQX2M)            0.49       0.49 f
  clock_divider_TX/U61/Y (CLKINVX1M)                      0.13       0.62 r
  clock_divider_TX/U58/Y (OAI211X1M)                      0.16       0.78 f
  clock_divider_TX/U56/Y (AOI222X1M)                      0.36       1.14 r
  clock_divider_TX/U55/Y (AOI221XLM)                      0.12       1.26 f
  clock_divider_TX/U54/Y (AOI221XLM)                      0.28       1.55 r
  clock_divider_TX/U52/Y (OA22X1M)                        0.21       1.76 r
  clock_divider_TX/U51/Y (AOI221XLM)                      0.07       1.83 f
  clock_divider_TX/U50/Y (NOR2X1M)                        0.20       2.04 r
  clock_divider_TX/U36/Y (MXI2X1M)                        0.13       2.17 f
  clock_divider_TX/U35/Y (CLKNAND2X2M)                    0.10       2.26 r
  clock_divider_TX/U4/Y (OAI211X2M)                       0.22       2.49 f
  clock_divider_TX/U27/Y (NOR2BX1M)                       0.15       2.63 r
  clock_divider_TX/counter_reg[5]/D (DFFRQX2M)            0.00       2.63 r
  data arrival time                                                  2.63

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_TX/counter_reg[5]/CK (DFFRQX2M)           0.00     271.10 r
  library setup time                                     -0.29     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                      268.17


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (DFFRX1M)            0.38       0.38 f
  clock_divider_RX/U58/Y (OAI211X1M)                      0.21       0.60 r
  clock_divider_RX/U56/Y (AOI222X1M)                      0.15       0.74 f
  clock_divider_RX/U55/Y (AOI221XLM)                      0.28       1.03 r
  clock_divider_RX/U54/Y (AOI221XLM)                      0.12       1.15 f
  clock_divider_RX/U52/Y (OA22X1M)                        0.28       1.43 f
  clock_divider_RX/U51/Y (AOI221XLM)                      0.29       1.72 r
  clock_divider_RX/U50/Y (NOR2X1M)                        0.14       1.86 f
  clock_divider_RX/U36/Y (MXI2X1M)                        0.14       2.00 r
  clock_divider_RX/U35/Y (CLKNAND2X2M)                    0.14       2.14 f
  clock_divider_RX/U4/Y (OAI211X2M)                       0.20       2.34 r
  clock_divider_RX/U24/Y (CLKNAND2X2M)                    0.14       2.48 f
  clock_divider_RX/U23/Y (MXI2X1M)                        0.12       2.61 r
  clock_divider_RX/div_clk_reg/D (DFFRX1M)                0.00       2.61 r
  data arrival time                                                  2.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/div_clk_reg/CK (DFFRX1M)               0.00     271.10 r
  library setup time                                     -0.25     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.24


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (DFFRX1M)            0.38       0.38 f
  clock_divider_RX/U58/Y (OAI211X1M)                      0.21       0.60 r
  clock_divider_RX/U56/Y (AOI222X1M)                      0.15       0.74 f
  clock_divider_RX/U55/Y (AOI221XLM)                      0.28       1.03 r
  clock_divider_RX/U54/Y (AOI221XLM)                      0.12       1.15 f
  clock_divider_RX/U52/Y (OA22X1M)                        0.28       1.43 f
  clock_divider_RX/U51/Y (AOI221XLM)                      0.29       1.72 r
  clock_divider_RX/U50/Y (NOR2X1M)                        0.14       1.86 f
  clock_divider_RX/U36/Y (MXI2X1M)                        0.14       2.00 r
  clock_divider_RX/U35/Y (CLKNAND2X2M)                    0.14       2.14 f
  clock_divider_RX/U22/Y (CLKXOR2X2M)                     0.24       2.38 f
  clock_divider_RX/U21/Y (NOR2X1M)                        0.09       2.47 r
  clock_divider_RX/flag_reg/D (DFFRX1M)                   0.00       2.47 r
  data arrival time                                                  2.47

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/flag_reg/CK (DFFRX1M)                  0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                      268.40


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (DFFRX1M)            0.40       0.40 r
  clock_divider_RX/U58/Y (OAI211X1M)                      0.16       0.56 f
  clock_divider_RX/U56/Y (AOI222X1M)                      0.36       0.93 r
  clock_divider_RX/U55/Y (AOI221XLM)                      0.12       1.05 f
  clock_divider_RX/U54/Y (AOI221XLM)                      0.28       1.33 r
  clock_divider_RX/U52/Y (OA22X1M)                        0.21       1.54 r
  clock_divider_RX/U51/Y (AOI221XLM)                      0.07       1.61 f
  clock_divider_RX/U50/Y (NOR2X1M)                        0.20       1.82 r
  clock_divider_RX/U36/Y (MXI2X1M)                        0.13       1.95 f
  clock_divider_RX/U35/Y (CLKNAND2X2M)                    0.10       2.05 r
  clock_divider_RX/U4/Y (OAI211X2M)                       0.22       2.27 f
  clock_divider_RX/U25/Y (NOR2BX1M)                       0.15       2.41 r
  clock_divider_RX/counter_reg[7]/D (DFFRX1M)             0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[7]/CK (DFFRX1M)            0.00     271.10 r
  library setup time                                     -0.23     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.45


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (DFFRX1M)            0.40       0.40 r
  clock_divider_RX/U58/Y (OAI211X1M)                      0.16       0.56 f
  clock_divider_RX/U56/Y (AOI222X1M)                      0.36       0.93 r
  clock_divider_RX/U55/Y (AOI221XLM)                      0.12       1.05 f
  clock_divider_RX/U54/Y (AOI221XLM)                      0.28       1.33 r
  clock_divider_RX/U52/Y (OA22X1M)                        0.21       1.54 r
  clock_divider_RX/U51/Y (AOI221XLM)                      0.07       1.61 f
  clock_divider_RX/U50/Y (NOR2X1M)                        0.20       1.82 r
  clock_divider_RX/U36/Y (MXI2X1M)                        0.13       1.95 f
  clock_divider_RX/U35/Y (CLKNAND2X2M)                    0.10       2.05 r
  clock_divider_RX/U4/Y (OAI211X2M)                       0.22       2.27 f
  clock_divider_RX/U26/Y (NOR2BX1M)                       0.15       2.41 r
  clock_divider_RX/counter_reg[6]/D (DFFRX1M)             0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[6]/CK (DFFRX1M)            0.00     271.10 r
  library setup time                                     -0.23     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.45


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (DFFRX1M)            0.40       0.40 r
  clock_divider_RX/U58/Y (OAI211X1M)                      0.16       0.56 f
  clock_divider_RX/U56/Y (AOI222X1M)                      0.36       0.93 r
  clock_divider_RX/U55/Y (AOI221XLM)                      0.12       1.05 f
  clock_divider_RX/U54/Y (AOI221XLM)                      0.28       1.33 r
  clock_divider_RX/U52/Y (OA22X1M)                        0.21       1.54 r
  clock_divider_RX/U51/Y (AOI221XLM)                      0.07       1.61 f
  clock_divider_RX/U50/Y (NOR2X1M)                        0.20       1.82 r
  clock_divider_RX/U36/Y (MXI2X1M)                        0.13       1.95 f
  clock_divider_RX/U35/Y (CLKNAND2X2M)                    0.10       2.05 r
  clock_divider_RX/U4/Y (OAI211X2M)                       0.22       2.27 f
  clock_divider_RX/U27/Y (NOR2BX1M)                       0.15       2.41 r
  clock_divider_RX/counter_reg[5]/D (DFFRX1M)             0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[5]/CK (DFFRX1M)            0.00     271.10 r
  library setup time                                     -0.23     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.45


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (DFFRX1M)            0.40       0.40 r
  clock_divider_RX/U58/Y (OAI211X1M)                      0.16       0.56 f
  clock_divider_RX/U56/Y (AOI222X1M)                      0.36       0.93 r
  clock_divider_RX/U55/Y (AOI221XLM)                      0.12       1.05 f
  clock_divider_RX/U54/Y (AOI221XLM)                      0.28       1.33 r
  clock_divider_RX/U52/Y (OA22X1M)                        0.21       1.54 r
  clock_divider_RX/U51/Y (AOI221XLM)                      0.07       1.61 f
  clock_divider_RX/U50/Y (NOR2X1M)                        0.20       1.82 r
  clock_divider_RX/U36/Y (MXI2X1M)                        0.13       1.95 f
  clock_divider_RX/U35/Y (CLKNAND2X2M)                    0.10       2.05 r
  clock_divider_RX/U4/Y (OAI211X2M)                       0.22       2.27 f
  clock_divider_RX/U28/Y (NOR2BX1M)                       0.15       2.41 r
  clock_divider_RX/counter_reg[4]/D (DFFRX1M)             0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[4]/CK (DFFRX1M)            0.00     271.10 r
  library setup time                                     -0.23     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.45


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (DFFRX1M)            0.40       0.40 r
  clock_divider_RX/U58/Y (OAI211X1M)                      0.16       0.56 f
  clock_divider_RX/U56/Y (AOI222X1M)                      0.36       0.93 r
  clock_divider_RX/U55/Y (AOI221XLM)                      0.12       1.05 f
  clock_divider_RX/U54/Y (AOI221XLM)                      0.28       1.33 r
  clock_divider_RX/U52/Y (OA22X1M)                        0.21       1.54 r
  clock_divider_RX/U51/Y (AOI221XLM)                      0.07       1.61 f
  clock_divider_RX/U50/Y (NOR2X1M)                        0.20       1.82 r
  clock_divider_RX/U36/Y (MXI2X1M)                        0.13       1.95 f
  clock_divider_RX/U35/Y (CLKNAND2X2M)                    0.10       2.05 r
  clock_divider_RX/U4/Y (OAI211X2M)                       0.22       2.27 f
  clock_divider_RX/U29/Y (NOR2BX1M)                       0.15       2.41 r
  clock_divider_RX/counter_reg[3]/D (DFFRX1M)             0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[3]/CK (DFFRX1M)            0.00     271.10 r
  library setup time                                     -0.23     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.45


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (DFFRX1M)            0.40       0.40 r
  clock_divider_RX/U58/Y (OAI211X1M)                      0.16       0.56 f
  clock_divider_RX/U56/Y (AOI222X1M)                      0.36       0.93 r
  clock_divider_RX/U55/Y (AOI221XLM)                      0.12       1.05 f
  clock_divider_RX/U54/Y (AOI221XLM)                      0.28       1.33 r
  clock_divider_RX/U52/Y (OA22X1M)                        0.21       1.54 r
  clock_divider_RX/U51/Y (AOI221XLM)                      0.07       1.61 f
  clock_divider_RX/U50/Y (NOR2X1M)                        0.20       1.82 r
  clock_divider_RX/U36/Y (MXI2X1M)                        0.13       1.95 f
  clock_divider_RX/U35/Y (CLKNAND2X2M)                    0.10       2.05 r
  clock_divider_RX/U4/Y (OAI211X2M)                       0.22       2.27 f
  clock_divider_RX/U30/Y (NOR2BX1M)                       0.15       2.41 r
  clock_divider_RX/counter_reg[2]/D (DFFRX1M)             0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[2]/CK (DFFRX1M)            0.00     271.10 r
  library setup time                                     -0.23     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.45


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (DFFRX1M)            0.40       0.40 r
  clock_divider_RX/U58/Y (OAI211X1M)                      0.16       0.56 f
  clock_divider_RX/U56/Y (AOI222X1M)                      0.36       0.93 r
  clock_divider_RX/U55/Y (AOI221XLM)                      0.12       1.05 f
  clock_divider_RX/U54/Y (AOI221XLM)                      0.28       1.33 r
  clock_divider_RX/U52/Y (OA22X1M)                        0.21       1.54 r
  clock_divider_RX/U51/Y (AOI221XLM)                      0.07       1.61 f
  clock_divider_RX/U50/Y (NOR2X1M)                        0.20       1.82 r
  clock_divider_RX/U36/Y (MXI2X1M)                        0.13       1.95 f
  clock_divider_RX/U35/Y (CLKNAND2X2M)                    0.10       2.05 r
  clock_divider_RX/U4/Y (OAI211X2M)                       0.22       2.27 f
  clock_divider_RX/U31/Y (NOR2BX1M)                       0.15       2.41 r
  clock_divider_RX/counter_reg[1]/D (DFFRX1M)             0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00     271.10 r
  library setup time                                     -0.23     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.45


  Startpoint: clock_divider_RX/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: clock_divider_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock_divider_RX/counter_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  clock_divider_RX/counter_reg[1]/QN (DFFRX1M)            0.40       0.40 r
  clock_divider_RX/U58/Y (OAI211X1M)                      0.16       0.56 f
  clock_divider_RX/U56/Y (AOI222X1M)                      0.36       0.93 r
  clock_divider_RX/U55/Y (AOI221XLM)                      0.12       1.05 f
  clock_divider_RX/U54/Y (AOI221XLM)                      0.28       1.33 r
  clock_divider_RX/U52/Y (OA22X1M)                        0.21       1.54 r
  clock_divider_RX/U51/Y (AOI221XLM)                      0.07       1.61 f
  clock_divider_RX/U50/Y (NOR2X1M)                        0.20       1.82 r
  clock_divider_RX/U36/Y (MXI2X1M)                        0.13       1.95 f
  clock_divider_RX/U35/Y (CLKNAND2X2M)                    0.10       2.05 r
  clock_divider_RX/U4/Y (OAI211X2M)                       0.22       2.27 f
  clock_divider_RX/U32/Y (NOR2BX1M)                       0.15       2.41 r
  clock_divider_RX/counter_reg[0]/D (DFFRX1M)             0.00       2.41 r
  data arrival time                                                  2.41

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  clock_divider_RX/counter_reg[0]/CK (DFFRX1M)            0.00     271.10 r
  library setup time                                     -0.23     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.45


  Startpoint: RSTSYNC2/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RSTSYNC2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RSTSYNC2/sync_reg_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  RSTSYNC2/sync_reg_reg[0]/Q (DFFRQX2M)                   0.37       0.37 r
  RSTSYNC2/sync_reg_reg[1]/D (DFFRQX2M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  RSTSYNC2/sync_reg_reg[1]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.28     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                      270.44


1
