|ii_address_decoder
ii_reg_index[0] => Mux3.IN10
ii_reg_index[1] => Mux2.IN10
ii_reg_index[2] => Mux0.IN5
ii_reg_index[2] => Mux1.IN5
ii_reg_index[2] => Mux2.IN9
ii_reg_index[2] => Mux3.IN9
ii_reg_index[3] => Mux0.IN4
ii_reg_index[3] => Mux1.IN4
ii_reg_index[3] => Mux2.IN8
ii_reg_index[3] => Mux3.IN8
width_scale_img[0] => ii_address_calc:ii_addr0.width_scale_img[0]
width_scale_img[0] => ii_address_calc:ii_addr1.width_scale_img[0]
width_scale_img[0] => ii_address_calc:ii_addr2.width_scale_img[0]
width_scale_img[0] => ii_address_calc:ii_addr3.width_scale_img[0]
width_scale_img[1] => ii_address_calc:ii_addr0.width_scale_img[1]
width_scale_img[1] => ii_address_calc:ii_addr1.width_scale_img[1]
width_scale_img[1] => ii_address_calc:ii_addr2.width_scale_img[1]
width_scale_img[1] => ii_address_calc:ii_addr3.width_scale_img[1]
width_scale_img[2] => ii_address_calc:ii_addr0.width_scale_img[2]
width_scale_img[2] => ii_address_calc:ii_addr1.width_scale_img[2]
width_scale_img[2] => ii_address_calc:ii_addr2.width_scale_img[2]
width_scale_img[2] => ii_address_calc:ii_addr3.width_scale_img[2]
width_scale_img[3] => ii_address_calc:ii_addr0.width_scale_img[3]
width_scale_img[3] => ii_address_calc:ii_addr1.width_scale_img[3]
width_scale_img[3] => ii_address_calc:ii_addr2.width_scale_img[3]
width_scale_img[3] => ii_address_calc:ii_addr3.width_scale_img[3]
width_scale_img[4] => ii_address_calc:ii_addr0.width_scale_img[4]
width_scale_img[4] => ii_address_calc:ii_addr1.width_scale_img[4]
width_scale_img[4] => ii_address_calc:ii_addr2.width_scale_img[4]
width_scale_img[4] => ii_address_calc:ii_addr3.width_scale_img[4]
width_scale_img[5] => ii_address_calc:ii_addr0.width_scale_img[5]
width_scale_img[5] => ii_address_calc:ii_addr1.width_scale_img[5]
width_scale_img[5] => ii_address_calc:ii_addr2.width_scale_img[5]
width_scale_img[5] => ii_address_calc:ii_addr3.width_scale_img[5]
width_scale_img[6] => ii_address_calc:ii_addr0.width_scale_img[6]
width_scale_img[6] => ii_address_calc:ii_addr1.width_scale_img[6]
width_scale_img[6] => ii_address_calc:ii_addr2.width_scale_img[6]
width_scale_img[6] => ii_address_calc:ii_addr3.width_scale_img[6]
width_scale_img[7] => ii_address_calc:ii_addr0.width_scale_img[7]
width_scale_img[7] => ii_address_calc:ii_addr1.width_scale_img[7]
width_scale_img[7] => ii_address_calc:ii_addr2.width_scale_img[7]
width_scale_img[7] => ii_address_calc:ii_addr3.width_scale_img[7]
width_scale_img[8] => ii_address_calc:ii_addr0.width_scale_img[8]
width_scale_img[8] => ii_address_calc:ii_addr1.width_scale_img[8]
width_scale_img[8] => ii_address_calc:ii_addr2.width_scale_img[8]
width_scale_img[8] => ii_address_calc:ii_addr3.width_scale_img[8]
p_offset[0] => ii_address_calc:ii_addr0.p_offset[0]
p_offset[0] => ii_address_calc:ii_addr1.p_offset[0]
p_offset[0] => ii_address_calc:ii_addr2.p_offset[0]
p_offset[0] => ii_address_calc:ii_addr3.p_offset[0]
p_offset[1] => ii_address_calc:ii_addr0.p_offset[1]
p_offset[1] => ii_address_calc:ii_addr1.p_offset[1]
p_offset[1] => ii_address_calc:ii_addr2.p_offset[1]
p_offset[1] => ii_address_calc:ii_addr3.p_offset[1]
p_offset[2] => ii_address_calc:ii_addr0.p_offset[2]
p_offset[2] => ii_address_calc:ii_addr1.p_offset[2]
p_offset[2] => ii_address_calc:ii_addr2.p_offset[2]
p_offset[2] => ii_address_calc:ii_addr3.p_offset[2]
p_offset[3] => ii_address_calc:ii_addr0.p_offset[3]
p_offset[3] => ii_address_calc:ii_addr1.p_offset[3]
p_offset[3] => ii_address_calc:ii_addr2.p_offset[3]
p_offset[3] => ii_address_calc:ii_addr3.p_offset[3]
p_offset[4] => ii_address_calc:ii_addr0.p_offset[4]
p_offset[4] => ii_address_calc:ii_addr1.p_offset[4]
p_offset[4] => ii_address_calc:ii_addr2.p_offset[4]
p_offset[4] => ii_address_calc:ii_addr3.p_offset[4]
p_offset[5] => ii_address_calc:ii_addr0.p_offset[5]
p_offset[5] => ii_address_calc:ii_addr1.p_offset[5]
p_offset[5] => ii_address_calc:ii_addr2.p_offset[5]
p_offset[5] => ii_address_calc:ii_addr3.p_offset[5]
p_offset[6] => ii_address_calc:ii_addr0.p_offset[6]
p_offset[6] => ii_address_calc:ii_addr1.p_offset[6]
p_offset[6] => ii_address_calc:ii_addr2.p_offset[6]
p_offset[6] => ii_address_calc:ii_addr3.p_offset[6]
p_offset[7] => ii_address_calc:ii_addr0.p_offset[7]
p_offset[7] => ii_address_calc:ii_addr1.p_offset[7]
p_offset[7] => ii_address_calc:ii_addr2.p_offset[7]
p_offset[7] => ii_address_calc:ii_addr3.p_offset[7]
p_offset[8] => ii_address_calc:ii_addr0.p_offset[8]
p_offset[8] => ii_address_calc:ii_addr1.p_offset[8]
p_offset[8] => ii_address_calc:ii_addr2.p_offset[8]
p_offset[8] => ii_address_calc:ii_addr3.p_offset[8]
p_offset[9] => ii_address_calc:ii_addr0.p_offset[9]
p_offset[9] => ii_address_calc:ii_addr1.p_offset[9]
p_offset[9] => ii_address_calc:ii_addr2.p_offset[9]
p_offset[9] => ii_address_calc:ii_addr3.p_offset[9]
p_offset[10] => ii_address_calc:ii_addr0.p_offset[10]
p_offset[10] => ii_address_calc:ii_addr1.p_offset[10]
p_offset[10] => ii_address_calc:ii_addr2.p_offset[10]
p_offset[10] => ii_address_calc:ii_addr3.p_offset[10]
p_offset[11] => ii_address_calc:ii_addr0.p_offset[11]
p_offset[11] => ii_address_calc:ii_addr1.p_offset[11]
p_offset[11] => ii_address_calc:ii_addr2.p_offset[11]
p_offset[11] => ii_address_calc:ii_addr3.p_offset[11]
p_offset[12] => ii_address_calc:ii_addr0.p_offset[12]
p_offset[12] => ii_address_calc:ii_addr1.p_offset[12]
p_offset[12] => ii_address_calc:ii_addr2.p_offset[12]
p_offset[12] => ii_address_calc:ii_addr3.p_offset[12]
p_offset[13] => ii_address_calc:ii_addr0.p_offset[13]
p_offset[13] => ii_address_calc:ii_addr1.p_offset[13]
p_offset[13] => ii_address_calc:ii_addr2.p_offset[13]
p_offset[13] => ii_address_calc:ii_addr3.p_offset[13]
p_offset[14] => ii_address_calc:ii_addr0.p_offset[14]
p_offset[14] => ii_address_calc:ii_addr1.p_offset[14]
p_offset[14] => ii_address_calc:ii_addr2.p_offset[14]
p_offset[14] => ii_address_calc:ii_addr3.p_offset[14]
p_offset[15] => ii_address_calc:ii_addr0.p_offset[15]
p_offset[15] => ii_address_calc:ii_addr1.p_offset[15]
p_offset[15] => ii_address_calc:ii_addr2.p_offset[15]
p_offset[15] => ii_address_calc:ii_addr3.p_offset[15]
p_offset[16] => ii_address_calc:ii_addr0.p_offset[16]
p_offset[16] => ii_address_calc:ii_addr1.p_offset[16]
p_offset[16] => ii_address_calc:ii_addr2.p_offset[16]
p_offset[16] => ii_address_calc:ii_addr3.p_offset[16]
x_rect0[0] => rect_mux:x_rect_mux.a[0]
x_rect0[1] => rect_mux:x_rect_mux.a[1]
x_rect0[2] => rect_mux:x_rect_mux.a[2]
x_rect0[3] => rect_mux:x_rect_mux.a[3]
x_rect0[4] => rect_mux:x_rect_mux.a[4]
x_rect1[0] => rect_mux:x_rect_mux.b[0]
x_rect1[1] => rect_mux:x_rect_mux.b[1]
x_rect1[2] => rect_mux:x_rect_mux.b[2]
x_rect1[3] => rect_mux:x_rect_mux.b[3]
x_rect1[4] => rect_mux:x_rect_mux.b[4]
x_rect2[0] => rect_mux:x_rect_mux.c[0]
x_rect2[1] => rect_mux:x_rect_mux.c[1]
x_rect2[2] => rect_mux:x_rect_mux.c[2]
x_rect2[3] => rect_mux:x_rect_mux.c[3]
x_rect2[4] => rect_mux:x_rect_mux.c[4]
y_rect0[0] => rect_mux:y_rect_mux.a[0]
y_rect0[1] => rect_mux:y_rect_mux.a[1]
y_rect0[2] => rect_mux:y_rect_mux.a[2]
y_rect0[3] => rect_mux:y_rect_mux.a[3]
y_rect0[4] => rect_mux:y_rect_mux.a[4]
y_rect1[0] => rect_mux:y_rect_mux.b[0]
y_rect1[1] => rect_mux:y_rect_mux.b[1]
y_rect1[2] => rect_mux:y_rect_mux.b[2]
y_rect1[3] => rect_mux:y_rect_mux.b[3]
y_rect1[4] => rect_mux:y_rect_mux.b[4]
y_rect2[0] => rect_mux:y_rect_mux.c[0]
y_rect2[1] => rect_mux:y_rect_mux.c[1]
y_rect2[2] => rect_mux:y_rect_mux.c[2]
y_rect2[3] => rect_mux:y_rect_mux.c[3]
y_rect2[4] => rect_mux:y_rect_mux.c[4]
w_rect0[0] => rect_mux:w_rect_mux.a[0]
w_rect0[1] => rect_mux:w_rect_mux.a[1]
w_rect0[2] => rect_mux:w_rect_mux.a[2]
w_rect0[3] => rect_mux:w_rect_mux.a[3]
w_rect0[4] => rect_mux:w_rect_mux.a[4]
w_rect1[0] => rect_mux:w_rect_mux.b[0]
w_rect1[1] => rect_mux:w_rect_mux.b[1]
w_rect1[2] => rect_mux:w_rect_mux.b[2]
w_rect1[3] => rect_mux:w_rect_mux.b[3]
w_rect1[4] => rect_mux:w_rect_mux.b[4]
w_rect2[0] => rect_mux:w_rect_mux.c[0]
w_rect2[1] => rect_mux:w_rect_mux.c[1]
w_rect2[2] => rect_mux:w_rect_mux.c[2]
w_rect2[3] => rect_mux:w_rect_mux.c[3]
w_rect2[4] => rect_mux:w_rect_mux.c[4]
h_rect0[0] => rect_mux:h_rect_mux.a[0]
h_rect0[1] => rect_mux:h_rect_mux.a[1]
h_rect0[2] => rect_mux:h_rect_mux.a[2]
h_rect0[3] => rect_mux:h_rect_mux.a[3]
h_rect0[4] => rect_mux:h_rect_mux.a[4]
h_rect1[0] => rect_mux:h_rect_mux.b[0]
h_rect1[1] => rect_mux:h_rect_mux.b[1]
h_rect1[2] => rect_mux:h_rect_mux.b[2]
h_rect1[3] => rect_mux:h_rect_mux.b[3]
h_rect1[4] => rect_mux:h_rect_mux.b[4]
h_rect2[0] => rect_mux:h_rect_mux.c[0]
h_rect2[1] => rect_mux:h_rect_mux.c[1]
h_rect2[2] => rect_mux:h_rect_mux.c[2]
h_rect2[3] => rect_mux:h_rect_mux.c[3]
h_rect2[4] => rect_mux:h_rect_mux.c[4]
ii_address[0] << ii_address_mux:ii_addr_mux.q[0]
ii_address[1] << ii_address_mux:ii_addr_mux.q[1]
ii_address[2] << ii_address_mux:ii_addr_mux.q[2]
ii_address[3] << ii_address_mux:ii_addr_mux.q[3]
ii_address[4] << ii_address_mux:ii_addr_mux.q[4]
ii_address[5] << ii_address_mux:ii_addr_mux.q[5]
ii_address[6] << ii_address_mux:ii_addr_mux.q[6]
ii_address[7] << ii_address_mux:ii_addr_mux.q[7]
ii_address[8] << ii_address_mux:ii_addr_mux.q[8]
ii_address[9] << ii_address_mux:ii_addr_mux.q[9]
ii_address[10] << ii_address_mux:ii_addr_mux.q[10]
ii_address[11] << ii_address_mux:ii_addr_mux.q[11]
ii_address[12] << ii_address_mux:ii_addr_mux.q[12]
ii_address[13] << ii_address_mux:ii_addr_mux.q[13]
ii_address[14] << ii_address_mux:ii_addr_mux.q[14]
ii_address[15] << ii_address_mux:ii_addr_mux.q[15]
ii_address[16] << ii_address_mux:ii_addr_mux.q[16]


|ii_address_decoder|rect_mux:x_rect_mux
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
a[0] => Mux4.IN3
a[1] => Mux3.IN3
a[2] => Mux2.IN3
a[3] => Mux1.IN3
a[4] => Mux0.IN3
b[0] => Mux4.IN4
b[1] => Mux3.IN4
b[2] => Mux2.IN4
b[3] => Mux1.IN4
b[4] => Mux0.IN4
c[0] => Mux4.IN5
c[1] => Mux3.IN5
c[2] => Mux2.IN5
c[3] => Mux1.IN5
c[4] => Mux0.IN5
q[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|rect_mux:y_rect_mux
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
a[0] => Mux4.IN3
a[1] => Mux3.IN3
a[2] => Mux2.IN3
a[3] => Mux1.IN3
a[4] => Mux0.IN3
b[0] => Mux4.IN4
b[1] => Mux3.IN4
b[2] => Mux2.IN4
b[3] => Mux1.IN4
b[4] => Mux0.IN4
c[0] => Mux4.IN5
c[1] => Mux3.IN5
c[2] => Mux2.IN5
c[3] => Mux1.IN5
c[4] => Mux0.IN5
q[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|rect_mux:w_rect_mux
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
a[0] => Mux4.IN3
a[1] => Mux3.IN3
a[2] => Mux2.IN3
a[3] => Mux1.IN3
a[4] => Mux0.IN3
b[0] => Mux4.IN4
b[1] => Mux3.IN4
b[2] => Mux2.IN4
b[3] => Mux1.IN4
b[4] => Mux0.IN4
c[0] => Mux4.IN5
c[1] => Mux3.IN5
c[2] => Mux2.IN5
c[3] => Mux1.IN5
c[4] => Mux0.IN5
q[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|rect_mux:h_rect_mux
sel[0] => Mux0.IN2
sel[0] => Mux1.IN2
sel[0] => Mux2.IN2
sel[0] => Mux3.IN2
sel[0] => Mux4.IN2
sel[1] => Mux0.IN1
sel[1] => Mux1.IN1
sel[1] => Mux2.IN1
sel[1] => Mux3.IN1
sel[1] => Mux4.IN1
a[0] => Mux4.IN3
a[1] => Mux3.IN3
a[2] => Mux2.IN3
a[3] => Mux1.IN3
a[4] => Mux0.IN3
b[0] => Mux4.IN4
b[1] => Mux3.IN4
b[2] => Mux2.IN4
b[3] => Mux1.IN4
b[4] => Mux0.IN4
c[0] => Mux4.IN5
c[1] => Mux3.IN5
c[2] => Mux2.IN5
c[3] => Mux1.IN5
c[4] => Mux0.IN5
q[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|lpm_add_unsign5bit_to_unsign5bit:add0
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]


|ii_address_decoder|lpm_add_unsign5bit_to_unsign5bit:add0|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_roh:auto_generated.dataa[0]
dataa[1] => add_sub_roh:auto_generated.dataa[1]
dataa[2] => add_sub_roh:auto_generated.dataa[2]
dataa[3] => add_sub_roh:auto_generated.dataa[3]
dataa[4] => add_sub_roh:auto_generated.dataa[4]
datab[0] => add_sub_roh:auto_generated.datab[0]
datab[1] => add_sub_roh:auto_generated.datab[1]
datab[2] => add_sub_roh:auto_generated.datab[2]
datab[3] => add_sub_roh:auto_generated.datab[3]
datab[4] => add_sub_roh:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_roh:auto_generated.result[0]
result[1] <= add_sub_roh:auto_generated.result[1]
result[2] <= add_sub_roh:auto_generated.result[2]
result[3] <= add_sub_roh:auto_generated.result[3]
result[4] <= add_sub_roh:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|ii_address_decoder|lpm_add_unsign5bit_to_unsign5bit:add0|lpm_add_sub:LPM_ADD_SUB_component|add_sub_roh:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|lpm_add_unsign5bit_to_unsign5bit:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]


|ii_address_decoder|lpm_add_unsign5bit_to_unsign5bit:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_roh:auto_generated.dataa[0]
dataa[1] => add_sub_roh:auto_generated.dataa[1]
dataa[2] => add_sub_roh:auto_generated.dataa[2]
dataa[3] => add_sub_roh:auto_generated.dataa[3]
dataa[4] => add_sub_roh:auto_generated.dataa[4]
datab[0] => add_sub_roh:auto_generated.datab[0]
datab[1] => add_sub_roh:auto_generated.datab[1]
datab[2] => add_sub_roh:auto_generated.datab[2]
datab[3] => add_sub_roh:auto_generated.datab[3]
datab[4] => add_sub_roh:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_roh:auto_generated.result[0]
result[1] <= add_sub_roh:auto_generated.result[1]
result[2] <= add_sub_roh:auto_generated.result[2]
result[3] <= add_sub_roh:auto_generated.result[3]
result[4] <= add_sub_roh:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|ii_address_decoder|lpm_add_unsign5bit_to_unsign5bit:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_roh:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|ii_address_calc:ii_addr0
x_pos_point[0] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[0]
x_pos_point[1] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[1]
x_pos_point[2] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[2]
x_pos_point[3] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[3]
x_pos_point[4] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[4]
y_pos_point[0] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[0]
y_pos_point[1] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[1]
y_pos_point[2] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[2]
y_pos_point[3] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[3]
y_pos_point[4] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[4]
width_scale_img[0] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[0]
width_scale_img[1] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[1]
width_scale_img[2] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[2]
width_scale_img[3] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[3]
width_scale_img[4] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[4]
width_scale_img[5] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[5]
width_scale_img[6] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[6]
width_scale_img[7] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[7]
width_scale_img[8] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[8]
p_offset[0] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[0]
p_offset[1] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[1]
p_offset[2] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[2]
p_offset[3] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[3]
p_offset[4] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[4]
p_offset[5] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[5]
p_offset[6] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[6]
p_offset[7] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[7]
p_offset[8] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[8]
p_offset[9] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[9]
p_offset[10] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[10]
p_offset[11] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[11]
p_offset[12] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[12]
p_offset[13] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[13]
p_offset[14] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[14]
p_offset[15] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[15]
p_offset[16] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[16]
ii_address[0] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[0]
ii_address[1] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[1]
ii_address[2] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[2]
ii_address[3] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[3]
ii_address[4] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[4]
ii_address[5] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[5]
ii_address[6] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[6]
ii_address[7] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[7]
ii_address[8] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[8]
ii_address[9] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[9]
ii_address[10] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[10]
ii_address[11] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[11]
ii_address[12] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[12]
ii_address[13] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[13]
ii_address[14] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[14]
ii_address[15] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[15]
ii_address[16] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[16]


|ii_address_decoder|ii_address_calc:ii_addr0|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]


|ii_address_decoder|ii_address_calc:ii_addr0|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0|lpm_mult:lpm_mult_component
dataa[0] => mult_ocn:auto_generated.dataa[0]
dataa[1] => mult_ocn:auto_generated.dataa[1]
dataa[2] => mult_ocn:auto_generated.dataa[2]
dataa[3] => mult_ocn:auto_generated.dataa[3]
dataa[4] => mult_ocn:auto_generated.dataa[4]
datab[0] => mult_ocn:auto_generated.datab[0]
datab[1] => mult_ocn:auto_generated.datab[1]
datab[2] => mult_ocn:auto_generated.datab[2]
datab[3] => mult_ocn:auto_generated.datab[3]
datab[4] => mult_ocn:auto_generated.datab[4]
datab[5] => mult_ocn:auto_generated.datab[5]
datab[6] => mult_ocn:auto_generated.datab[6]
datab[7] => mult_ocn:auto_generated.datab[7]
datab[8] => mult_ocn:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_ocn:auto_generated.result[0]
result[1] <= mult_ocn:auto_generated.result[1]
result[2] <= mult_ocn:auto_generated.result[2]
result[3] <= mult_ocn:auto_generated.result[3]
result[4] <= mult_ocn:auto_generated.result[4]
result[5] <= mult_ocn:auto_generated.result[5]
result[6] <= mult_ocn:auto_generated.result[6]
result[7] <= mult_ocn:auto_generated.result[7]
result[8] <= mult_ocn:auto_generated.result[8]
result[9] <= mult_ocn:auto_generated.result[9]
result[10] <= mult_ocn:auto_generated.result[10]
result[11] <= mult_ocn:auto_generated.result[11]
result[12] <= mult_ocn:auto_generated.result[12]
result[13] <= mult_ocn:auto_generated.result[13]


|ii_address_decoder|ii_address_calc:ii_addr0|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0|lpm_mult:lpm_mult_component|mult_ocn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|ii_address_decoder|ii_address_calc:ii_addr0|lpm_add_unsign14bit_to_unsign14bit:add0
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]


|ii_address_decoder|ii_address_calc:ii_addr0|lpm_add_unsign14bit_to_unsign14bit:add0|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_bqh:auto_generated.dataa[0]
dataa[1] => add_sub_bqh:auto_generated.dataa[1]
dataa[2] => add_sub_bqh:auto_generated.dataa[2]
dataa[3] => add_sub_bqh:auto_generated.dataa[3]
dataa[4] => add_sub_bqh:auto_generated.dataa[4]
dataa[5] => add_sub_bqh:auto_generated.dataa[5]
dataa[6] => add_sub_bqh:auto_generated.dataa[6]
dataa[7] => add_sub_bqh:auto_generated.dataa[7]
dataa[8] => add_sub_bqh:auto_generated.dataa[8]
dataa[9] => add_sub_bqh:auto_generated.dataa[9]
dataa[10] => add_sub_bqh:auto_generated.dataa[10]
dataa[11] => add_sub_bqh:auto_generated.dataa[11]
dataa[12] => add_sub_bqh:auto_generated.dataa[12]
dataa[13] => add_sub_bqh:auto_generated.dataa[13]
datab[0] => add_sub_bqh:auto_generated.datab[0]
datab[1] => add_sub_bqh:auto_generated.datab[1]
datab[2] => add_sub_bqh:auto_generated.datab[2]
datab[3] => add_sub_bqh:auto_generated.datab[3]
datab[4] => add_sub_bqh:auto_generated.datab[4]
datab[5] => add_sub_bqh:auto_generated.datab[5]
datab[6] => add_sub_bqh:auto_generated.datab[6]
datab[7] => add_sub_bqh:auto_generated.datab[7]
datab[8] => add_sub_bqh:auto_generated.datab[8]
datab[9] => add_sub_bqh:auto_generated.datab[9]
datab[10] => add_sub_bqh:auto_generated.datab[10]
datab[11] => add_sub_bqh:auto_generated.datab[11]
datab[12] => add_sub_bqh:auto_generated.datab[12]
datab[13] => add_sub_bqh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bqh:auto_generated.result[0]
result[1] <= add_sub_bqh:auto_generated.result[1]
result[2] <= add_sub_bqh:auto_generated.result[2]
result[3] <= add_sub_bqh:auto_generated.result[3]
result[4] <= add_sub_bqh:auto_generated.result[4]
result[5] <= add_sub_bqh:auto_generated.result[5]
result[6] <= add_sub_bqh:auto_generated.result[6]
result[7] <= add_sub_bqh:auto_generated.result[7]
result[8] <= add_sub_bqh:auto_generated.result[8]
result[9] <= add_sub_bqh:auto_generated.result[9]
result[10] <= add_sub_bqh:auto_generated.result[10]
result[11] <= add_sub_bqh:auto_generated.result[11]
result[12] <= add_sub_bqh:auto_generated.result[12]
result[13] <= add_sub_bqh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ii_address_decoder|ii_address_calc:ii_addr0|lpm_add_unsign14bit_to_unsign14bit:add0|lpm_add_sub:LPM_ADD_SUB_component|add_sub_bqh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|ii_address_calc:ii_addr0|lpm_add_unsign17bit_to_unsign17bit:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]


|ii_address_decoder|ii_address_calc:ii_addr0|lpm_add_unsign17bit_to_unsign17bit:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_eqh:auto_generated.dataa[0]
dataa[1] => add_sub_eqh:auto_generated.dataa[1]
dataa[2] => add_sub_eqh:auto_generated.dataa[2]
dataa[3] => add_sub_eqh:auto_generated.dataa[3]
dataa[4] => add_sub_eqh:auto_generated.dataa[4]
dataa[5] => add_sub_eqh:auto_generated.dataa[5]
dataa[6] => add_sub_eqh:auto_generated.dataa[6]
dataa[7] => add_sub_eqh:auto_generated.dataa[7]
dataa[8] => add_sub_eqh:auto_generated.dataa[8]
dataa[9] => add_sub_eqh:auto_generated.dataa[9]
dataa[10] => add_sub_eqh:auto_generated.dataa[10]
dataa[11] => add_sub_eqh:auto_generated.dataa[11]
dataa[12] => add_sub_eqh:auto_generated.dataa[12]
dataa[13] => add_sub_eqh:auto_generated.dataa[13]
dataa[14] => add_sub_eqh:auto_generated.dataa[14]
dataa[15] => add_sub_eqh:auto_generated.dataa[15]
dataa[16] => add_sub_eqh:auto_generated.dataa[16]
datab[0] => add_sub_eqh:auto_generated.datab[0]
datab[1] => add_sub_eqh:auto_generated.datab[1]
datab[2] => add_sub_eqh:auto_generated.datab[2]
datab[3] => add_sub_eqh:auto_generated.datab[3]
datab[4] => add_sub_eqh:auto_generated.datab[4]
datab[5] => add_sub_eqh:auto_generated.datab[5]
datab[6] => add_sub_eqh:auto_generated.datab[6]
datab[7] => add_sub_eqh:auto_generated.datab[7]
datab[8] => add_sub_eqh:auto_generated.datab[8]
datab[9] => add_sub_eqh:auto_generated.datab[9]
datab[10] => add_sub_eqh:auto_generated.datab[10]
datab[11] => add_sub_eqh:auto_generated.datab[11]
datab[12] => add_sub_eqh:auto_generated.datab[12]
datab[13] => add_sub_eqh:auto_generated.datab[13]
datab[14] => add_sub_eqh:auto_generated.datab[14]
datab[15] => add_sub_eqh:auto_generated.datab[15]
datab[16] => add_sub_eqh:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_eqh:auto_generated.result[0]
result[1] <= add_sub_eqh:auto_generated.result[1]
result[2] <= add_sub_eqh:auto_generated.result[2]
result[3] <= add_sub_eqh:auto_generated.result[3]
result[4] <= add_sub_eqh:auto_generated.result[4]
result[5] <= add_sub_eqh:auto_generated.result[5]
result[6] <= add_sub_eqh:auto_generated.result[6]
result[7] <= add_sub_eqh:auto_generated.result[7]
result[8] <= add_sub_eqh:auto_generated.result[8]
result[9] <= add_sub_eqh:auto_generated.result[9]
result[10] <= add_sub_eqh:auto_generated.result[10]
result[11] <= add_sub_eqh:auto_generated.result[11]
result[12] <= add_sub_eqh:auto_generated.result[12]
result[13] <= add_sub_eqh:auto_generated.result[13]
result[14] <= add_sub_eqh:auto_generated.result[14]
result[15] <= add_sub_eqh:auto_generated.result[15]
result[16] <= add_sub_eqh:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|ii_address_decoder|ii_address_calc:ii_addr0|lpm_add_unsign17bit_to_unsign17bit:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_eqh:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|ii_address_calc:ii_addr1
x_pos_point[0] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[0]
x_pos_point[1] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[1]
x_pos_point[2] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[2]
x_pos_point[3] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[3]
x_pos_point[4] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[4]
y_pos_point[0] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[0]
y_pos_point[1] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[1]
y_pos_point[2] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[2]
y_pos_point[3] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[3]
y_pos_point[4] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[4]
width_scale_img[0] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[0]
width_scale_img[1] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[1]
width_scale_img[2] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[2]
width_scale_img[3] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[3]
width_scale_img[4] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[4]
width_scale_img[5] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[5]
width_scale_img[6] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[6]
width_scale_img[7] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[7]
width_scale_img[8] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[8]
p_offset[0] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[0]
p_offset[1] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[1]
p_offset[2] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[2]
p_offset[3] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[3]
p_offset[4] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[4]
p_offset[5] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[5]
p_offset[6] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[6]
p_offset[7] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[7]
p_offset[8] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[8]
p_offset[9] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[9]
p_offset[10] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[10]
p_offset[11] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[11]
p_offset[12] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[12]
p_offset[13] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[13]
p_offset[14] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[14]
p_offset[15] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[15]
p_offset[16] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[16]
ii_address[0] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[0]
ii_address[1] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[1]
ii_address[2] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[2]
ii_address[3] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[3]
ii_address[4] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[4]
ii_address[5] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[5]
ii_address[6] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[6]
ii_address[7] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[7]
ii_address[8] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[8]
ii_address[9] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[9]
ii_address[10] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[10]
ii_address[11] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[11]
ii_address[12] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[12]
ii_address[13] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[13]
ii_address[14] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[14]
ii_address[15] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[15]
ii_address[16] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[16]


|ii_address_decoder|ii_address_calc:ii_addr1|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]


|ii_address_decoder|ii_address_calc:ii_addr1|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0|lpm_mult:lpm_mult_component
dataa[0] => mult_ocn:auto_generated.dataa[0]
dataa[1] => mult_ocn:auto_generated.dataa[1]
dataa[2] => mult_ocn:auto_generated.dataa[2]
dataa[3] => mult_ocn:auto_generated.dataa[3]
dataa[4] => mult_ocn:auto_generated.dataa[4]
datab[0] => mult_ocn:auto_generated.datab[0]
datab[1] => mult_ocn:auto_generated.datab[1]
datab[2] => mult_ocn:auto_generated.datab[2]
datab[3] => mult_ocn:auto_generated.datab[3]
datab[4] => mult_ocn:auto_generated.datab[4]
datab[5] => mult_ocn:auto_generated.datab[5]
datab[6] => mult_ocn:auto_generated.datab[6]
datab[7] => mult_ocn:auto_generated.datab[7]
datab[8] => mult_ocn:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_ocn:auto_generated.result[0]
result[1] <= mult_ocn:auto_generated.result[1]
result[2] <= mult_ocn:auto_generated.result[2]
result[3] <= mult_ocn:auto_generated.result[3]
result[4] <= mult_ocn:auto_generated.result[4]
result[5] <= mult_ocn:auto_generated.result[5]
result[6] <= mult_ocn:auto_generated.result[6]
result[7] <= mult_ocn:auto_generated.result[7]
result[8] <= mult_ocn:auto_generated.result[8]
result[9] <= mult_ocn:auto_generated.result[9]
result[10] <= mult_ocn:auto_generated.result[10]
result[11] <= mult_ocn:auto_generated.result[11]
result[12] <= mult_ocn:auto_generated.result[12]
result[13] <= mult_ocn:auto_generated.result[13]


|ii_address_decoder|ii_address_calc:ii_addr1|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0|lpm_mult:lpm_mult_component|mult_ocn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|ii_address_decoder|ii_address_calc:ii_addr1|lpm_add_unsign14bit_to_unsign14bit:add0
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]


|ii_address_decoder|ii_address_calc:ii_addr1|lpm_add_unsign14bit_to_unsign14bit:add0|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_bqh:auto_generated.dataa[0]
dataa[1] => add_sub_bqh:auto_generated.dataa[1]
dataa[2] => add_sub_bqh:auto_generated.dataa[2]
dataa[3] => add_sub_bqh:auto_generated.dataa[3]
dataa[4] => add_sub_bqh:auto_generated.dataa[4]
dataa[5] => add_sub_bqh:auto_generated.dataa[5]
dataa[6] => add_sub_bqh:auto_generated.dataa[6]
dataa[7] => add_sub_bqh:auto_generated.dataa[7]
dataa[8] => add_sub_bqh:auto_generated.dataa[8]
dataa[9] => add_sub_bqh:auto_generated.dataa[9]
dataa[10] => add_sub_bqh:auto_generated.dataa[10]
dataa[11] => add_sub_bqh:auto_generated.dataa[11]
dataa[12] => add_sub_bqh:auto_generated.dataa[12]
dataa[13] => add_sub_bqh:auto_generated.dataa[13]
datab[0] => add_sub_bqh:auto_generated.datab[0]
datab[1] => add_sub_bqh:auto_generated.datab[1]
datab[2] => add_sub_bqh:auto_generated.datab[2]
datab[3] => add_sub_bqh:auto_generated.datab[3]
datab[4] => add_sub_bqh:auto_generated.datab[4]
datab[5] => add_sub_bqh:auto_generated.datab[5]
datab[6] => add_sub_bqh:auto_generated.datab[6]
datab[7] => add_sub_bqh:auto_generated.datab[7]
datab[8] => add_sub_bqh:auto_generated.datab[8]
datab[9] => add_sub_bqh:auto_generated.datab[9]
datab[10] => add_sub_bqh:auto_generated.datab[10]
datab[11] => add_sub_bqh:auto_generated.datab[11]
datab[12] => add_sub_bqh:auto_generated.datab[12]
datab[13] => add_sub_bqh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bqh:auto_generated.result[0]
result[1] <= add_sub_bqh:auto_generated.result[1]
result[2] <= add_sub_bqh:auto_generated.result[2]
result[3] <= add_sub_bqh:auto_generated.result[3]
result[4] <= add_sub_bqh:auto_generated.result[4]
result[5] <= add_sub_bqh:auto_generated.result[5]
result[6] <= add_sub_bqh:auto_generated.result[6]
result[7] <= add_sub_bqh:auto_generated.result[7]
result[8] <= add_sub_bqh:auto_generated.result[8]
result[9] <= add_sub_bqh:auto_generated.result[9]
result[10] <= add_sub_bqh:auto_generated.result[10]
result[11] <= add_sub_bqh:auto_generated.result[11]
result[12] <= add_sub_bqh:auto_generated.result[12]
result[13] <= add_sub_bqh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ii_address_decoder|ii_address_calc:ii_addr1|lpm_add_unsign14bit_to_unsign14bit:add0|lpm_add_sub:LPM_ADD_SUB_component|add_sub_bqh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|ii_address_calc:ii_addr1|lpm_add_unsign17bit_to_unsign17bit:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]


|ii_address_decoder|ii_address_calc:ii_addr1|lpm_add_unsign17bit_to_unsign17bit:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_eqh:auto_generated.dataa[0]
dataa[1] => add_sub_eqh:auto_generated.dataa[1]
dataa[2] => add_sub_eqh:auto_generated.dataa[2]
dataa[3] => add_sub_eqh:auto_generated.dataa[3]
dataa[4] => add_sub_eqh:auto_generated.dataa[4]
dataa[5] => add_sub_eqh:auto_generated.dataa[5]
dataa[6] => add_sub_eqh:auto_generated.dataa[6]
dataa[7] => add_sub_eqh:auto_generated.dataa[7]
dataa[8] => add_sub_eqh:auto_generated.dataa[8]
dataa[9] => add_sub_eqh:auto_generated.dataa[9]
dataa[10] => add_sub_eqh:auto_generated.dataa[10]
dataa[11] => add_sub_eqh:auto_generated.dataa[11]
dataa[12] => add_sub_eqh:auto_generated.dataa[12]
dataa[13] => add_sub_eqh:auto_generated.dataa[13]
dataa[14] => add_sub_eqh:auto_generated.dataa[14]
dataa[15] => add_sub_eqh:auto_generated.dataa[15]
dataa[16] => add_sub_eqh:auto_generated.dataa[16]
datab[0] => add_sub_eqh:auto_generated.datab[0]
datab[1] => add_sub_eqh:auto_generated.datab[1]
datab[2] => add_sub_eqh:auto_generated.datab[2]
datab[3] => add_sub_eqh:auto_generated.datab[3]
datab[4] => add_sub_eqh:auto_generated.datab[4]
datab[5] => add_sub_eqh:auto_generated.datab[5]
datab[6] => add_sub_eqh:auto_generated.datab[6]
datab[7] => add_sub_eqh:auto_generated.datab[7]
datab[8] => add_sub_eqh:auto_generated.datab[8]
datab[9] => add_sub_eqh:auto_generated.datab[9]
datab[10] => add_sub_eqh:auto_generated.datab[10]
datab[11] => add_sub_eqh:auto_generated.datab[11]
datab[12] => add_sub_eqh:auto_generated.datab[12]
datab[13] => add_sub_eqh:auto_generated.datab[13]
datab[14] => add_sub_eqh:auto_generated.datab[14]
datab[15] => add_sub_eqh:auto_generated.datab[15]
datab[16] => add_sub_eqh:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_eqh:auto_generated.result[0]
result[1] <= add_sub_eqh:auto_generated.result[1]
result[2] <= add_sub_eqh:auto_generated.result[2]
result[3] <= add_sub_eqh:auto_generated.result[3]
result[4] <= add_sub_eqh:auto_generated.result[4]
result[5] <= add_sub_eqh:auto_generated.result[5]
result[6] <= add_sub_eqh:auto_generated.result[6]
result[7] <= add_sub_eqh:auto_generated.result[7]
result[8] <= add_sub_eqh:auto_generated.result[8]
result[9] <= add_sub_eqh:auto_generated.result[9]
result[10] <= add_sub_eqh:auto_generated.result[10]
result[11] <= add_sub_eqh:auto_generated.result[11]
result[12] <= add_sub_eqh:auto_generated.result[12]
result[13] <= add_sub_eqh:auto_generated.result[13]
result[14] <= add_sub_eqh:auto_generated.result[14]
result[15] <= add_sub_eqh:auto_generated.result[15]
result[16] <= add_sub_eqh:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|ii_address_decoder|ii_address_calc:ii_addr1|lpm_add_unsign17bit_to_unsign17bit:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_eqh:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|ii_address_calc:ii_addr2
x_pos_point[0] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[0]
x_pos_point[1] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[1]
x_pos_point[2] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[2]
x_pos_point[3] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[3]
x_pos_point[4] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[4]
y_pos_point[0] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[0]
y_pos_point[1] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[1]
y_pos_point[2] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[2]
y_pos_point[3] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[3]
y_pos_point[4] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[4]
width_scale_img[0] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[0]
width_scale_img[1] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[1]
width_scale_img[2] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[2]
width_scale_img[3] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[3]
width_scale_img[4] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[4]
width_scale_img[5] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[5]
width_scale_img[6] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[6]
width_scale_img[7] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[7]
width_scale_img[8] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[8]
p_offset[0] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[0]
p_offset[1] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[1]
p_offset[2] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[2]
p_offset[3] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[3]
p_offset[4] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[4]
p_offset[5] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[5]
p_offset[6] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[6]
p_offset[7] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[7]
p_offset[8] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[8]
p_offset[9] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[9]
p_offset[10] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[10]
p_offset[11] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[11]
p_offset[12] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[12]
p_offset[13] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[13]
p_offset[14] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[14]
p_offset[15] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[15]
p_offset[16] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[16]
ii_address[0] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[0]
ii_address[1] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[1]
ii_address[2] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[2]
ii_address[3] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[3]
ii_address[4] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[4]
ii_address[5] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[5]
ii_address[6] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[6]
ii_address[7] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[7]
ii_address[8] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[8]
ii_address[9] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[9]
ii_address[10] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[10]
ii_address[11] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[11]
ii_address[12] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[12]
ii_address[13] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[13]
ii_address[14] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[14]
ii_address[15] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[15]
ii_address[16] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[16]


|ii_address_decoder|ii_address_calc:ii_addr2|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]


|ii_address_decoder|ii_address_calc:ii_addr2|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0|lpm_mult:lpm_mult_component
dataa[0] => mult_ocn:auto_generated.dataa[0]
dataa[1] => mult_ocn:auto_generated.dataa[1]
dataa[2] => mult_ocn:auto_generated.dataa[2]
dataa[3] => mult_ocn:auto_generated.dataa[3]
dataa[4] => mult_ocn:auto_generated.dataa[4]
datab[0] => mult_ocn:auto_generated.datab[0]
datab[1] => mult_ocn:auto_generated.datab[1]
datab[2] => mult_ocn:auto_generated.datab[2]
datab[3] => mult_ocn:auto_generated.datab[3]
datab[4] => mult_ocn:auto_generated.datab[4]
datab[5] => mult_ocn:auto_generated.datab[5]
datab[6] => mult_ocn:auto_generated.datab[6]
datab[7] => mult_ocn:auto_generated.datab[7]
datab[8] => mult_ocn:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_ocn:auto_generated.result[0]
result[1] <= mult_ocn:auto_generated.result[1]
result[2] <= mult_ocn:auto_generated.result[2]
result[3] <= mult_ocn:auto_generated.result[3]
result[4] <= mult_ocn:auto_generated.result[4]
result[5] <= mult_ocn:auto_generated.result[5]
result[6] <= mult_ocn:auto_generated.result[6]
result[7] <= mult_ocn:auto_generated.result[7]
result[8] <= mult_ocn:auto_generated.result[8]
result[9] <= mult_ocn:auto_generated.result[9]
result[10] <= mult_ocn:auto_generated.result[10]
result[11] <= mult_ocn:auto_generated.result[11]
result[12] <= mult_ocn:auto_generated.result[12]
result[13] <= mult_ocn:auto_generated.result[13]


|ii_address_decoder|ii_address_calc:ii_addr2|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0|lpm_mult:lpm_mult_component|mult_ocn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|ii_address_decoder|ii_address_calc:ii_addr2|lpm_add_unsign14bit_to_unsign14bit:add0
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]


|ii_address_decoder|ii_address_calc:ii_addr2|lpm_add_unsign14bit_to_unsign14bit:add0|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_bqh:auto_generated.dataa[0]
dataa[1] => add_sub_bqh:auto_generated.dataa[1]
dataa[2] => add_sub_bqh:auto_generated.dataa[2]
dataa[3] => add_sub_bqh:auto_generated.dataa[3]
dataa[4] => add_sub_bqh:auto_generated.dataa[4]
dataa[5] => add_sub_bqh:auto_generated.dataa[5]
dataa[6] => add_sub_bqh:auto_generated.dataa[6]
dataa[7] => add_sub_bqh:auto_generated.dataa[7]
dataa[8] => add_sub_bqh:auto_generated.dataa[8]
dataa[9] => add_sub_bqh:auto_generated.dataa[9]
dataa[10] => add_sub_bqh:auto_generated.dataa[10]
dataa[11] => add_sub_bqh:auto_generated.dataa[11]
dataa[12] => add_sub_bqh:auto_generated.dataa[12]
dataa[13] => add_sub_bqh:auto_generated.dataa[13]
datab[0] => add_sub_bqh:auto_generated.datab[0]
datab[1] => add_sub_bqh:auto_generated.datab[1]
datab[2] => add_sub_bqh:auto_generated.datab[2]
datab[3] => add_sub_bqh:auto_generated.datab[3]
datab[4] => add_sub_bqh:auto_generated.datab[4]
datab[5] => add_sub_bqh:auto_generated.datab[5]
datab[6] => add_sub_bqh:auto_generated.datab[6]
datab[7] => add_sub_bqh:auto_generated.datab[7]
datab[8] => add_sub_bqh:auto_generated.datab[8]
datab[9] => add_sub_bqh:auto_generated.datab[9]
datab[10] => add_sub_bqh:auto_generated.datab[10]
datab[11] => add_sub_bqh:auto_generated.datab[11]
datab[12] => add_sub_bqh:auto_generated.datab[12]
datab[13] => add_sub_bqh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bqh:auto_generated.result[0]
result[1] <= add_sub_bqh:auto_generated.result[1]
result[2] <= add_sub_bqh:auto_generated.result[2]
result[3] <= add_sub_bqh:auto_generated.result[3]
result[4] <= add_sub_bqh:auto_generated.result[4]
result[5] <= add_sub_bqh:auto_generated.result[5]
result[6] <= add_sub_bqh:auto_generated.result[6]
result[7] <= add_sub_bqh:auto_generated.result[7]
result[8] <= add_sub_bqh:auto_generated.result[8]
result[9] <= add_sub_bqh:auto_generated.result[9]
result[10] <= add_sub_bqh:auto_generated.result[10]
result[11] <= add_sub_bqh:auto_generated.result[11]
result[12] <= add_sub_bqh:auto_generated.result[12]
result[13] <= add_sub_bqh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ii_address_decoder|ii_address_calc:ii_addr2|lpm_add_unsign14bit_to_unsign14bit:add0|lpm_add_sub:LPM_ADD_SUB_component|add_sub_bqh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|ii_address_calc:ii_addr2|lpm_add_unsign17bit_to_unsign17bit:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]


|ii_address_decoder|ii_address_calc:ii_addr2|lpm_add_unsign17bit_to_unsign17bit:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_eqh:auto_generated.dataa[0]
dataa[1] => add_sub_eqh:auto_generated.dataa[1]
dataa[2] => add_sub_eqh:auto_generated.dataa[2]
dataa[3] => add_sub_eqh:auto_generated.dataa[3]
dataa[4] => add_sub_eqh:auto_generated.dataa[4]
dataa[5] => add_sub_eqh:auto_generated.dataa[5]
dataa[6] => add_sub_eqh:auto_generated.dataa[6]
dataa[7] => add_sub_eqh:auto_generated.dataa[7]
dataa[8] => add_sub_eqh:auto_generated.dataa[8]
dataa[9] => add_sub_eqh:auto_generated.dataa[9]
dataa[10] => add_sub_eqh:auto_generated.dataa[10]
dataa[11] => add_sub_eqh:auto_generated.dataa[11]
dataa[12] => add_sub_eqh:auto_generated.dataa[12]
dataa[13] => add_sub_eqh:auto_generated.dataa[13]
dataa[14] => add_sub_eqh:auto_generated.dataa[14]
dataa[15] => add_sub_eqh:auto_generated.dataa[15]
dataa[16] => add_sub_eqh:auto_generated.dataa[16]
datab[0] => add_sub_eqh:auto_generated.datab[0]
datab[1] => add_sub_eqh:auto_generated.datab[1]
datab[2] => add_sub_eqh:auto_generated.datab[2]
datab[3] => add_sub_eqh:auto_generated.datab[3]
datab[4] => add_sub_eqh:auto_generated.datab[4]
datab[5] => add_sub_eqh:auto_generated.datab[5]
datab[6] => add_sub_eqh:auto_generated.datab[6]
datab[7] => add_sub_eqh:auto_generated.datab[7]
datab[8] => add_sub_eqh:auto_generated.datab[8]
datab[9] => add_sub_eqh:auto_generated.datab[9]
datab[10] => add_sub_eqh:auto_generated.datab[10]
datab[11] => add_sub_eqh:auto_generated.datab[11]
datab[12] => add_sub_eqh:auto_generated.datab[12]
datab[13] => add_sub_eqh:auto_generated.datab[13]
datab[14] => add_sub_eqh:auto_generated.datab[14]
datab[15] => add_sub_eqh:auto_generated.datab[15]
datab[16] => add_sub_eqh:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_eqh:auto_generated.result[0]
result[1] <= add_sub_eqh:auto_generated.result[1]
result[2] <= add_sub_eqh:auto_generated.result[2]
result[3] <= add_sub_eqh:auto_generated.result[3]
result[4] <= add_sub_eqh:auto_generated.result[4]
result[5] <= add_sub_eqh:auto_generated.result[5]
result[6] <= add_sub_eqh:auto_generated.result[6]
result[7] <= add_sub_eqh:auto_generated.result[7]
result[8] <= add_sub_eqh:auto_generated.result[8]
result[9] <= add_sub_eqh:auto_generated.result[9]
result[10] <= add_sub_eqh:auto_generated.result[10]
result[11] <= add_sub_eqh:auto_generated.result[11]
result[12] <= add_sub_eqh:auto_generated.result[12]
result[13] <= add_sub_eqh:auto_generated.result[13]
result[14] <= add_sub_eqh:auto_generated.result[14]
result[15] <= add_sub_eqh:auto_generated.result[15]
result[16] <= add_sub_eqh:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|ii_address_decoder|ii_address_calc:ii_addr2|lpm_add_unsign17bit_to_unsign17bit:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_eqh:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|ii_address_calc:ii_addr3
x_pos_point[0] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[0]
x_pos_point[1] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[1]
x_pos_point[2] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[2]
x_pos_point[3] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[3]
x_pos_point[4] => lpm_add_unsign14bit_to_unsign14bit:add0.datab[4]
y_pos_point[0] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[0]
y_pos_point[1] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[1]
y_pos_point[2] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[2]
y_pos_point[3] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[3]
y_pos_point[4] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.dataa[4]
width_scale_img[0] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[0]
width_scale_img[1] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[1]
width_scale_img[2] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[2]
width_scale_img[3] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[3]
width_scale_img[4] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[4]
width_scale_img[5] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[5]
width_scale_img[6] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[6]
width_scale_img[7] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[7]
width_scale_img[8] => lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0.datab[8]
p_offset[0] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[0]
p_offset[1] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[1]
p_offset[2] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[2]
p_offset[3] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[3]
p_offset[4] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[4]
p_offset[5] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[5]
p_offset[6] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[6]
p_offset[7] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[7]
p_offset[8] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[8]
p_offset[9] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[9]
p_offset[10] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[10]
p_offset[11] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[11]
p_offset[12] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[12]
p_offset[13] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[13]
p_offset[14] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[14]
p_offset[15] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[15]
p_offset[16] => lpm_add_unsign17bit_to_unsign17bit:add1.datab[16]
ii_address[0] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[0]
ii_address[1] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[1]
ii_address[2] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[2]
ii_address[3] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[3]
ii_address[4] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[4]
ii_address[5] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[5]
ii_address[6] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[6]
ii_address[7] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[7]
ii_address[8] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[8]
ii_address[9] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[9]
ii_address[10] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[10]
ii_address[11] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[11]
ii_address[12] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[12]
ii_address[13] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[13]
ii_address[14] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[14]
ii_address[15] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[15]
ii_address[16] <= lpm_add_unsign17bit_to_unsign17bit:add1.result[16]


|ii_address_decoder|ii_address_calc:ii_addr3|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]


|ii_address_decoder|ii_address_calc:ii_addr3|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0|lpm_mult:lpm_mult_component
dataa[0] => mult_ocn:auto_generated.dataa[0]
dataa[1] => mult_ocn:auto_generated.dataa[1]
dataa[2] => mult_ocn:auto_generated.dataa[2]
dataa[3] => mult_ocn:auto_generated.dataa[3]
dataa[4] => mult_ocn:auto_generated.dataa[4]
datab[0] => mult_ocn:auto_generated.datab[0]
datab[1] => mult_ocn:auto_generated.datab[1]
datab[2] => mult_ocn:auto_generated.datab[2]
datab[3] => mult_ocn:auto_generated.datab[3]
datab[4] => mult_ocn:auto_generated.datab[4]
datab[5] => mult_ocn:auto_generated.datab[5]
datab[6] => mult_ocn:auto_generated.datab[6]
datab[7] => mult_ocn:auto_generated.datab[7]
datab[8] => mult_ocn:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_ocn:auto_generated.result[0]
result[1] <= mult_ocn:auto_generated.result[1]
result[2] <= mult_ocn:auto_generated.result[2]
result[3] <= mult_ocn:auto_generated.result[3]
result[4] <= mult_ocn:auto_generated.result[4]
result[5] <= mult_ocn:auto_generated.result[5]
result[6] <= mult_ocn:auto_generated.result[6]
result[7] <= mult_ocn:auto_generated.result[7]
result[8] <= mult_ocn:auto_generated.result[8]
result[9] <= mult_ocn:auto_generated.result[9]
result[10] <= mult_ocn:auto_generated.result[10]
result[11] <= mult_ocn:auto_generated.result[11]
result[12] <= mult_ocn:auto_generated.result[12]
result[13] <= mult_ocn:auto_generated.result[13]


|ii_address_decoder|ii_address_calc:ii_addr3|lpm_mult_unsign5bit_unsign9bit_to_unsign14bit:mult0|lpm_mult:lpm_mult_component|mult_ocn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13


|ii_address_decoder|ii_address_calc:ii_addr3|lpm_add_unsign14bit_to_unsign14bit:add0
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]


|ii_address_decoder|ii_address_calc:ii_addr3|lpm_add_unsign14bit_to_unsign14bit:add0|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_bqh:auto_generated.dataa[0]
dataa[1] => add_sub_bqh:auto_generated.dataa[1]
dataa[2] => add_sub_bqh:auto_generated.dataa[2]
dataa[3] => add_sub_bqh:auto_generated.dataa[3]
dataa[4] => add_sub_bqh:auto_generated.dataa[4]
dataa[5] => add_sub_bqh:auto_generated.dataa[5]
dataa[6] => add_sub_bqh:auto_generated.dataa[6]
dataa[7] => add_sub_bqh:auto_generated.dataa[7]
dataa[8] => add_sub_bqh:auto_generated.dataa[8]
dataa[9] => add_sub_bqh:auto_generated.dataa[9]
dataa[10] => add_sub_bqh:auto_generated.dataa[10]
dataa[11] => add_sub_bqh:auto_generated.dataa[11]
dataa[12] => add_sub_bqh:auto_generated.dataa[12]
dataa[13] => add_sub_bqh:auto_generated.dataa[13]
datab[0] => add_sub_bqh:auto_generated.datab[0]
datab[1] => add_sub_bqh:auto_generated.datab[1]
datab[2] => add_sub_bqh:auto_generated.datab[2]
datab[3] => add_sub_bqh:auto_generated.datab[3]
datab[4] => add_sub_bqh:auto_generated.datab[4]
datab[5] => add_sub_bqh:auto_generated.datab[5]
datab[6] => add_sub_bqh:auto_generated.datab[6]
datab[7] => add_sub_bqh:auto_generated.datab[7]
datab[8] => add_sub_bqh:auto_generated.datab[8]
datab[9] => add_sub_bqh:auto_generated.datab[9]
datab[10] => add_sub_bqh:auto_generated.datab[10]
datab[11] => add_sub_bqh:auto_generated.datab[11]
datab[12] => add_sub_bqh:auto_generated.datab[12]
datab[13] => add_sub_bqh:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bqh:auto_generated.result[0]
result[1] <= add_sub_bqh:auto_generated.result[1]
result[2] <= add_sub_bqh:auto_generated.result[2]
result[3] <= add_sub_bqh:auto_generated.result[3]
result[4] <= add_sub_bqh:auto_generated.result[4]
result[5] <= add_sub_bqh:auto_generated.result[5]
result[6] <= add_sub_bqh:auto_generated.result[6]
result[7] <= add_sub_bqh:auto_generated.result[7]
result[8] <= add_sub_bqh:auto_generated.result[8]
result[9] <= add_sub_bqh:auto_generated.result[9]
result[10] <= add_sub_bqh:auto_generated.result[10]
result[11] <= add_sub_bqh:auto_generated.result[11]
result[12] <= add_sub_bqh:auto_generated.result[12]
result[13] <= add_sub_bqh:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|ii_address_decoder|ii_address_calc:ii_addr3|lpm_add_unsign14bit_to_unsign14bit:add0|lpm_add_sub:LPM_ADD_SUB_component|add_sub_bqh:auto_generated
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|ii_address_calc:ii_addr3|lpm_add_unsign17bit_to_unsign17bit:add1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]


|ii_address_decoder|ii_address_calc:ii_addr3|lpm_add_unsign17bit_to_unsign17bit:add1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_eqh:auto_generated.dataa[0]
dataa[1] => add_sub_eqh:auto_generated.dataa[1]
dataa[2] => add_sub_eqh:auto_generated.dataa[2]
dataa[3] => add_sub_eqh:auto_generated.dataa[3]
dataa[4] => add_sub_eqh:auto_generated.dataa[4]
dataa[5] => add_sub_eqh:auto_generated.dataa[5]
dataa[6] => add_sub_eqh:auto_generated.dataa[6]
dataa[7] => add_sub_eqh:auto_generated.dataa[7]
dataa[8] => add_sub_eqh:auto_generated.dataa[8]
dataa[9] => add_sub_eqh:auto_generated.dataa[9]
dataa[10] => add_sub_eqh:auto_generated.dataa[10]
dataa[11] => add_sub_eqh:auto_generated.dataa[11]
dataa[12] => add_sub_eqh:auto_generated.dataa[12]
dataa[13] => add_sub_eqh:auto_generated.dataa[13]
dataa[14] => add_sub_eqh:auto_generated.dataa[14]
dataa[15] => add_sub_eqh:auto_generated.dataa[15]
dataa[16] => add_sub_eqh:auto_generated.dataa[16]
datab[0] => add_sub_eqh:auto_generated.datab[0]
datab[1] => add_sub_eqh:auto_generated.datab[1]
datab[2] => add_sub_eqh:auto_generated.datab[2]
datab[3] => add_sub_eqh:auto_generated.datab[3]
datab[4] => add_sub_eqh:auto_generated.datab[4]
datab[5] => add_sub_eqh:auto_generated.datab[5]
datab[6] => add_sub_eqh:auto_generated.datab[6]
datab[7] => add_sub_eqh:auto_generated.datab[7]
datab[8] => add_sub_eqh:auto_generated.datab[8]
datab[9] => add_sub_eqh:auto_generated.datab[9]
datab[10] => add_sub_eqh:auto_generated.datab[10]
datab[11] => add_sub_eqh:auto_generated.datab[11]
datab[12] => add_sub_eqh:auto_generated.datab[12]
datab[13] => add_sub_eqh:auto_generated.datab[13]
datab[14] => add_sub_eqh:auto_generated.datab[14]
datab[15] => add_sub_eqh:auto_generated.datab[15]
datab[16] => add_sub_eqh:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_eqh:auto_generated.result[0]
result[1] <= add_sub_eqh:auto_generated.result[1]
result[2] <= add_sub_eqh:auto_generated.result[2]
result[3] <= add_sub_eqh:auto_generated.result[3]
result[4] <= add_sub_eqh:auto_generated.result[4]
result[5] <= add_sub_eqh:auto_generated.result[5]
result[6] <= add_sub_eqh:auto_generated.result[6]
result[7] <= add_sub_eqh:auto_generated.result[7]
result[8] <= add_sub_eqh:auto_generated.result[8]
result[9] <= add_sub_eqh:auto_generated.result[9]
result[10] <= add_sub_eqh:auto_generated.result[10]
result[11] <= add_sub_eqh:auto_generated.result[11]
result[12] <= add_sub_eqh:auto_generated.result[12]
result[13] <= add_sub_eqh:auto_generated.result[13]
result[14] <= add_sub_eqh:auto_generated.result[14]
result[15] <= add_sub_eqh:auto_generated.result[15]
result[16] <= add_sub_eqh:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|ii_address_decoder|ii_address_calc:ii_addr3|lpm_add_unsign17bit_to_unsign17bit:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_eqh:auto_generated
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ii_address_decoder|ii_address_mux:ii_addr_mux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[0] => Mux16.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
sel[1] => Mux16.IN0
a[0] => Mux16.IN2
a[1] => Mux15.IN2
a[2] => Mux14.IN2
a[3] => Mux13.IN2
a[4] => Mux12.IN2
a[5] => Mux11.IN2
a[6] => Mux10.IN2
a[7] => Mux9.IN2
a[8] => Mux8.IN2
a[9] => Mux7.IN2
a[10] => Mux6.IN2
a[11] => Mux5.IN2
a[12] => Mux4.IN2
a[13] => Mux3.IN2
a[14] => Mux2.IN2
a[15] => Mux1.IN2
a[16] => Mux0.IN2
b[0] => Mux16.IN3
b[1] => Mux15.IN3
b[2] => Mux14.IN3
b[3] => Mux13.IN3
b[4] => Mux12.IN3
b[5] => Mux11.IN3
b[6] => Mux10.IN3
b[7] => Mux9.IN3
b[8] => Mux8.IN3
b[9] => Mux7.IN3
b[10] => Mux6.IN3
b[11] => Mux5.IN3
b[12] => Mux4.IN3
b[13] => Mux3.IN3
b[14] => Mux2.IN3
b[15] => Mux1.IN3
b[16] => Mux0.IN3
c[0] => Mux16.IN4
c[1] => Mux15.IN4
c[2] => Mux14.IN4
c[3] => Mux13.IN4
c[4] => Mux12.IN4
c[5] => Mux11.IN4
c[6] => Mux10.IN4
c[7] => Mux9.IN4
c[8] => Mux8.IN4
c[9] => Mux7.IN4
c[10] => Mux6.IN4
c[11] => Mux5.IN4
c[12] => Mux4.IN4
c[13] => Mux3.IN4
c[14] => Mux2.IN4
c[15] => Mux1.IN4
c[16] => Mux0.IN4
d[0] => Mux16.IN5
d[1] => Mux15.IN5
d[2] => Mux14.IN5
d[3] => Mux13.IN5
d[4] => Mux12.IN5
d[5] => Mux11.IN5
d[6] => Mux10.IN5
d[7] => Mux9.IN5
d[8] => Mux8.IN5
d[9] => Mux7.IN5
d[10] => Mux6.IN5
d[11] => Mux5.IN5
d[12] => Mux4.IN5
d[13] => Mux3.IN5
d[14] => Mux2.IN5
d[15] => Mux1.IN5
d[16] => Mux0.IN5
q[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


