# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ROM_Using_IP_With_MATLAB.srcs/sources_1/bd/ROM_Using_IP_With_MATLAB/ip/ROM_Using_IP_With_MATLAB_c_counter_binary_0_0/sim/ROM_Using_IP_With_MATLAB_c_counter_binary_0_0.vhd" \

# Do not sort compile order
nosort
