

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 12 06:08:20 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_8
* Solution:       unroll_MAC
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.651 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24| 0.240 us | 0.240 us |   24|   24|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [fir11_sec2_8.cpp:8]   --->   Operation 10 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.75ns)   --->   "br label %1" [fir11_sec2_8.cpp:17]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ -6, %0 ], [ %i, %2 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%icmp_ln17 = icmp eq i4 %i_0, 0" [fir11_sec2_8.cpp:17]   --->   Operation 13 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %3, label %2" [fir11_sec2_8.cpp:17]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, -1" [fir11_sec2_8.cpp:18]   --->   Operation 16 'add' 'i' <Predicate = (!icmp_ln17)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %i to i64" [fir11_sec2_8.cpp:18]   --->   Operation 17 'zext' 'zext_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18" [fir11_sec2_8.cpp:18]   --->   Operation 18 'getelementptr' 'shift_reg_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 19 'load' 'shift_reg_load' <Predicate = (!icmp_ln17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 20 [2/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 10), align 8" [fir11_sec2_8.cpp:25]   --->   Operation 20 'load' 'shift_reg_load_1' <Predicate = (icmp_ln17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 21 [2/2] (0.79ns)   --->   "%shift_reg_load_2 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 8), align 16" [fir11_sec2_8.cpp:25]   --->   Operation 21 'load' 'shift_reg_load_2' <Predicate = (icmp_ln17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [fir11_sec2_8.cpp:17]   --->   Operation 22 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 23 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i4 %i_0 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 24 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_1" [fir11_sec2_8.cpp:18]   --->   Operation 25 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 26 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [fir11_sec2_8.cpp:17]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.79>
ST_4 : Operation 28 [1/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 10), align 8" [fir11_sec2_8.cpp:25]   --->   Operation 28 'load' 'shift_reg_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 29 [1/2] (0.79ns)   --->   "%shift_reg_load_2 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 8), align 16" [fir11_sec2_8.cpp:25]   --->   Operation 29 'load' 'shift_reg_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 30 [2/2] (0.79ns)   --->   "%shift_reg_load_3 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 6), align 8" [fir11_sec2_8.cpp:25]   --->   Operation 30 'load' 'shift_reg_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 31 [2/2] (0.79ns)   --->   "%shift_reg_load_4 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 5), align 4" [fir11_sec2_8.cpp:25]   --->   Operation 31 'load' 'shift_reg_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 3> <Delay = 5.87>
ST_5 : Operation 32 [1/1] (3.88ns)   --->   "%mul_ln25_1 = mul nsw i32 %shift_reg_load_2, -91" [fir11_sec2_8.cpp:25]   --->   Operation 32 'mul' 'mul_ln25_1' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/2] (0.79ns)   --->   "%shift_reg_load_3 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 6), align 8" [fir11_sec2_8.cpp:25]   --->   Operation 33 'load' 'shift_reg_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 34 [1/1] (3.88ns)   --->   "%mul_ln25_2 = mul nsw i32 %shift_reg_load_3, 313" [fir11_sec2_8.cpp:25]   --->   Operation 34 'mul' 'mul_ln25_2' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/2] (0.79ns)   --->   "%shift_reg_load_4 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 5), align 4" [fir11_sec2_8.cpp:25]   --->   Operation 35 'load' 'shift_reg_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 36 [2/2] (0.79ns)   --->   "%shift_reg_load_5 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 4), align 16" [fir11_sec2_8.cpp:25]   --->   Operation 36 'load' 'shift_reg_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 37 [2/2] (0.79ns)   --->   "%shift_reg_load_6 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 2), align 8" [fir11_sec2_8.cpp:25]   --->   Operation 37 'load' 'shift_reg_load_6' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 38 [1/1] (1.20ns)   --->   "%add_ln25 = add i32 %mul_ln25_1, %mul_ln25_2" [fir11_sec2_8.cpp:25]   --->   Operation 38 'add' 'add_ln25' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 7.65>
ST_6 : Operation 39 [1/1] (0.79ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir11_sec2_8.cpp:20]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 40 [1/1] (3.88ns)   --->   "%mul_ln25 = mul nsw i32 %shift_reg_load_1, 53" [fir11_sec2_8.cpp:25]   --->   Operation 40 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (3.88ns)   --->   "%mul_ln25_3 = mul nsw i32 %shift_reg_load_4, 500" [fir11_sec2_8.cpp:25]   --->   Operation 41 'mul' 'mul_ln25_3' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/2] (0.79ns)   --->   "%shift_reg_load_5 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 4), align 16" [fir11_sec2_8.cpp:25]   --->   Operation 42 'load' 'shift_reg_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 43 [1/1] (3.88ns)   --->   "%mul_ln25_4 = mul nsw i32 %shift_reg_load_5, 313" [fir11_sec2_8.cpp:25]   --->   Operation 43 'mul' 'mul_ln25_4' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/2] (0.79ns)   --->   "%shift_reg_load_6 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 2), align 8" [fir11_sec2_8.cpp:25]   --->   Operation 44 'load' 'shift_reg_load_6' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 45 [1/1] (3.88ns)   --->   "%mul_ln25_5 = mul nsw i32 %shift_reg_load_6, -91" [fir11_sec2_8.cpp:25]   --->   Operation 45 'mul' 'mul_ln25_5' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (3.88ns)   --->   "%mul_ln25_6 = mul nsw i32 %x_read, 53" [fir11_sec2_8.cpp:25]   --->   Operation 46 'mul' 'mul_ln25_6' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_1 = add i32 %add_ln25, %mul_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 47 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_2 = add i32 %mul_ln25_3, %mul_ln25_4" [fir11_sec2_8.cpp:25]   --->   Operation 48 'add' 'add_ln25_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 49 [1/1] (1.20ns)   --->   "%add_ln25_3 = add i32 %mul_ln25_5, %mul_ln25_6" [fir11_sec2_8.cpp:25]   --->   Operation 49 'add' 'add_ln25_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln25_4 = add i32 %add_ln25_3, %add_ln25_2" [fir11_sec2_8.cpp:25]   --->   Operation 50 'add' 'add_ln25_4' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 51 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln25_5 = add nsw i32 %add_ln25_4, %add_ln25_1" [fir11_sec2_8.cpp:25]   --->   Operation 51 'add' 'add_ln25_5' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %add_ln25_5) nounwind" [fir11_sec2_8.cpp:27]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [fir11_sec2_8.cpp:29]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
x_read            (read             ) [ 0011111]
br_ln17           (br               ) [ 0111000]
i_0               (phi              ) [ 0011000]
icmp_ln17         (icmp             ) [ 0011000]
empty             (speclooptripcount) [ 0000000]
br_ln17           (br               ) [ 0000000]
i                 (add              ) [ 0111000]
zext_ln18         (zext             ) [ 0000000]
shift_reg_addr    (getelementptr    ) [ 0001000]
specloopname_ln17 (specloopname     ) [ 0000000]
shift_reg_load    (load             ) [ 0000000]
zext_ln18_1       (zext             ) [ 0000000]
shift_reg_addr_1  (getelementptr    ) [ 0000000]
store_ln18        (store            ) [ 0000000]
br_ln17           (br               ) [ 0111000]
shift_reg_load_1  (load             ) [ 0000011]
shift_reg_load_2  (load             ) [ 0000010]
mul_ln25_1        (mul              ) [ 0000000]
shift_reg_load_3  (load             ) [ 0000000]
mul_ln25_2        (mul              ) [ 0000000]
shift_reg_load_4  (load             ) [ 0000001]
add_ln25          (add              ) [ 0000001]
store_ln20        (store            ) [ 0000000]
mul_ln25          (mul              ) [ 0000000]
mul_ln25_3        (mul              ) [ 0000000]
shift_reg_load_5  (load             ) [ 0000000]
mul_ln25_4        (mul              ) [ 0000000]
shift_reg_load_6  (load             ) [ 0000000]
mul_ln25_5        (mul              ) [ 0000000]
mul_ln25_6        (mul              ) [ 0000000]
add_ln25_1        (add              ) [ 0000000]
add_ln25_2        (add              ) [ 0000000]
add_ln25_3        (add              ) [ 0000000]
add_ln25_4        (add              ) [ 0000000]
add_ln25_5        (add              ) [ 0000000]
write_ln27        (write            ) [ 0000000]
ret_ln29          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="x_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln27_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/6 "/>
</bind>
</comp>

<comp id="67" class="1004" name="shift_reg_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="4"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="81" dir="0" index="4" bw="32" slack="0"/>
<pin id="82" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
<pin id="84" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/2 shift_reg_load_1/2 shift_reg_load_2/2 store_ln18/3 shift_reg_load_3/4 shift_reg_load_4/4 shift_reg_load_5/5 shift_reg_load_6/5 store_ln20/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="shift_reg_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="1"/>
<pin id="102" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_2/5 mul_ln25_4/6 "/>
</bind>
</comp>

<comp id="118" class="1005" name="reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load_2 shift_reg_load_4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln17_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln18_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln18_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mul_ln25_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_1/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln25_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mul_ln25_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2"/>
<pin id="158" dir="0" index="1" bw="7" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="mul_ln25_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="10" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_3/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="mul_ln25_5_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_5/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="mul_ln25_6_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="4"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25_6/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln25_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln25_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_2/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln25_3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_3/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln25_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_4/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln25_5_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_5/6 "/>
</bind>
</comp>

<comp id="208" class="1005" name="x_read_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="4"/>
<pin id="210" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="222" class="1005" name="shift_reg_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="1"/>
<pin id="224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="shift_reg_load_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2"/>
<pin id="229" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_reg_load_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="add_ln25_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="52" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="74" pin="3"/><net_sink comp="74" pin=4"/></net>

<net id="94"><net_src comp="86" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="97"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="116"><net_src comp="74" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="74" pin="7"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="104" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="104" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="142"><net_src comp="100" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="148"><net_src comp="118" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="112" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="118" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="74" pin="7"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="156" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="161" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="112" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="167" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="173" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="183" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="178" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="2"/><net_sink comp="60" pin=2"/></net>

<net id="211"><net_src comp="54" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="220"><net_src comp="128" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="225"><net_src comp="67" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="230"><net_src comp="74" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="235"><net_src comp="150" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="178" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {6 }
	Port: shift_reg | {3 6 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg | {2 3 4 5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln17 : 1
		br_ln17 : 2
		i : 1
		zext_ln18 : 2
		shift_reg_addr : 3
		shift_reg_load : 4
	State 3
		shift_reg_addr_1 : 1
		store_ln18 : 2
	State 4
	State 5
		mul_ln25_2 : 1
		add_ln25 : 2
	State 6
		mul_ln25_4 : 1
		mul_ln25_5 : 1
		add_ln25_1 : 1
		add_ln25_2 : 2
		add_ln25_3 : 2
		add_ln25_4 : 3
		add_ln25_5 : 4
		write_ln27 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_128        |    0    |    0    |    12   |
|          |     add_ln25_fu_150    |    0    |    0    |    39   |
|          |    add_ln25_1_fu_178   |    0    |    0    |    32   |
|    add   |    add_ln25_2_fu_183   |    0    |    0    |    32   |
|          |    add_ln25_3_fu_189   |    0    |    0    |    39   |
|          |    add_ln25_4_fu_195   |    0    |    0    |    32   |
|          |    add_ln25_5_fu_201   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_112       |    2    |    0    |    20   |
|          |    mul_ln25_1_fu_144   |    2    |    0    |    20   |
|    mul   |     mul_ln25_fu_156    |    2    |    0    |    20   |
|          |    mul_ln25_3_fu_161   |    2    |    0    |    20   |
|          |    mul_ln25_5_fu_167   |    2    |    0    |    20   |
|          |    mul_ln25_6_fu_173   |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln17_fu_122    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_54   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln27_write_fu_60 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln18_fu_134    |    0    |    0    |    0    |
|          |   zext_ln18_1_fu_139   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    12   |    0    |   347   |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|shift_reg|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln25_reg_232    |   32   |
|       i_0_reg_100      |    4   |
|        i_reg_217       |    4   |
|         reg_118        |   32   |
| shift_reg_addr_reg_222 |    4   |
|shift_reg_load_1_reg_227|   32   |
|     x_read_reg_208     |   32   |
+------------------------+--------+
|          Total         |   140  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   6  |   4  |   24   ||    21   |
| grp_access_fu_74 |  p2  |   4  |   0  |    0   ||    9    |
|    i_0_reg_100   |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  4.8435 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |    0   |   347  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   39   |    -   |
|  Register |    -   |    -   |    -   |   140  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   12   |    4   |   140  |   386  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
