//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 gsp14@EEWS104A-011 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Mon Apr 25 15:12:46 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\gsp14\AppData\Local\Temp\log7056249a118.0"
# Loading options from registry.
project load H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter
# Moving session transcript to file "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v9' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(66): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v9': elapsed time 1.78 seconds, memory usage 253132kB, peak memory usage 331808kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v9' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(116): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(117): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'counter' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 576, Real ops = 124, Vars = 137) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 576, Real ops = 124, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 112, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 475, Real ops = 110, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(92): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/MAC3' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(114): Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 471, Real ops = 90, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 374, Real ops = 75, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 374, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 369, Real ops = 75, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 365, Real ops = 75, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 365, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 365, Real ops = 75, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 365, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 365, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 365, Real ops = 75, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v20': elapsed time 11.11 seconds, memory usage 258564kB, peak memory usage 331808kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v20' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(92): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/MAC3' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 996, Real ops = 204, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 883, Real ops = 167, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 892, Real ops = 167, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 880, Real ops = 166, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 880, Real ops = 166, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(114): Loop '/mean_vga/core/ACC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 964, Real ops = 192, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 859, Real ops = 161, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 859, Real ops = 161, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 787, Real ops = 145, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 145, Vars = 35) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 763, Real ops = 145, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 145, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 763, Real ops = 145, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'counter:rsc' (from var: counter) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 16). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 145, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 145, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 766, Real ops = 145, Vars = 51) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 762, Real ops = 145, Vars = 49) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 193, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 761, Real ops = 193, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 761, Real ops = 193, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 766, Real ops = 193, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 193, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 763, Real ops = 193, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 193, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 763, Real ops = 193, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1087, Real ops = 204, Vars = 233) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 767, Real ops = 202, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 767, Real ops = 202, Vars = 43) (SOL-10)
# Design 'mean_vga' contains '372' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v20': elapsed time 31.92 seconds, memory usage 259212kB, peak memory usage 331808kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v20' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4730.88, 0.00, 4730.88 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4730.14, 0.00, 4730.14 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4660.85, 0.00, 4660.85 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4660.85, 0.00, 4660.85 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v20': elapsed time 15.58 seconds, memory usage 262772kB, peak memory usage 331808kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v20' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'counter:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'counter:rsc.z' added to design 'mean_vga' for component 'counter:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1213, Real ops = 373, Vars = 96) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1200, Real ops = 372, Vars = 86) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1194, Real ops = 372, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1024, Real ops = 284, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1012, Real ops = 283, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1030, Real ops = 283, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1018, Real ops = 283, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1011, Real ops = 283, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1010, Real ops = 283, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1028, Real ops = 283, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1016, Real ops = 283, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1010, Real ops = 283, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1028, Real ops = 283, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1016, Real ops = 283, Vars = 67) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v20': elapsed time 13.95 seconds, memory usage 282220kB, peak memory usage 331808kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v20' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1324, Real ops = 289, Vars = 866) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1312, Real ops = 289, Vars = 857) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1881, Real ops = 305, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1869, Real ops = 305, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1026, Real ops = 301, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1014, Real ops = 301, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1024, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1012, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1012, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1024, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1024, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1012, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1024, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1012, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1024, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1012, Real ops = 300, Vars = 62) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v20': elapsed time 8.06 seconds, memory usage 282220kB, peak memory usage 331808kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v20' (SOL-8)
# Warning: Reassigned operation MAC3:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
# Warning: Reassigned operation MAC3:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
# Warning: Reassigned operation MAC3:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1146, Real ops = 335, Vars = 1141) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1134, Real ops = 335, Vars = 1132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1116, Real ops = 330, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 330, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1116, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1116, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1116, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1116, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 330, Vars = 62) (SOL-10)
# Warning: Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1134, Real ops = 335, Vars = 1129) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1122, Real ops = 335, Vars = 1120) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1134, Real ops = 335, Vars = 1129) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1122, Real ops = 335, Vars = 1120) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1134, Real ops = 335, Vars = 1129) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1122, Real ops = 335, Vars = 1120) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1114, Real ops = 332, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1102, Real ops = 332, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1111, Real ops = 331, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1099, Real ops = 331, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1111, Real ops = 331, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1099, Real ops = 331, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1111, Real ops = 331, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1099, Real ops = 331, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1111, Real ops = 331, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1099, Real ops = 331, Vars = 61) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v20/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v20': elapsed time 32.74 seconds, memory usage 283520kB, peak memory usage 331808kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v9' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v9' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(66): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v9': elapsed time 1.92 seconds, memory usage 287800kB, peak memory usage 364972kB (SOL-9)
# Warning: User stop requested, stopping...
# Error: go: user stop requested
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v10' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v10' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(66): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v10': elapsed time 1.95 seconds, memory usage 289340kB, peak memory usage 365892kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v10' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(116): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(117): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'counter' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 576, Real ops = 124, Vars = 137) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 576, Real ops = 124, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 112, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 475, Real ops = 110, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(92): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/MAC3' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(114): Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 455, Real ops = 88, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 351, Real ops = 69, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 43, Real ops = 12, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 13, Real ops = 2, Vars = 2) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 13, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 3) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v21': elapsed time 11.89 seconds, memory usage 289768kB, peak memory usage 365892kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v21' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'counter:rsc' (from var: counter) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 16). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 15, Real ops = 3, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 15, Real ops = 3, Vars = 2) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 3, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 3, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 3, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 24, Real ops = 4, Vars = 9) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 14, Real ops = 4, Vars = 4) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 14, Real ops = 4, Vars = 3) (SOL-10)
# Design 'mean_vga' contains '4' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v21': elapsed time 24.26 seconds, memory usage 290664kB, peak memory usage 365892kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v21' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled LOOP 'main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled SEQUENTIAL 'core' (total length 2 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 26.56, 0.00, 26.56 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 26.56, 0.00, 26.56 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v21': elapsed time 0.17 seconds, memory usage 290664kB, peak memory usage 365892kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v21' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'counter:rsc' (SCHD-15)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'counter:rsc.z' added to design 'mean_vga' for component 'counter:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 33, Real ops = 5, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 23, Real ops = 4, Vars = 11) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 18, Real ops = 4, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 13, Real ops = 4, Vars = 3) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 24, Real ops = 4, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 16, Real ops = 4, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 12, Real ops = 4, Vars = 3) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 24, Real ops = 4, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 16, Real ops = 4, Vars = 7) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v21': elapsed time 1.48 seconds, memory usage 291000kB, peak memory usage 365892kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v21' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 29, Real ops = 5, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 21, Real ops = 5, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 33, Real ops = 5, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 25, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 23, Real ops = 5, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 15, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v21': elapsed time 0.16 seconds, memory usage 291000kB, peak memory usage 365892kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v21' (SOL-8)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 12) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v21/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v21': elapsed time 8.53 seconds, memory usage 291004kB, peak memory usage 365892kB (SOL-9)
solution select -solution mean_vga.v20
# mean_vga.v20
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v10' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v10' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(66): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v10': elapsed time 1.76 seconds, memory usage 295296kB, peak memory usage 371880kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v10' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(116): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(117): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'counter' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 576, Real ops = 124, Vars = 137) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 576, Real ops = 124, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 112, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 475, Real ops = 110, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(92): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/MAC3' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(114): Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 470, Real ops = 91, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 376, Real ops = 76, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 376, Real ops = 76, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 371, Real ops = 76, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 367, Real ops = 76, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 367, Real ops = 76, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 367, Real ops = 76, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 367, Real ops = 76, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 367, Real ops = 76, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 367, Real ops = 76, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v22': elapsed time 11.87 seconds, memory usage 299344kB, peak memory usage 371880kB (SOL-9)
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v22' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(92): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/MAC3' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 998, Real ops = 205, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 885, Real ops = 168, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 894, Real ops = 168, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 882, Real ops = 167, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 882, Real ops = 167, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(114): Loop '/mean_vga/core/ACC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 966, Real ops = 193, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 861, Real ops = 162, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 861, Real ops = 162, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 789, Real ops = 146, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 146, Vars = 35) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 146, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 146, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 146, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'counter:rsc' (from var: counter) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 16). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 767, Real ops = 146, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 767, Real ops = 146, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 768, Real ops = 146, Vars = 51) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 764, Real ops = 146, Vars = 49) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 194, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 194, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 763, Real ops = 194, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 768, Real ops = 194, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 194, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 194, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 194, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 194, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1090, Real ops = 206, Vars = 234) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 204, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 204, Vars = 44) (SOL-10)
# Design 'mean_vga' contains '374' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v22': elapsed time 34.51 seconds, memory usage 299992kB, peak memory usage 371880kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v22' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4736.34, 0.00, 4736.34 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4735.60, 0.00, 4735.60 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4666.31, 0.00, 4666.31 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4666.31, 0.00, 4666.31 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v22': elapsed time 16.71 seconds, memory usage 304340kB, peak memory usage 371880kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v22' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'counter:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'counter:rsc.z' added to design 'mean_vga' for component 'counter:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1215, Real ops = 375, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1202, Real ops = 374, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1196, Real ops = 374, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1026, Real ops = 286, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1014, Real ops = 285, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1032, Real ops = 285, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1020, Real ops = 285, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1013, Real ops = 285, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1012, Real ops = 285, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1030, Real ops = 285, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1018, Real ops = 285, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1012, Real ops = 285, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1030, Real ops = 285, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1018, Real ops = 285, Vars = 68) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v22': elapsed time 14.68 seconds, memory usage 326480kB, peak memory usage 371880kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v22' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1327, Real ops = 291, Vars = 865) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1315, Real ops = 291, Vars = 856) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1871, Real ops = 305, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1859, Real ops = 305, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1020, Real ops = 301, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1008, Real ops = 301, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1018, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1006, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1006, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1018, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1018, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1006, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1018, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1006, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1018, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1006, Real ops = 300, Vars = 62) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v22': elapsed time 8.70 seconds, memory usage 326924kB, peak memory usage 371880kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v22' (SOL-8)
# Warning: Reassigned operation MAC3:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
# Warning: Reassigned operation MAC3:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
# Warning: Reassigned operation MAC3:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 337, Vars = 1139) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1132, Real ops = 337, Vars = 1130) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1110, Real ops = 330, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1110, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1110, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1110, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1110, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 62) (SOL-10)
# Warning: Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1132, Real ops = 337, Vars = 1127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1120, Real ops = 337, Vars = 1118) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1132, Real ops = 337, Vars = 1127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1120, Real ops = 337, Vars = 1118) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1132, Real ops = 337, Vars = 1127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1120, Real ops = 337, Vars = 1118) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 332, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 332, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 332, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 332, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 332, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 332, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 332, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 332, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 332, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 332, Vars = 62) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v22/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v22': elapsed time 34.76 seconds, memory usage 328996kB, peak memory usage 371880kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v10' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v10' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(66): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v10': elapsed time 1.84 seconds, memory usage 334988kB, peak memory usage 410996kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v10' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(116): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(117): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'counter' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 576, Real ops = 124, Vars = 137) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 576, Real ops = 124, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 112, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 475, Real ops = 110, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(92): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/MAC3' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(114): Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 455, Real ops = 88, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 351, Real ops = 69, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 43, Real ops = 12, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 13, Real ops = 2, Vars = 2) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 13, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 3) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v23': elapsed time 12.79 seconds, memory usage 332032kB, peak memory usage 410996kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v23' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'counter:rsc' (from var: counter) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 16). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 15, Real ops = 3, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 15, Real ops = 3, Vars = 2) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 3, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 3, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 3, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 3, Vars = 1) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 24, Real ops = 4, Vars = 9) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 14, Real ops = 4, Vars = 4) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 14, Real ops = 4, Vars = 3) (SOL-10)
# Design 'mean_vga' contains '4' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v23': elapsed time 26.00 seconds, memory usage 333432kB, peak memory usage 410996kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v23' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled LOOP 'main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled SEQUENTIAL 'core' (total length 2 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 26.56, 0.00, 26.56 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 26.56, 0.00, 26.56 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v23': elapsed time 0.16 seconds, memory usage 333432kB, peak memory usage 410996kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v23' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'counter:rsc' (SCHD-15)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'counter:rsc.z' added to design 'mean_vga' for component 'counter:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 33, Real ops = 5, Vars = 19) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 23, Real ops = 4, Vars = 11) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 18, Real ops = 4, Vars = 8) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 13, Real ops = 4, Vars = 3) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 24, Real ops = 4, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 16, Real ops = 4, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 12, Real ops = 4, Vars = 3) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 24, Real ops = 4, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 16, Real ops = 4, Vars = 7) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v23': elapsed time 1.45 seconds, memory usage 333960kB, peak memory usage 410996kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v23' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 29, Real ops = 5, Vars = 20) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 21, Real ops = 5, Vars = 14) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 33, Real ops = 5, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 25, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 23, Real ops = 5, Vars = 13) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 15, Real ops = 5, Vars = 7) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v23': elapsed time 0.13 seconds, memory usage 334656kB, peak memory usage 410996kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v23' (SOL-8)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 12) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 18) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 21, Real ops = 4, Vars = 12) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 13, Real ops = 4, Vars = 6) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v23/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v23': elapsed time 9.17 seconds, memory usage 334664kB, peak memory usage 410996kB (SOL-9)
solution select -solution mean_vga.v22
# mean_vga.v22
solution select -solution mean_vga.v23
# mean_vga.v23
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v10' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v10' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(66): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v10': elapsed time 1.87 seconds, memory usage 337792kB, peak memory usage 413456kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v10' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(116): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(117): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'counter' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 576, Real ops = 124, Vars = 137) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 576, Real ops = 124, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 112, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 475, Real ops = 110, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(92): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/MAC3' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(114): Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 455, Real ops = 88, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 351, Real ops = 69, Vars = 22) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 43, Real ops = 12, Vars = 6) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 13, Real ops = 2, Vars = 2) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 13, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 3) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 12, Real ops = 2, Vars = 5) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 12, Real ops = 2, Vars = 2) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v24': elapsed time 12.76 seconds, memory usage 335452kB, peak memory usage 413456kB (SOL-9)
solution select -solution mean_vga.v22
# mean_vga.v22
solution select -solution mean_vga.v24
# mean_vga.v24
solution select -solution mean_vga.v22
# mean_vga.v22
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v10' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v10' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(66): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v10': elapsed time 1.92 seconds, memory usage 340352kB, peak memory usage 415276kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v10' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(116): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(117): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(58): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Inout port 'counter' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 576, Real ops = 124, Vars = 137) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 576, Real ops = 124, Vars = 134) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 560, Real ops = 116, Vars = 139) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 560, Real ops = 116, Vars = 136) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 112, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 475, Real ops = 110, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(92): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/MAC3' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(114): Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 470, Real ops = 91, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 376, Real ops = 76, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 376, Real ops = 76, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 371, Real ops = 76, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 367, Real ops = 76, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 367, Real ops = 76, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 367, Real ops = 76, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 367, Real ops = 76, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 367, Real ops = 76, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 367, Real ops = 76, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v25': elapsed time 12.11 seconds, memory usage 336048kB, peak memory usage 415276kB (SOL-9)
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v25' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(92): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/MAC3' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 998, Real ops = 205, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 885, Real ops = 168, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 894, Real ops = 168, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 882, Real ops = 167, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 882, Real ops = 167, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(114): Loop '/mean_vga/core/ACC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 966, Real ops = 193, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 861, Real ops = 162, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 861, Real ops = 162, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 789, Real ops = 146, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 146, Vars = 35) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 146, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 146, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 146, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): I/O-Port inferred - resource 'counter:rsc' (from var: counter) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 16). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 767, Real ops = 146, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 767, Real ops = 146, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 768, Real ops = 146, Vars = 51) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 764, Real ops = 146, Vars = 49) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 194, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 194, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 763, Real ops = 194, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 768, Real ops = 194, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 194, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 194, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 194, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 194, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1090, Real ops = 206, Vars = 234) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 204, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 769, Real ops = 204, Vars = 44) (SOL-10)
# Design 'mean_vga' contains '374' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v25': elapsed time 37.52 seconds, memory usage 337688kB, peak memory usage 415276kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v25' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4736.34, 0.00, 4736.34 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4735.60, 0.00, 4735.60 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4666.31, 0.00, 4666.31 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4666.31, 0.00, 4666.31 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v25': elapsed time 18.89 seconds, memory usage 340572kB, peak memory usage 415276kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v25' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'counter:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'counter:rsc.z' added to design 'mean_vga' for component 'counter:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1215, Real ops = 375, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1202, Real ops = 374, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1196, Real ops = 374, Vars = 83) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1026, Real ops = 286, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1014, Real ops = 285, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1032, Real ops = 285, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1020, Real ops = 285, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1013, Real ops = 285, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1012, Real ops = 285, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1030, Real ops = 285, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1018, Real ops = 285, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1012, Real ops = 285, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1030, Real ops = 285, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1018, Real ops = 285, Vars = 68) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v25': elapsed time 15.27 seconds, memory usage 358720kB, peak memory usage 415276kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v25' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1327, Real ops = 291, Vars = 865) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1315, Real ops = 291, Vars = 856) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1871, Real ops = 305, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1859, Real ops = 305, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1020, Real ops = 301, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1008, Real ops = 301, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1018, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1006, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1006, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1018, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1018, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1006, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1018, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1006, Real ops = 300, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1018, Real ops = 300, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1006, Real ops = 300, Vars = 62) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v25': elapsed time 9.03 seconds, memory usage 358720kB, peak memory usage 415276kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v25' (SOL-8)
# Warning: Reassigned operation MAC3:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
# Warning: Reassigned operation MAC3:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
# Warning: Reassigned operation MAC3:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1144, Real ops = 337, Vars = 1139) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1132, Real ops = 337, Vars = 1130) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1110, Real ops = 330, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1110, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1110, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1110, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1110, Real ops = 330, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1098, Real ops = 330, Vars = 62) (SOL-10)
# Warning: Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1132, Real ops = 337, Vars = 1127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1120, Real ops = 337, Vars = 1118) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1132, Real ops = 337, Vars = 1127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1120, Real ops = 337, Vars = 1118) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1132, Real ops = 337, Vars = 1127) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1120, Real ops = 337, Vars = 1118) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 332, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 332, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 332, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 332, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 332, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 332, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 332, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 332, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 332, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1101, Real ops = 332, Vars = 62) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v25/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v25': elapsed time 36.36 seconds, memory usage 361000kB, peak memory usage 415276kB (SOL-9)
project save
# Saving project file 'H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter.ccs'. (PRJ-5)
quit -f
