#include "../utils/stdint.h"
#include "../display/display.h"
#include "../io/io.h"
#include "../timers/timers.h"
#include "idt.h"
#include "../memory/memory.h"
#include "keyboard.h"
#include "signals.h"

void enable_interrupts(void)
{
	__asm__ __volatile__("sti");
}

void disable_interrupts(void)
{
	__asm__ __volatile__("cli");
}

/* PAGE FAULT HANDLER */
void page_fault_handler(registers* regs, error_state* stack)
{
    uint32_t faulting_address;
    __asm__ __volatile__("mov %%cr2, %0" : "=r"(faulting_address));

    printf("Page fault at 0x");
    put_hex(faulting_address);
    putc('\n');
    printf("Error code: 0x");
    put_hex(stack->err_code);
    putc('\n');

    printf("Error type: ");
    if (!(stack->err_code & 0x1)) printf("Non-present page ");
    if (stack->err_code & 0x2) printf("Write ");
    else printf("Read ");
    if (stack->err_code & 0x4) printf("User-mode\n");
    else printf("Kernel-mode\n");


    debug_page_mapping(faulting_address);

    NEVER_HERE;
} /* PAGE FAULT HANDLER */

void isr_handler(registers reg, uint32_t intr_no, uint32_t err_code, error_state stack)
{
	UNUSED(reg)
    UNUSED(stack)
    UNUSED(err_code)
    UNUSED(intr_no)
    disable_interrupts();
    printf("Interrupt SW number: %d\n", intr_no);
    kill(0, intr_no);
    handle_signals();

	outb(PIC_EOI, PIC1_COMMAND);
	enable_interrupts();
}

void irq_handler(registers reg, uint32_t intr_no, uint32_t err_code, error_state stack)
{
	(void) err_code;

    // puts("Interrupt handler entered\n");
    // printf("Interrupt number: %d\n", intr_no);
	disable_interrupts();
	outb(PIC_EOI, PIC1_COMMAND);
	if (intr_no == 1)
	{
		keyboard_handler();
	}
    else if (intr_no == 0)
    {
        irq_handler_timer();
    }
    else
    {
        printf("Interrupt HW number: %d\n", intr_no);
        kernel_panic("Unknown interrupt");
    }
	enable_interrupts();
}

void init_interrupts()
{
    idt_set_gate(0, (uint32_t)isr_handler_0); /* Division by zero */
    idt_set_gate(1, (uint32_t)isr_handler_1); /* Debug */
    idt_set_gate(2, (uint32_t)isr_handler_2); /* Non-maskable interrupt */
    idt_set_gate(3, (uint32_t)isr_handler_3); /* Breakpoint */
    idt_set_gate(4, (uint32_t)isr_handler_4); /* Overflow */
    idt_set_gate(5, (uint32_t)isr_handler_5); /* Bound range exceeded */
    idt_set_gate(6, (uint32_t)isr_handler_6); /* Invalid opcode */
    idt_set_gate(7, (uint32_t)isr_handler_7); /* Device not available */
    idt_set_gate(8, (uint32_t)isr_handler_8); /* Double fault */
    idt_set_gate(9, (uint32_t)isr_handler_9); /* Coprocessor segment overrun */
    idt_set_gate(10, (uint32_t)isr_handler_10); /* Invalid TSS */
    idt_set_gate(11, (uint32_t)isr_handler_11); /* Segment not present */
    idt_set_gate(12, (uint32_t)isr_handler_12); /* Stack-segment fault */
    idt_set_gate(13, (uint32_t)isr_handler_13); /* General protection fault */
    idt_set_gate(14, (uint32_t)isr_handler_14); /* Page fault */
    idt_set_gate(15, (uint32_t)isr_handler_15); /* Unknown interrupt */
    idt_set_gate(16, (uint32_t)isr_handler_16); /* Coprocessor fault */
    idt_set_gate(17, (uint32_t)isr_handler_17); /* Alignment check */
    idt_set_gate(18, (uint32_t)isr_handler_18); /* Machine check */
    idt_set_gate(19, (uint32_t)isr_handler_19); /* SIMD floating-point exception */
    idt_set_gate(20, (uint32_t)isr_handler_20); /* Virtualization exception */
    idt_set_gate(21, (uint32_t)isr_handler_21); /* Control protection exception */
    idt_set_gate(22, (uint32_t)isr_handler_22); /* Unknown interrupt */
    idt_set_gate(23, (uint32_t)isr_handler_23); /* Unknown interrupt */
    idt_set_gate(24, (uint32_t)isr_handler_24); /* Unknown interrupt */
    idt_set_gate(25, (uint32_t)isr_handler_25); /* Unknown interrupt */
    idt_set_gate(26, (uint32_t)isr_handler_26); /* Unknown interrupt */
    idt_set_gate(27, (uint32_t)isr_handler_27); /* Unknown interrupt */
    idt_set_gate(28, (uint32_t)isr_handler_28); /* Unknown interrupt */
    idt_set_gate(29, (uint32_t)isr_handler_29); /* Unknown interrupt */
    idt_set_gate(30, (uint32_t)isr_handler_30); /* Unknown interrupt */
    idt_set_gate(31, (uint32_t)isr_handler_31); /* Unknown interrupt */

    /* remap PIC */

    unsigned char a1 = inb(0x21);
    unsigned char a2 = inb(0xA1);

    outb(0x20, 0x11);
    outb(0xA0, 0x11);
    outb(0x21, 0x20);
    outb(0xA1, 0x28);
    outb(0x21, 0x04);
    outb(0xA1, 0x02);
    outb(0x21, 0x01);
    outb(0xA1, 0x01);
    outb(0x21, a1);
    outb(0xA1, a2);

    outb(0x21, inb(0x21) & ~0x01); // Clear the mask for IRQ0


    idt_set_gate(32, (uint32_t)irq_handler_0); /* Programmable Interrupt Timer Interrupt */
    idt_set_gate(33, (uint32_t)irq_handler_1); /* Keyboard */
    idt_set_gate(34, (uint32_t)irq_handler_2); /* Cascade (Never raised) */
    idt_set_gate(35, (uint32_t)irq_handler_3); /* COM2 */
    idt_set_gate(36, (uint32_t)irq_handler_4); /* COM1 */
    idt_set_gate(37, (uint32_t)irq_handler_5); /* LPT2 */
    idt_set_gate(38, (uint32_t)irq_handler_6); /* Floppy Disk */
    idt_set_gate(39, (uint32_t)irq_handler_7); /* LPT1 */
    idt_set_gate(40, (uint32_t)irq_handler_8); /* CMOS real-time clock */
    idt_set_gate(41, (uint32_t)irq_handler_9); /* Free for peripherals / legacy SCSI / NIC */
    idt_set_gate(42, (uint32_t)irq_handler_10); /* Free for peripherals / SCSI / NIC */
    idt_set_gate(43, (uint32_t)irq_handler_11); /* Free for peripherals / SCSI / NIC */
    idt_set_gate(44, (uint32_t)irq_handler_12); /* PS/2 Mouse */
    idt_set_gate(45, (uint32_t)irq_handler_13); /* FPU / Coprocessor / Inter-processor */
    idt_set_gate(46, (uint32_t)irq_handler_14); /* Primary ATA Hard Disk */
    idt_set_gate(47, (uint32_t)irq_handler_15); /* Secondary ATA Hard Disk */


    register_idt();
}
