<stg><name>encoder</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:0 %delay_chain_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %delay_chain

]]></Node>
<StgValue><ssdm name="delay_chain_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:1 %coarse_counter_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %coarse_counter

]]></Node>
<StgValue><ssdm name="coarse_counter_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="12">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %coarse_counter

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %coarse_counter, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %delay_chain

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %delay_chain, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="9">
<![CDATA[
entry:8 %trunc_ln28 = trunc i9 %delay_chain_read

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="1">
<![CDATA[
entry:9 %zext_ln28 = zext i1 %trunc_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="1">
<![CDATA[
entry:11 %zext_ln28_1 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:12 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="1">
<![CDATA[
entry:13 %zext_ln28_2 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:14 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="1">
<![CDATA[
entry:15 %zext_ln28_3 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:16 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="1">
<![CDATA[
entry:17 %zext_ln28_4 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln28_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:18 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="1">
<![CDATA[
entry:19 %zext_ln28_5 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln28_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:20 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="1">
<![CDATA[
entry:21 %zext_ln28_6 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln28_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:22 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="1">
<![CDATA[
entry:23 %zext_ln28_7 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln28_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:24 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %delay_chain_read, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1">
<![CDATA[
entry:25 %zext_ln28_14 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln28_14"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:26 %add_ln28 = add i2 %zext_ln28_4, i2 %zext_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="2">
<![CDATA[
entry:27 %zext_ln28_8 = zext i2 %add_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:28 %add_ln28_1 = add i2 %zext_ln28_3, i2 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="2">
<![CDATA[
entry:29 %zext_ln28_9 = zext i2 %add_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28_9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:30 %add_ln28_8 = add i2 %add_ln28_1, i2 %add_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:31 %add_ln28_2 = add i3 %zext_ln28_9, i3 %zext_ln28_8

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="2">
<![CDATA[
entry:32 %trunc_ln28_1 = trunc i2 %add_ln28_8

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="3">
<![CDATA[
entry:33 %zext_ln28_10 = zext i3 %add_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln28_10"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:34 %add_ln28_3 = add i2 %zext_ln28_14, i2 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="2">
<![CDATA[
entry:35 %zext_ln28_11 = zext i2 %add_ln28_3

]]></Node>
<StgValue><ssdm name="zext_ln28_11"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:36 %add_ln28_4 = add i2 %zext_ln28, i2 %zext_ln28_6

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="2">
<![CDATA[
entry:37 %zext_ln28_12 = zext i2 %add_ln28_4

]]></Node>
<StgValue><ssdm name="zext_ln28_12"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:38 %add_ln28_9 = add i2 %add_ln28_4, i2 %add_ln28_3

]]></Node>
<StgValue><ssdm name="add_ln28_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:39 %add_ln28_5 = add i3 %zext_ln28_12, i3 %zext_ln28_11

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="2">
<![CDATA[
entry:40 %trunc_ln28_2 = trunc i2 %add_ln28_9

]]></Node>
<StgValue><ssdm name="trunc_ln28_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="3">
<![CDATA[
entry:41 %zext_ln28_13 = zext i3 %add_ln28_5

]]></Node>
<StgValue><ssdm name="zext_ln28_13"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:42 %xor_ln28 = xor i1 %trunc_ln28_2, i1 %trunc_ln28_1

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:43 %add_ln28_6 = add i4 %zext_ln28_13, i4 %zext_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:44 %fine_counter = add i4 %add_ln28_6, i4 %zext_ln28_7

]]></Node>
<StgValue><ssdm name="fine_counter"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:45 %xor_ln20 = xor i1 %xor_ln28, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %fine_counter, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="12" op_3_bw="3" op_4_bw="1">
<![CDATA[
entry:47 %out = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i12.i3.i1, i1 0, i12 %coarse_counter_read, i3 %tmp_8, i1 %xor_ln20

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="17">
<![CDATA[
entry:48 %zext_ln13 = zext i17 %out

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32">
<![CDATA[
entry:49 %ret_ln9 = ret i32 %zext_ln13

]]></Node>
<StgValue><ssdm name="ret_ln9"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="coarse_counter" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coarse_counter"/></StgValue>
</port>
<port id="53" name="delay_chain" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="delay_chain"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i9" to="delay_chain_read" fromId="54" toId="2">
</dataflow>
<dataflow id="56" from="delay_chain" to="delay_chain_read" fromId="53" toId="2">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_auto.i12" to="coarse_counter_read" fromId="57" toId="3">
</dataflow>
<dataflow id="59" from="coarse_counter" to="coarse_counter_read" fromId="52" toId="3">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="60" toId="4">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specbitsmap_ln0" fromId="62" toId="4">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="64" toId="5">
</dataflow>
<dataflow id="67" from="empty_1" to="spectopmodule_ln3" fromId="66" toId="5">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="60" toId="6">
</dataflow>
<dataflow id="69" from="coarse_counter" to="specbitsmap_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="7">
</dataflow>
<dataflow id="72" from="coarse_counter" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="74" from="empty" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="85" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="92" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="94" from="delay_chain" to="specbitsmap_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="96" from="delay_chain" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="97" from="empty" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="108" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="112" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="114" from="delay_chain_read" to="trunc_ln28" fromId="2" toId="10">
</dataflow>
<dataflow id="115" from="trunc_ln28" to="zext_ln28" fromId="10" toId="11">
</dataflow>
<dataflow id="117" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp" fromId="116" toId="12">
</dataflow>
<dataflow id="118" from="delay_chain_read" to="tmp" fromId="2" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_119" to="tmp" fromId="119" toId="12">
</dataflow>
<dataflow id="121" from="tmp" to="zext_ln28_1" fromId="12" toId="13">
</dataflow>
<dataflow id="122" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_1" fromId="116" toId="14">
</dataflow>
<dataflow id="123" from="delay_chain_read" to="tmp_1" fromId="2" toId="14">
</dataflow>
<dataflow id="125" from="StgValue_124" to="tmp_1" fromId="124" toId="14">
</dataflow>
<dataflow id="126" from="tmp_1" to="zext_ln28_2" fromId="14" toId="15">
</dataflow>
<dataflow id="127" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_2" fromId="116" toId="16">
</dataflow>
<dataflow id="128" from="delay_chain_read" to="tmp_2" fromId="2" toId="16">
</dataflow>
<dataflow id="130" from="StgValue_129" to="tmp_2" fromId="129" toId="16">
</dataflow>
<dataflow id="131" from="tmp_2" to="zext_ln28_3" fromId="16" toId="17">
</dataflow>
<dataflow id="132" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_3" fromId="116" toId="18">
</dataflow>
<dataflow id="133" from="delay_chain_read" to="tmp_3" fromId="2" toId="18">
</dataflow>
<dataflow id="135" from="StgValue_134" to="tmp_3" fromId="134" toId="18">
</dataflow>
<dataflow id="136" from="tmp_3" to="zext_ln28_4" fromId="18" toId="19">
</dataflow>
<dataflow id="137" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_4" fromId="116" toId="20">
</dataflow>
<dataflow id="138" from="delay_chain_read" to="tmp_4" fromId="2" toId="20">
</dataflow>
<dataflow id="140" from="StgValue_139" to="tmp_4" fromId="139" toId="20">
</dataflow>
<dataflow id="141" from="tmp_4" to="zext_ln28_5" fromId="20" toId="21">
</dataflow>
<dataflow id="142" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_5" fromId="116" toId="22">
</dataflow>
<dataflow id="143" from="delay_chain_read" to="tmp_5" fromId="2" toId="22">
</dataflow>
<dataflow id="145" from="StgValue_144" to="tmp_5" fromId="144" toId="22">
</dataflow>
<dataflow id="146" from="tmp_5" to="zext_ln28_6" fromId="22" toId="23">
</dataflow>
<dataflow id="147" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_6" fromId="116" toId="24">
</dataflow>
<dataflow id="148" from="delay_chain_read" to="tmp_6" fromId="2" toId="24">
</dataflow>
<dataflow id="150" from="StgValue_149" to="tmp_6" fromId="149" toId="24">
</dataflow>
<dataflow id="151" from="tmp_6" to="zext_ln28_7" fromId="24" toId="25">
</dataflow>
<dataflow id="152" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_7" fromId="116" toId="26">
</dataflow>
<dataflow id="153" from="delay_chain_read" to="tmp_7" fromId="2" toId="26">
</dataflow>
<dataflow id="155" from="StgValue_154" to="tmp_7" fromId="154" toId="26">
</dataflow>
<dataflow id="156" from="tmp_7" to="zext_ln28_14" fromId="26" toId="27">
</dataflow>
<dataflow id="157" from="zext_ln28_4" to="add_ln28" fromId="19" toId="28">
</dataflow>
<dataflow id="158" from="zext_ln28_5" to="add_ln28" fromId="21" toId="28">
</dataflow>
<dataflow id="159" from="add_ln28" to="zext_ln28_8" fromId="28" toId="29">
</dataflow>
<dataflow id="160" from="zext_ln28_3" to="add_ln28_1" fromId="17" toId="30">
</dataflow>
<dataflow id="161" from="zext_ln28_2" to="add_ln28_1" fromId="15" toId="30">
</dataflow>
<dataflow id="162" from="add_ln28_1" to="zext_ln28_9" fromId="30" toId="31">
</dataflow>
<dataflow id="163" from="add_ln28_1" to="add_ln28_8" fromId="30" toId="32">
</dataflow>
<dataflow id="164" from="add_ln28" to="add_ln28_8" fromId="28" toId="32">
</dataflow>
<dataflow id="165" from="zext_ln28_9" to="add_ln28_2" fromId="31" toId="33">
</dataflow>
<dataflow id="166" from="zext_ln28_8" to="add_ln28_2" fromId="29" toId="33">
</dataflow>
<dataflow id="167" from="add_ln28_8" to="trunc_ln28_1" fromId="32" toId="34">
</dataflow>
<dataflow id="168" from="add_ln28_2" to="zext_ln28_10" fromId="33" toId="35">
</dataflow>
<dataflow id="169" from="zext_ln28_14" to="add_ln28_3" fromId="27" toId="36">
</dataflow>
<dataflow id="170" from="zext_ln28_1" to="add_ln28_3" fromId="13" toId="36">
</dataflow>
<dataflow id="171" from="add_ln28_3" to="zext_ln28_11" fromId="36" toId="37">
</dataflow>
<dataflow id="172" from="zext_ln28" to="add_ln28_4" fromId="11" toId="38">
</dataflow>
<dataflow id="173" from="zext_ln28_6" to="add_ln28_4" fromId="23" toId="38">
</dataflow>
<dataflow id="174" from="add_ln28_4" to="zext_ln28_12" fromId="38" toId="39">
</dataflow>
<dataflow id="175" from="add_ln28_4" to="add_ln28_9" fromId="38" toId="40">
</dataflow>
<dataflow id="176" from="add_ln28_3" to="add_ln28_9" fromId="36" toId="40">
</dataflow>
<dataflow id="177" from="zext_ln28_12" to="add_ln28_5" fromId="39" toId="41">
</dataflow>
<dataflow id="178" from="zext_ln28_11" to="add_ln28_5" fromId="37" toId="41">
</dataflow>
<dataflow id="179" from="add_ln28_9" to="trunc_ln28_2" fromId="40" toId="42">
</dataflow>
<dataflow id="180" from="add_ln28_5" to="zext_ln28_13" fromId="41" toId="43">
</dataflow>
<dataflow id="181" from="trunc_ln28_2" to="xor_ln28" fromId="42" toId="44">
</dataflow>
<dataflow id="182" from="trunc_ln28_1" to="xor_ln28" fromId="34" toId="44">
</dataflow>
<dataflow id="183" from="zext_ln28_13" to="add_ln28_6" fromId="43" toId="45">
</dataflow>
<dataflow id="184" from="zext_ln28_10" to="add_ln28_6" fromId="35" toId="45">
</dataflow>
<dataflow id="185" from="add_ln28_6" to="fine_counter" fromId="45" toId="46">
</dataflow>
<dataflow id="186" from="zext_ln28_7" to="fine_counter" fromId="25" toId="46">
</dataflow>
<dataflow id="187" from="xor_ln28" to="xor_ln20" fromId="44" toId="47">
</dataflow>
<dataflow id="188" from="tmp_6" to="xor_ln20" fromId="24" toId="47">
</dataflow>
<dataflow id="190" from="_ssdm_op_PartSelect.i3.i4.i32.i32" to="tmp_8" fromId="189" toId="48">
</dataflow>
<dataflow id="191" from="fine_counter" to="tmp_8" fromId="46" toId="48">
</dataflow>
<dataflow id="192" from="StgValue_119" to="tmp_8" fromId="119" toId="48">
</dataflow>
<dataflow id="193" from="StgValue_129" to="tmp_8" fromId="129" toId="48">
</dataflow>
<dataflow id="195" from="_ssdm_op_BitConcatenate.i17.i1.i12.i3.i1" to="out" fromId="194" toId="49">
</dataflow>
<dataflow id="197" from="StgValue_196" to="out" fromId="196" toId="49">
</dataflow>
<dataflow id="198" from="coarse_counter_read" to="out" fromId="3" toId="49">
</dataflow>
<dataflow id="199" from="tmp_8" to="out" fromId="48" toId="49">
</dataflow>
<dataflow id="200" from="xor_ln20" to="out" fromId="47" toId="49">
</dataflow>
<dataflow id="201" from="out" to="zext_ln13" fromId="49" toId="50">
</dataflow>
<dataflow id="202" from="zext_ln13" to="ret_ln9" fromId="50" toId="51">
</dataflow>
</dataflows>


</stg>
