

================================================================
== Vitis HLS Report for 'ClefiaF1Xor'
================================================================
* Date:           Tue Dec  6 21:01:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    415|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     701|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     701|    671|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_121_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_121_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                       |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln124_51_fu_221_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln124_52_fu_232_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln124_fu_210_p2        |         +|   0|  0|  15|           8|           1|
    |select_ln131_34_fu_335_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_35_fu_377_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_36_fu_411_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_37_fu_453_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_38_fu_495_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_39_fu_537_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_40_fu_571_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_41_fu_613_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_42_fu_655_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_43_fu_689_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_44_fu_731_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_293_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln124_31_fu_247_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_32_fu_251_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_33_fu_255_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_80_fu_781_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_81_fu_785_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_82_fu_790_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_83_fu_796_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_84_fu_801_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_85_fu_807_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_86_fu_811_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_87_fu_816_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_88_fu_822_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_89_fu_827_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_90_fu_751_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_91_fu_833_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_92_fu_837_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_93_fu_842_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_94_fu_848_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_95_fu_852_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_96_fu_857_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_97_fu_863_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_243_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_34_fu_329_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_35_fu_371_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_36_fu_405_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_37_fu_447_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_38_fu_489_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_39_fu_531_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_40_fu_565_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_41_fu_607_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_42_fu_649_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_43_fu_683_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_44_fu_725_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_287_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 415|         309|         327|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |rk_load_10_reg_982       |   8|   0|    8|          0|
    |rk_load_11_reg_987       |   8|   0|    8|          0|
    |rk_load_12_reg_992       |   8|   0|    8|          0|
    |rk_load_reg_977          |   8|   0|    8|          0|
    |src_10_read_2_reg_939    |   8|   0|    8|          0|
    |src_11_read_2_reg_933    |   8|   0|    8|          0|
    |src_12_read_2_reg_928    |   8|   0|    8|          0|
    |src_13_read11_reg_923    |   8|   0|    8|          0|
    |src_14_read_2_reg_918    |   8|   0|    8|          0|
    |src_15_read_2_reg_913    |   8|   0|    8|          0|
    |src_8_read_2_reg_951     |   8|   0|    8|          0|
    |src_9_read_2_reg_945     |   8|   0|    8|          0|
    |tmp_81_reg_1042          |   1|   0|    1|          0|
    |tmp_89_reg_1064          |   1|   0|    1|          0|
    |tmp_95_reg_1074          |   1|   0|    1|          0|
    |tmp_99_reg_1084          |   1|   0|    1|          0|
    |trunc_ln134_35_reg_1037  |   7|   0|    7|          0|
    |trunc_ln134_39_reg_1059  |   7|   0|    7|          0|
    |trunc_ln134_42_reg_1069  |   7|   0|    7|          0|
    |trunc_ln134_44_reg_1079  |   7|   0|    7|          0|
    |x_assign_14_reg_1047     |   8|   0|    8|          0|
    |x_assign_15_reg_1053     |   8|   0|    8|          0|
    |xor_ln124_90_reg_1089    |   8|   0|    8|          0|
    |z_10_reg_1022            |   8|   0|    8|          0|
    |z_11_reg_1027            |   8|   0|    8|          0|
    |z_12_reg_1032            |   8|   0|    8|          0|
    |z_reg_1017               |   8|   0|    8|          0|
    |src_10_read_2_reg_939    |  64|  32|    8|          0|
    |src_11_read_2_reg_933    |  64|  32|    8|          0|
    |src_12_read_2_reg_928    |  64|  32|    8|          0|
    |src_13_read11_reg_923    |  64|  32|    8|          0|
    |src_14_read_2_reg_918    |  64|  32|    8|          0|
    |src_15_read_2_reg_913    |  64|  32|    8|          0|
    |src_8_read_2_reg_951     |  64|  32|    8|          0|
    |src_9_read_2_reg_945     |  64|  32|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 701| 256|  253|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_return_3  |  out|    8|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_return_4  |  out|    8|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_return_5  |  out|    8|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_return_6  |  out|    8|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|ap_return_7  |  out|    8|  ap_ctrl_hs|   ClefiaF1Xor|  return value|
|src_8_read   |   in|    8|     ap_none|    src_8_read|        scalar|
|src_9_read   |   in|    8|     ap_none|    src_9_read|        scalar|
|src_10_read  |   in|    8|     ap_none|   src_10_read|        scalar|
|src_11_read  |   in|    8|     ap_none|   src_11_read|        scalar|
|src_12_read  |   in|    8|     ap_none|   src_12_read|        scalar|
|src_13_read  |   in|    8|     ap_none|   src_13_read|        scalar|
|src_14_read  |   in|    8|     ap_none|   src_14_read|        scalar|
|src_15_read  |   in|    8|     ap_none|   src_15_read|        scalar|
|rk_address0  |  out|    8|   ap_memory|            rk|         array|
|rk_ce0       |  out|    1|   ap_memory|            rk|         array|
|rk_q0        |   in|    8|   ap_memory|            rk|         array|
|rk_address1  |  out|    8|   ap_memory|            rk|         array|
|rk_ce1       |  out|    1|   ap_memory|            rk|         array|
|rk_q1        |   in|    8|   ap_memory|            rk|         array|
|rk_address2  |  out|    8|   ap_memory|            rk|         array|
|rk_ce2       |  out|    1|   ap_memory|            rk|         array|
|rk_q2        |   in|    8|   ap_memory|            rk|         array|
|rk_address3  |  out|    8|   ap_memory|            rk|         array|
|rk_ce3       |  out|    1|   ap_memory|            rk|         array|
|rk_q3        |   in|    8|   ap_memory|            rk|         array|
|rk_offset    |   in|    7|     ap_none|     rk_offset|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rk_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %rk_offset"   --->   Operation 6 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_15_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_15_read"   --->   Operation 7 'read' 'src_15_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_14_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_14_read"   --->   Operation 8 'read' 'src_14_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_13_read11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_13_read"   --->   Operation 9 'read' 'src_13_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_12_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_12_read"   --->   Operation 10 'read' 'src_12_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_11_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_11_read"   --->   Operation 11 'read' 'src_11_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_10_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_10_read"   --->   Operation 12 'read' 'src_10_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_9_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_9_read"   --->   Operation 13 'read' 'src_9_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_8_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_8_read"   --->   Operation 14 'read' 'src_8_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rk_offset_cast1 = zext i7 %rk_offset_read"   --->   Operation 15 'zext' 'rk_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i7 %rk_offset_read"   --->   Operation 16 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1" [clefia.c:121]   --->   Operation 17 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%add_ln124 = add i8 %rk_offset_cast, i8 1" [clefia.c:124]   --->   Operation 18 'add' 'add_ln124' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %add_ln124" [clefia.c:124]   --->   Operation 19 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rk_addr_35 = getelementptr i8 %rk, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 20 'getelementptr' 'rk_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 21 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_1 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln124_51 = add i8 %rk_offset_cast, i8 2" [clefia.c:124]   --->   Operation 22 'add' 'add_ln124_51' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln124_54 = zext i8 %add_ln124_51" [clefia.c:124]   --->   Operation 23 'zext' 'zext_ln124_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rk_addr_36 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_54" [clefia.c:124]   --->   Operation 24 'getelementptr' 'rk_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%rk_load_10 = load i8 %rk_addr_35" [clefia.c:124]   --->   Operation 25 'load' 'rk_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_1 : Operation 26 [1/1] (1.87ns)   --->   "%add_ln124_52 = add i8 %rk_offset_cast, i8 3" [clefia.c:124]   --->   Operation 26 'add' 'add_ln124_52' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln124_55 = zext i8 %add_ln124_52" [clefia.c:124]   --->   Operation 27 'zext' 'zext_ln124_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rk_addr_37 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_55" [clefia.c:124]   --->   Operation 28 'getelementptr' 'rk_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%rk_load_11 = load i8 %rk_addr_36" [clefia.c:124]   --->   Operation 29 'load' 'rk_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%rk_load_12 = load i8 %rk_addr_37" [clefia.c:124]   --->   Operation 30 'load' 'rk_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 31 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%rk_load_10 = load i8 %rk_addr_35" [clefia.c:124]   --->   Operation 32 'load' 'rk_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%rk_load_11 = load i8 %rk_addr_36" [clefia.c:124]   --->   Operation 33 'load' 'rk_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%rk_load_12 = load i8 %rk_addr_37" [clefia.c:124]   --->   Operation 34 'load' 'rk_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 35 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_8_read_2" [clefia.c:124]   --->   Operation 35 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.99ns)   --->   "%xor_ln124_31 = xor i8 %rk_load_10, i8 %src_9_read_2" [clefia.c:124]   --->   Operation 36 'xor' 'xor_ln124_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.99ns)   --->   "%xor_ln124_32 = xor i8 %rk_load_11, i8 %src_10_read_2" [clefia.c:124]   --->   Operation 37 'xor' 'xor_ln124_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.99ns)   --->   "%xor_ln124_33 = xor i8 %rk_load_12, i8 %src_11_read_2" [clefia.c:124]   --->   Operation 38 'xor' 'xor_ln124_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124" [clefia.c:173]   --->   Operation 39 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173]   --->   Operation 40 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 41 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_31" [clefia.c:174]   --->   Operation 42 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174]   --->   Operation 43 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 44 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_32" [clefia.c:175]   --->   Operation 45 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175]   --->   Operation 46 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 47 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_33" [clefia.c:176]   --->   Operation 48 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176]   --->   Operation 49 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 50 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 51 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 52 [1/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 52 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 53 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 54 [1/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 54 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_10, i32 7" [clefia.c:131]   --->   Operation 55 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_10, i8 14" [clefia.c:132]   --->   Operation 56 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_10" [clefia.c:131]   --->   Operation 57 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 58 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 59 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_77" [clefia.c:134]   --->   Operation 60 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_34)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 61 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_34)   --->   "%xor_ln132_34 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 62 'xor' 'xor_ln132_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_34 = select i1 %tmp_78, i8 %xor_ln132_34, i8 %x_assign_s" [clefia.c:131]   --->   Operation 63 'select' 'select_ln131_34' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln134_34 = trunc i8 %select_ln131_34" [clefia.c:134]   --->   Operation 64 'trunc' 'trunc_ln134_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_34, i32 7" [clefia.c:134]   --->   Operation 65 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%x_assign_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_34, i1 %tmp_79" [clefia.c:134]   --->   Operation 66 'bitconcatenate' 'x_assign_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_35)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_34, i32 6" [clefia.c:131]   --->   Operation 67 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_35)   --->   "%xor_ln132_35 = xor i8 %x_assign_13, i8 14" [clefia.c:132]   --->   Operation 68 'xor' 'xor_ln132_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_35 = select i1 %tmp_80, i8 %xor_ln132_35, i8 %x_assign_13" [clefia.c:131]   --->   Operation 69 'select' 'select_ln131_35' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln134_35 = trunc i8 %select_ln131_35" [clefia.c:134]   --->   Operation 70 'trunc' 'trunc_ln134_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_35, i32 7" [clefia.c:134]   --->   Operation 71 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_36)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_11, i32 7" [clefia.c:131]   --->   Operation 72 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_36)   --->   "%xor_ln132_36 = xor i8 %z_11, i8 14" [clefia.c:132]   --->   Operation 73 'xor' 'xor_ln132_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_36 = select i1 %tmp_82, i8 %xor_ln132_36, i8 %z_11" [clefia.c:131]   --->   Operation 74 'select' 'select_ln131_36' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln134_36 = trunc i8 %select_ln131_36" [clefia.c:134]   --->   Operation 75 'trunc' 'trunc_ln134_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 7" [clefia.c:134]   --->   Operation 76 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%x_assign_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_36, i1 %tmp_83" [clefia.c:134]   --->   Operation 77 'bitconcatenate' 'x_assign_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_37)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_12, i32 7" [clefia.c:131]   --->   Operation 78 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_37)   --->   "%xor_ln132_37 = xor i8 %z_12, i8 14" [clefia.c:132]   --->   Operation 79 'xor' 'xor_ln132_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_37 = select i1 %tmp_84, i8 %xor_ln132_37, i8 %z_12" [clefia.c:131]   --->   Operation 80 'select' 'select_ln131_37' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln134_37 = trunc i8 %select_ln131_37" [clefia.c:134]   --->   Operation 81 'trunc' 'trunc_ln134_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_37, i32 7" [clefia.c:134]   --->   Operation 82 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%x_assign_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_37, i1 %tmp_85" [clefia.c:134]   --->   Operation 83 'bitconcatenate' 'x_assign_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_38)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_37, i32 6" [clefia.c:131]   --->   Operation 84 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_38)   --->   "%xor_ln132_38 = xor i8 %x_assign_15, i8 14" [clefia.c:132]   --->   Operation 85 'xor' 'xor_ln132_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_38 = select i1 %tmp_86, i8 %xor_ln132_38, i8 %x_assign_15" [clefia.c:131]   --->   Operation 86 'select' 'select_ln131_38' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln134_38 = trunc i8 %select_ln131_38" [clefia.c:134]   --->   Operation 87 'trunc' 'trunc_ln134_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 7" [clefia.c:134]   --->   Operation 88 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%x_assign_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_38, i1 %tmp_87" [clefia.c:134]   --->   Operation 89 'bitconcatenate' 'x_assign_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_39)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 6" [clefia.c:131]   --->   Operation 90 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_39)   --->   "%xor_ln132_39 = xor i8 %x_assign_16, i8 14" [clefia.c:132]   --->   Operation 91 'xor' 'xor_ln132_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_39 = select i1 %tmp_88, i8 %xor_ln132_39, i8 %x_assign_16" [clefia.c:131]   --->   Operation 92 'select' 'select_ln131_39' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln134_39 = trunc i8 %select_ln131_39" [clefia.c:134]   --->   Operation 93 'trunc' 'trunc_ln134_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_39, i32 7" [clefia.c:134]   --->   Operation 94 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_40)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 95 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_40)   --->   "%xor_ln132_40 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 96 'xor' 'xor_ln132_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_40 = select i1 %tmp_90, i8 %xor_ln132_40, i8 %z" [clefia.c:131]   --->   Operation 97 'select' 'select_ln131_40' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln134_40 = trunc i8 %select_ln131_40" [clefia.c:134]   --->   Operation 98 'trunc' 'trunc_ln134_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 7" [clefia.c:134]   --->   Operation 99 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%x_assign_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_40, i1 %tmp_91" [clefia.c:134]   --->   Operation 100 'bitconcatenate' 'x_assign_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_41)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 6" [clefia.c:131]   --->   Operation 101 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_41)   --->   "%xor_ln132_41 = xor i8 %x_assign_17, i8 14" [clefia.c:132]   --->   Operation 102 'xor' 'xor_ln132_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_41 = select i1 %tmp_92, i8 %xor_ln132_41, i8 %x_assign_17" [clefia.c:131]   --->   Operation 103 'select' 'select_ln131_41' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln134_41 = trunc i8 %select_ln131_41" [clefia.c:134]   --->   Operation 104 'trunc' 'trunc_ln134_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 7" [clefia.c:134]   --->   Operation 105 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%x_assign_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_41, i1 %tmp_93" [clefia.c:134]   --->   Operation 106 'bitconcatenate' 'x_assign_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_42)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 6" [clefia.c:131]   --->   Operation 107 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_42)   --->   "%xor_ln132_42 = xor i8 %x_assign_18, i8 14" [clefia.c:132]   --->   Operation 108 'xor' 'xor_ln132_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_42 = select i1 %tmp_94, i8 %xor_ln132_42, i8 %x_assign_18" [clefia.c:131]   --->   Operation 109 'select' 'select_ln131_42' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln134_42 = trunc i8 %select_ln131_42" [clefia.c:134]   --->   Operation 110 'trunc' 'trunc_ln134_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_42, i32 7" [clefia.c:134]   --->   Operation 111 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_43)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 6" [clefia.c:131]   --->   Operation 112 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_43)   --->   "%xor_ln132_43 = xor i8 %x_assign_14, i8 14" [clefia.c:132]   --->   Operation 113 'xor' 'xor_ln132_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_43 = select i1 %tmp_96, i8 %xor_ln132_43, i8 %x_assign_14" [clefia.c:131]   --->   Operation 114 'select' 'select_ln131_43' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln134_43 = trunc i8 %select_ln131_43" [clefia.c:134]   --->   Operation 115 'trunc' 'trunc_ln134_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 7" [clefia.c:134]   --->   Operation 116 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%x_assign_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_43, i1 %tmp_97" [clefia.c:134]   --->   Operation 117 'bitconcatenate' 'x_assign_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_44)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 6" [clefia.c:131]   --->   Operation 118 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_44)   --->   "%xor_ln132_44 = xor i8 %x_assign_19, i8 14" [clefia.c:132]   --->   Operation 119 'xor' 'xor_ln132_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_44 = select i1 %tmp_98, i8 %xor_ln132_44, i8 %x_assign_19" [clefia.c:131]   --->   Operation 120 'select' 'select_ln131_44' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln134_44 = trunc i8 %select_ln131_44" [clefia.c:134]   --->   Operation 121 'trunc' 'trunc_ln134_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_44, i32 7" [clefia.c:134]   --->   Operation 122 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.99ns)   --->   "%xor_ln124_90 = xor i8 %x_assign_17, i8 %x_assign_s" [clefia.c:124]   --->   Operation 123 'xor' 'xor_ln124_90' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.98>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_35, i1 %tmp_81" [clefia.c:134]   --->   Operation 124 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_39, i1 %tmp_89" [clefia.c:134]   --->   Operation 125 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_42, i1 %tmp_95" [clefia.c:134]   --->   Operation 126 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_44, i1 %tmp_99" [clefia.c:134]   --->   Operation 127 'bitconcatenate' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_84)   --->   "%xor_ln124_80 = xor i8 %x_assign_14, i8 %src_12_read_2" [clefia.c:124]   --->   Operation 128 'xor' 'xor_ln124_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_84)   --->   "%xor_ln124_81 = xor i8 %xor_ln124_80, i8 %z" [clefia.c:124]   --->   Operation 129 'xor' 'xor_ln124_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.99ns)   --->   "%xor_ln124_82 = xor i8 %or_ln, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 130 'xor' 'xor_ln124_82' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_84)   --->   "%xor_ln124_83 = xor i8 %xor_ln124_82, i8 %x_assign_15" [clefia.c:124]   --->   Operation 131 'xor' 'xor_ln124_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_84 = xor i8 %xor_ln124_83, i8 %xor_ln124_81" [clefia.c:124]   --->   Operation 132 'xor' 'xor_ln124_84' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_89)   --->   "%xor_ln124_85 = xor i8 %x_assign_14, i8 %x_assign_15" [clefia.c:124]   --->   Operation 133 'xor' 'xor_ln124_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_89)   --->   "%xor_ln124_86 = xor i8 %xor_ln124_85, i8 %z_10" [clefia.c:124]   --->   Operation 134 'xor' 'xor_ln124_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_89)   --->   "%xor_ln124_87 = xor i8 %or_ln134_7, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 135 'xor' 'xor_ln124_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_89)   --->   "%xor_ln124_88 = xor i8 %xor_ln124_87, i8 %src_13_read11" [clefia.c:124]   --->   Operation 136 'xor' 'xor_ln124_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_89 = xor i8 %xor_ln124_88, i8 %xor_ln124_86" [clefia.c:124]   --->   Operation 137 'xor' 'xor_ln124_89' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_93)   --->   "%xor_ln124_91 = xor i8 %xor_ln124_90, i8 %z_11" [clefia.c:124]   --->   Operation 138 'xor' 'xor_ln124_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_93)   --->   "%xor_ln124_92 = xor i8 %xor_ln124_82, i8 %src_14_read_2" [clefia.c:124]   --->   Operation 139 'xor' 'xor_ln124_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_93 = xor i8 %xor_ln124_92, i8 %xor_ln124_91" [clefia.c:124]   --->   Operation 140 'xor' 'xor_ln124_93' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_97)   --->   "%xor_ln124_94 = xor i8 %xor_ln124_90, i8 %z_12" [clefia.c:124]   --->   Operation 141 'xor' 'xor_ln124_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_97)   --->   "%xor_ln124_95 = xor i8 %or_ln134_9, i8 %src_15_read_2" [clefia.c:124]   --->   Operation 142 'xor' 'xor_ln124_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_97)   --->   "%xor_ln124_96 = xor i8 %xor_ln124_95, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 143 'xor' 'xor_ln124_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_97 = xor i8 %xor_ln124_96, i8 %xor_ln124_94" [clefia.c:124]   --->   Operation 144 'xor' 'xor_ln124_97' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i8 %src_8_read_2" [clefia.c:186]   --->   Operation 145 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i8 %src_9_read_2" [clefia.c:186]   --->   Operation 146 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i8 %src_10_read_2" [clefia.c:186]   --->   Operation 147 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i8 %src_11_read_2" [clefia.c:186]   --->   Operation 148 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i64 %mrv_3, i8 %xor_ln124_84" [clefia.c:186]   --->   Operation 149 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i64 %mrv_4, i8 %xor_ln124_89" [clefia.c:186]   --->   Operation 150 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i64 %mrv_5, i8 %xor_ln124_93" [clefia.c:186]   --->   Operation 151 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i64 %mrv_6, i8 %xor_ln124_97" [clefia.c:186]   --->   Operation 152 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln186 = ret i64 %mrv_7" [clefia.c:186]   --->   Operation 153 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_10_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_14_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_15_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 000000]
src_15_read_2    (read          ) [ 011111]
src_14_read_2    (read          ) [ 011111]
src_13_read11    (read          ) [ 011111]
src_12_read_2    (read          ) [ 011111]
src_11_read_2    (read          ) [ 011111]
src_10_read_2    (read          ) [ 011111]
src_9_read_2     (read          ) [ 011111]
src_8_read_2     (read          ) [ 011111]
rk_offset_cast1  (zext          ) [ 000000]
rk_offset_cast   (zext          ) [ 000000]
rk_addr          (getelementptr ) [ 011000]
add_ln124        (add           ) [ 000000]
zext_ln124       (zext          ) [ 000000]
rk_addr_35       (getelementptr ) [ 011000]
add_ln124_51     (add           ) [ 000000]
zext_ln124_54    (zext          ) [ 000000]
rk_addr_36       (getelementptr ) [ 011000]
add_ln124_52     (add           ) [ 000000]
zext_ln124_55    (zext          ) [ 000000]
rk_addr_37       (getelementptr ) [ 011000]
rk_load          (load          ) [ 010100]
rk_load_10       (load          ) [ 010100]
rk_load_11       (load          ) [ 010100]
rk_load_12       (load          ) [ 010100]
xor_ln124        (xor           ) [ 000000]
xor_ln124_31     (xor           ) [ 000000]
xor_ln124_32     (xor           ) [ 000000]
xor_ln124_33     (xor           ) [ 000000]
zext_ln173       (zext          ) [ 000000]
clefia_s1_addr   (getelementptr ) [ 010010]
zext_ln174       (zext          ) [ 000000]
clefia_s0_addr   (getelementptr ) [ 010010]
zext_ln175       (zext          ) [ 000000]
clefia_s1_addr_1 (getelementptr ) [ 010010]
zext_ln176       (zext          ) [ 000000]
clefia_s0_addr_1 (getelementptr ) [ 010010]
z                (load          ) [ 010001]
z_10             (load          ) [ 010001]
z_11             (load          ) [ 010001]
z_12             (load          ) [ 010001]
tmp              (bitselect     ) [ 000000]
xor_ln132        (xor           ) [ 000000]
select_ln131     (select        ) [ 000000]
trunc_ln134      (trunc         ) [ 000000]
tmp_77           (bitselect     ) [ 000000]
x_assign_s       (bitconcatenate) [ 000000]
tmp_78           (bitselect     ) [ 000000]
xor_ln132_34     (xor           ) [ 000000]
select_ln131_34  (select        ) [ 000000]
trunc_ln134_34   (trunc         ) [ 000000]
tmp_79           (bitselect     ) [ 000000]
x_assign_13      (bitconcatenate) [ 000000]
tmp_80           (bitselect     ) [ 000000]
xor_ln132_35     (xor           ) [ 000000]
select_ln131_35  (select        ) [ 000000]
trunc_ln134_35   (trunc         ) [ 010001]
tmp_81           (bitselect     ) [ 010001]
tmp_82           (bitselect     ) [ 000000]
xor_ln132_36     (xor           ) [ 000000]
select_ln131_36  (select        ) [ 000000]
trunc_ln134_36   (trunc         ) [ 000000]
tmp_83           (bitselect     ) [ 000000]
x_assign_14      (bitconcatenate) [ 010001]
tmp_84           (bitselect     ) [ 000000]
xor_ln132_37     (xor           ) [ 000000]
select_ln131_37  (select        ) [ 000000]
trunc_ln134_37   (trunc         ) [ 000000]
tmp_85           (bitselect     ) [ 000000]
x_assign_15      (bitconcatenate) [ 010001]
tmp_86           (bitselect     ) [ 000000]
xor_ln132_38     (xor           ) [ 000000]
select_ln131_38  (select        ) [ 000000]
trunc_ln134_38   (trunc         ) [ 000000]
tmp_87           (bitselect     ) [ 000000]
x_assign_16      (bitconcatenate) [ 000000]
tmp_88           (bitselect     ) [ 000000]
xor_ln132_39     (xor           ) [ 000000]
select_ln131_39  (select        ) [ 000000]
trunc_ln134_39   (trunc         ) [ 010001]
tmp_89           (bitselect     ) [ 010001]
tmp_90           (bitselect     ) [ 000000]
xor_ln132_40     (xor           ) [ 000000]
select_ln131_40  (select        ) [ 000000]
trunc_ln134_40   (trunc         ) [ 000000]
tmp_91           (bitselect     ) [ 000000]
x_assign_17      (bitconcatenate) [ 000000]
tmp_92           (bitselect     ) [ 000000]
xor_ln132_41     (xor           ) [ 000000]
select_ln131_41  (select        ) [ 000000]
trunc_ln134_41   (trunc         ) [ 000000]
tmp_93           (bitselect     ) [ 000000]
x_assign_18      (bitconcatenate) [ 000000]
tmp_94           (bitselect     ) [ 000000]
xor_ln132_42     (xor           ) [ 000000]
select_ln131_42  (select        ) [ 000000]
trunc_ln134_42   (trunc         ) [ 010001]
tmp_95           (bitselect     ) [ 010001]
tmp_96           (bitselect     ) [ 000000]
xor_ln132_43     (xor           ) [ 000000]
select_ln131_43  (select        ) [ 000000]
trunc_ln134_43   (trunc         ) [ 000000]
tmp_97           (bitselect     ) [ 000000]
x_assign_19      (bitconcatenate) [ 000000]
tmp_98           (bitselect     ) [ 000000]
xor_ln132_44     (xor           ) [ 000000]
select_ln131_44  (select        ) [ 000000]
trunc_ln134_44   (trunc         ) [ 010001]
tmp_99           (bitselect     ) [ 010001]
xor_ln124_90     (xor           ) [ 010001]
or_ln            (bitconcatenate) [ 000000]
or_ln134_4       (bitconcatenate) [ 000000]
or_ln134_7       (bitconcatenate) [ 000000]
or_ln134_9       (bitconcatenate) [ 000000]
xor_ln124_80     (xor           ) [ 000000]
xor_ln124_81     (xor           ) [ 000000]
xor_ln124_82     (xor           ) [ 000000]
xor_ln124_83     (xor           ) [ 000000]
xor_ln124_84     (xor           ) [ 000000]
xor_ln124_85     (xor           ) [ 000000]
xor_ln124_86     (xor           ) [ 000000]
xor_ln124_87     (xor           ) [ 000000]
xor_ln124_88     (xor           ) [ 000000]
xor_ln124_89     (xor           ) [ 000000]
xor_ln124_91     (xor           ) [ 000000]
xor_ln124_92     (xor           ) [ 000000]
xor_ln124_93     (xor           ) [ 000000]
xor_ln124_94     (xor           ) [ 000000]
xor_ln124_95     (xor           ) [ 000000]
xor_ln124_96     (xor           ) [ 000000]
xor_ln124_97     (xor           ) [ 000000]
mrv              (insertvalue   ) [ 000000]
mrv_1            (insertvalue   ) [ 000000]
mrv_2            (insertvalue   ) [ 000000]
mrv_3            (insertvalue   ) [ 000000]
mrv_4            (insertvalue   ) [ 000000]
mrv_5            (insertvalue   ) [ 000000]
mrv_6            (insertvalue   ) [ 000000]
mrv_7            (insertvalue   ) [ 000000]
ret_ln186        (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_8_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_8_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_9_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_9_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_10_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_10_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_11_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_11_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_12_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_12_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_13_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_13_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_14_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_14_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_15_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_15_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rk">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rk_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="clefia_s1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="clefia_s0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="rk_offset_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="7" slack="0"/>
<pin id="50" dir="0" index="1" bw="7" slack="0"/>
<pin id="51" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="src_15_read_2_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_15_read_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="src_14_read_2_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_14_read_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="src_13_read11_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_13_read11/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="src_12_read_2_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_12_read_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="src_11_read_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_11_read_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="src_10_read_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_10_read_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="src_9_read_2_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_9_read_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="src_8_read_2_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_8_read_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rk_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="rk_addr_35_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_35/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="8" slack="0"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="8" bw="8" slack="0"/>
<pin id="126" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="1"/>
<pin id="124" dir="1" index="7" bw="8" slack="1"/>
<pin id="128" dir="1" index="11" bw="8" slack="1"/>
<pin id="132" dir="1" index="15" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_10/1 rk_load_11/1 rk_load_12/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="rk_addr_36_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_36/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="rk_addr_37_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_37/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="clefia_s1_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
<pin id="166" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/3 z_11/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="clefia_s0_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="180" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="181" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
<pin id="183" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_10/3 z_12/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="clefia_s1_addr_1_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="clefia_s0_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="rk_offset_cast1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="rk_offset_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln124_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln124_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln124_51_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_51/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln124_54_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_54/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln124_52_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_52/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln124_55_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_55/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="xor_ln124_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="0" index="1" bw="8" slack="2"/>
<pin id="246" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="xor_ln124_31_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="0" index="1" bw="8" slack="2"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_31/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln124_32_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="1"/>
<pin id="253" dir="0" index="1" bw="8" slack="2"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_32/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln124_33_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="0" index="1" bw="8" slack="2"/>
<pin id="258" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_33/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln173_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln174_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln175_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln176_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="xor_ln132_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln131_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln134_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_77_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="x_assign_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="7" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_78_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="0" index="2" bw="4" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xor_ln132_34_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_34/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln131_34_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_34/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln134_34_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_34/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_79_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="4" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="x_assign_13_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_13/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_80_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="0"/>
<pin id="366" dir="0" index="2" bw="4" slack="0"/>
<pin id="367" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xor_ln132_35_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_35/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln131_35_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_35/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln134_35_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_35/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_81_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="4" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_82_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="4" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="xor_ln132_36_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_36/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln131_36_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="8" slack="0"/>
<pin id="415" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_36/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln134_36_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_36/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_83_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="0" index="2" bw="4" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="x_assign_14_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="7" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_14/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_84_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="0" index="2" bw="4" slack="0"/>
<pin id="443" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_84/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="xor_ln132_37_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="8" slack="0"/>
<pin id="450" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_37/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln131_37_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="0" index="2" bw="8" slack="0"/>
<pin id="457" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_37/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln134_37_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_37/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_85_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="0"/>
<pin id="468" dir="0" index="2" bw="4" slack="0"/>
<pin id="469" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_85/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="x_assign_15_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="7" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_15/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_86_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="0" index="2" bw="4" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="xor_ln132_38_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_38/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln131_38_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="0" index="2" bw="8" slack="0"/>
<pin id="499" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_38/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln134_38_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_38/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_87_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="4" slack="0"/>
<pin id="511" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_87/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="x_assign_16_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="7" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_16/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_88_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="0" index="2" bw="4" slack="0"/>
<pin id="527" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_88/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="xor_ln132_39_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_39/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln131_39_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="0" index="2" bw="8" slack="0"/>
<pin id="541" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_39/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="trunc_ln134_39_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_39/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_89_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="0" index="2" bw="4" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_90_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="0" index="2" bw="4" slack="0"/>
<pin id="561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_90/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="xor_ln132_40_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_40/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="select_ln131_40_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="0" index="2" bw="8" slack="0"/>
<pin id="575" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_40/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln134_40_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_40/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_91_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="0" index="2" bw="4" slack="0"/>
<pin id="587" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_91/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="x_assign_17_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="7" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_17/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_92_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="0" index="2" bw="4" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_92/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="xor_ln132_41_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_41/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln131_41_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="0" index="2" bw="8" slack="0"/>
<pin id="617" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_41/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln134_41_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_41/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_93_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="0" index="2" bw="4" slack="0"/>
<pin id="629" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="x_assign_18_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="7" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_18/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_94_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="0" index="2" bw="4" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_94/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="xor_ln132_42_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="0"/>
<pin id="651" dir="0" index="1" bw="8" slack="0"/>
<pin id="652" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_42/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln131_42_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="8" slack="0"/>
<pin id="658" dir="0" index="2" bw="8" slack="0"/>
<pin id="659" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_42/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln134_42_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_42/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_95_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="0"/>
<pin id="670" dir="0" index="2" bw="4" slack="0"/>
<pin id="671" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_95/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_96_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="0" index="2" bw="4" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_96/4 "/>
</bind>
</comp>

<comp id="683" class="1004" name="xor_ln132_43_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="0" index="1" bw="8" slack="0"/>
<pin id="686" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_43/4 "/>
</bind>
</comp>

<comp id="689" class="1004" name="select_ln131_43_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="0" index="2" bw="8" slack="0"/>
<pin id="693" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_43/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="trunc_ln134_43_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_43/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_97_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="0"/>
<pin id="704" dir="0" index="2" bw="4" slack="0"/>
<pin id="705" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_97/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="x_assign_19_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="7" slack="0"/>
<pin id="712" dir="0" index="2" bw="1" slack="0"/>
<pin id="713" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_19/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_98_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="8" slack="0"/>
<pin id="720" dir="0" index="2" bw="4" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="xor_ln132_44_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_44/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="select_ln131_44_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="0" index="2" bw="8" slack="0"/>
<pin id="735" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_44/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="trunc_ln134_44_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="0"/>
<pin id="741" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_44/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_99_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="0"/>
<pin id="746" dir="0" index="2" bw="4" slack="0"/>
<pin id="747" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="xor_ln124_90_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="8" slack="0"/>
<pin id="754" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_90/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_ln_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="0" index="1" bw="7" slack="1"/>
<pin id="760" dir="0" index="2" bw="1" slack="1"/>
<pin id="761" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="or_ln134_4_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="0" index="1" bw="7" slack="1"/>
<pin id="766" dir="0" index="2" bw="1" slack="1"/>
<pin id="767" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_4/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="or_ln134_7_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="7" slack="1"/>
<pin id="772" dir="0" index="2" bw="1" slack="1"/>
<pin id="773" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_7/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="or_ln134_9_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="0"/>
<pin id="777" dir="0" index="1" bw="7" slack="1"/>
<pin id="778" dir="0" index="2" bw="1" slack="1"/>
<pin id="779" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_9/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="xor_ln124_80_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="1"/>
<pin id="783" dir="0" index="1" bw="8" slack="4"/>
<pin id="784" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_80/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="xor_ln124_81_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="0"/>
<pin id="787" dir="0" index="1" bw="8" slack="1"/>
<pin id="788" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_81/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="xor_ln124_82_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_82/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="xor_ln124_83_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="1"/>
<pin id="799" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_83/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="xor_ln124_84_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="0"/>
<pin id="803" dir="0" index="1" bw="8" slack="0"/>
<pin id="804" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_84/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="xor_ln124_85_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="1"/>
<pin id="809" dir="0" index="1" bw="8" slack="1"/>
<pin id="810" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_85/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="xor_ln124_86_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="1"/>
<pin id="814" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_86/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="xor_ln124_87_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="0"/>
<pin id="818" dir="0" index="1" bw="8" slack="0"/>
<pin id="819" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_87/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="xor_ln124_88_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="4"/>
<pin id="825" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_88/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="xor_ln124_89_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="0" index="1" bw="8" slack="0"/>
<pin id="830" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_89/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="xor_ln124_91_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="1"/>
<pin id="835" dir="0" index="1" bw="8" slack="1"/>
<pin id="836" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_91/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="xor_ln124_92_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="4"/>
<pin id="840" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_92/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="xor_ln124_93_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_93/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="xor_ln124_94_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="1"/>
<pin id="850" dir="0" index="1" bw="8" slack="1"/>
<pin id="851" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_94/5 "/>
</bind>
</comp>

<comp id="852" class="1004" name="xor_ln124_95_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="4"/>
<pin id="855" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_95/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="xor_ln124_96_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="0"/>
<pin id="860" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_96/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="xor_ln124_97_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="0"/>
<pin id="866" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_97/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="mrv_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="4"/>
<pin id="872" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="mrv_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="4"/>
<pin id="877" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="mrv_2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="4"/>
<pin id="882" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="mrv_3_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="4"/>
<pin id="887" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="889" class="1004" name="mrv_4_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="64" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="0"/>
<pin id="892" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="mrv_5_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="mrv_6_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="0"/>
<pin id="904" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="mrv_7_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="0"/>
<pin id="909" dir="0" index="1" bw="8" slack="0"/>
<pin id="910" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="913" class="1005" name="src_15_read_2_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="4"/>
<pin id="915" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_15_read_2 "/>
</bind>
</comp>

<comp id="918" class="1005" name="src_14_read_2_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="4"/>
<pin id="920" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_14_read_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="src_13_read11_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="4"/>
<pin id="925" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_13_read11 "/>
</bind>
</comp>

<comp id="928" class="1005" name="src_12_read_2_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="4"/>
<pin id="930" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_12_read_2 "/>
</bind>
</comp>

<comp id="933" class="1005" name="src_11_read_2_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="2"/>
<pin id="935" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_11_read_2 "/>
</bind>
</comp>

<comp id="939" class="1005" name="src_10_read_2_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="2"/>
<pin id="941" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_10_read_2 "/>
</bind>
</comp>

<comp id="945" class="1005" name="src_9_read_2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="2"/>
<pin id="947" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_9_read_2 "/>
</bind>
</comp>

<comp id="951" class="1005" name="src_8_read_2_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="2"/>
<pin id="953" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_8_read_2 "/>
</bind>
</comp>

<comp id="957" class="1005" name="rk_addr_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="962" class="1005" name="rk_addr_35_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="1"/>
<pin id="964" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_35 "/>
</bind>
</comp>

<comp id="967" class="1005" name="rk_addr_36_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="8" slack="1"/>
<pin id="969" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_36 "/>
</bind>
</comp>

<comp id="972" class="1005" name="rk_addr_37_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="8" slack="1"/>
<pin id="974" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_37 "/>
</bind>
</comp>

<comp id="977" class="1005" name="rk_load_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="1"/>
<pin id="979" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load "/>
</bind>
</comp>

<comp id="982" class="1005" name="rk_load_10_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="1"/>
<pin id="984" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load_10 "/>
</bind>
</comp>

<comp id="987" class="1005" name="rk_load_11_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="1"/>
<pin id="989" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load_11 "/>
</bind>
</comp>

<comp id="992" class="1005" name="rk_load_12_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="1"/>
<pin id="994" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load_12 "/>
</bind>
</comp>

<comp id="997" class="1005" name="clefia_s1_addr_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="1"/>
<pin id="999" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="clefia_s0_addr_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="1"/>
<pin id="1004" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="1007" class="1005" name="clefia_s1_addr_1_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="1"/>
<pin id="1009" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_1 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="clefia_s0_addr_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="1"/>
<pin id="1014" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="z_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="1"/>
<pin id="1019" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="1022" class="1005" name="z_10_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="1"/>
<pin id="1024" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_10 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="z_11_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="1"/>
<pin id="1029" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_11 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="z_12_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="1"/>
<pin id="1034" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_12 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="trunc_ln134_35_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="7" slack="1"/>
<pin id="1039" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_35 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="tmp_81_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="1"/>
<pin id="1044" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="x_assign_14_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="1"/>
<pin id="1049" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_14 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="x_assign_15_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="8" slack="1"/>
<pin id="1055" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_15 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="trunc_ln134_39_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="7" slack="1"/>
<pin id="1061" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_39 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="tmp_89_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="1"/>
<pin id="1066" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="trunc_ln134_42_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="7" slack="1"/>
<pin id="1071" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_42 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_95_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="1"/>
<pin id="1076" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="trunc_ln134_44_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="7" slack="1"/>
<pin id="1081" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_44 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="tmp_99_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="1"/>
<pin id="1086" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="xor_ln124_90_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="1"/>
<pin id="1091" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_90 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="133"><net_src comp="102" pin="3"/><net_sink comp="116" pin=8"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="109" pin="3"/><net_sink comp="116" pin=5"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="134" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="151" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="184"><net_src comp="168" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="204"><net_src comp="48" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="209"><net_src comp="48" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="225"><net_src comp="206" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="236"><net_src comp="206" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="262"><net_src comp="243" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="267"><net_src comp="247" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="272"><net_src comp="251" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="277"><net_src comp="255" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="175" pin="7"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="38" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="175" pin="7"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="279" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="175" pin="7"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="293" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="301" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="305" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="293" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="313" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="321" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="313" pin="3"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="36" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="335" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="360"><net_src comp="42" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="343" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="347" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="335" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="355" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="363" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="355" pin="3"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="36" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="377" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="158" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="158" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="397" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="158" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="36" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="411" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="38" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="419" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="423" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="36" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="175" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="38" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="175" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="40" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="439" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="447" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="175" pin="3"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="36" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="453" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="38" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="42" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="461" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="465" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="36" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="453" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="44" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="473" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="40" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="481" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="473" pin="3"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="36" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="495" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="38" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="42" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="503" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="507" pin="3"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="36" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="495" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="44" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="515" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="40" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="523" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="515" pin="3"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="36" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="537" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="38" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="36" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="158" pin="7"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="38" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="158" pin="7"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="40" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="557" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="158" pin="7"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="36" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="571" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="38" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="596"><net_src comp="42" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="579" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="583" pin="3"/><net_sink comp="591" pin=2"/></net>

<net id="604"><net_src comp="36" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="571" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="44" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="591" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="40" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="599" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="591" pin="3"/><net_sink comp="613" pin=2"/></net>

<net id="624"><net_src comp="613" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="36" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="613" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="38" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="638"><net_src comp="42" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="621" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="625" pin="3"/><net_sink comp="633" pin=2"/></net>

<net id="646"><net_src comp="36" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="613" pin="3"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="44" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="653"><net_src comp="633" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="40" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="641" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="633" pin="3"/><net_sink comp="655" pin=2"/></net>

<net id="666"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="36" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="655" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="38" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="680"><net_src comp="36" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="411" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="44" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="687"><net_src comp="431" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="40" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="675" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="431" pin="3"/><net_sink comp="689" pin=2"/></net>

<net id="700"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="706"><net_src comp="36" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="689" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="38" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="714"><net_src comp="42" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="697" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="701" pin="3"/><net_sink comp="709" pin=2"/></net>

<net id="722"><net_src comp="36" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="689" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="44" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="709" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="40" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="717" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="725" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="709" pin="3"/><net_sink comp="731" pin=2"/></net>

<net id="742"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="36" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="731" pin="3"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="38" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="755"><net_src comp="591" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="313" pin="3"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="42" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="768"><net_src comp="42" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="774"><net_src comp="42" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="780"><net_src comp="42" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="789"><net_src comp="781" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="757" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="763" pin="3"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="805"><net_src comp="796" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="785" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="815"><net_src comp="807" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="769" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="775" pin="3"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="831"><net_src comp="822" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="811" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="841"><net_src comp="790" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="837" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="833" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="856"><net_src comp="775" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="861"><net_src comp="852" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="769" pin="3"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="848" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="46" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="878"><net_src comp="869" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="874" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="879" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="884" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="801" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="827" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="842" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="901" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="863" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="54" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="921"><net_src comp="60" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="926"><net_src comp="66" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="931"><net_src comp="72" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="936"><net_src comp="78" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="942"><net_src comp="84" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="948"><net_src comp="90" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="954"><net_src comp="96" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="960"><net_src comp="102" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="116" pin=8"/></net>

<net id="965"><net_src comp="109" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="970"><net_src comp="134" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="975"><net_src comp="142" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="980"><net_src comp="116" pin="15"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="985"><net_src comp="116" pin="11"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="990"><net_src comp="116" pin="7"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="995"><net_src comp="116" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1000"><net_src comp="151" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1005"><net_src comp="168" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="1010"><net_src comp="185" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1015"><net_src comp="193" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1020"><net_src comp="158" pin="7"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1025"><net_src comp="175" pin="7"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1030"><net_src comp="158" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="1035"><net_src comp="175" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1040"><net_src comp="385" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1045"><net_src comp="389" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="1050"><net_src comp="431" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1056"><net_src comp="473" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1062"><net_src comp="545" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1067"><net_src comp="549" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="1072"><net_src comp="663" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1077"><net_src comp="667" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="1082"><net_src comp="739" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1087"><net_src comp="743" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="1092"><net_src comp="751" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="848" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src_8_read | {}
	Port: src_9_read | {}
	Port: src_10_read | {}
	Port: src_11_read | {}
	Port: src_12_read | {}
	Port: src_13_read | {}
	Port: src_14_read | {}
	Port: src_15_read | {}
	Port: rk | {}
	Port: rk_offset | {}
	Port: clefia_s1 | {}
	Port: clefia_s0 | {}
 - Input state : 
	Port: ClefiaF1Xor : src_8_read | {1 }
	Port: ClefiaF1Xor : src_9_read | {1 }
	Port: ClefiaF1Xor : src_10_read | {1 }
	Port: ClefiaF1Xor : src_11_read | {1 }
	Port: ClefiaF1Xor : src_12_read | {1 }
	Port: ClefiaF1Xor : src_13_read | {1 }
	Port: ClefiaF1Xor : src_14_read | {1 }
	Port: ClefiaF1Xor : src_15_read | {1 }
	Port: ClefiaF1Xor : rk | {1 2 }
	Port: ClefiaF1Xor : rk_offset | {1 }
	Port: ClefiaF1Xor : clefia_s1 | {3 4 }
	Port: ClefiaF1Xor : clefia_s0 | {3 4 }
  - Chain level:
	State 1
		rk_addr : 1
		add_ln124 : 1
		zext_ln124 : 2
		rk_addr_35 : 3
		rk_load : 2
		add_ln124_51 : 1
		zext_ln124_54 : 2
		rk_addr_36 : 3
		rk_load_10 : 4
		add_ln124_52 : 1
		zext_ln124_55 : 2
		rk_addr_37 : 3
		rk_load_11 : 4
		rk_load_12 : 4
	State 2
	State 3
		clefia_s1_addr : 1
		z : 2
		clefia_s0_addr : 1
		z_10 : 2
		clefia_s1_addr_1 : 1
		z_11 : 2
		clefia_s0_addr_1 : 1
		z_12 : 2
	State 4
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_77 : 2
		x_assign_s : 3
		tmp_78 : 2
		xor_ln132_34 : 4
		select_ln131_34 : 4
		trunc_ln134_34 : 5
		tmp_79 : 5
		x_assign_13 : 6
		tmp_80 : 5
		xor_ln132_35 : 7
		select_ln131_35 : 7
		trunc_ln134_35 : 8
		tmp_81 : 8
		tmp_82 : 1
		xor_ln132_36 : 1
		select_ln131_36 : 1
		trunc_ln134_36 : 2
		tmp_83 : 2
		x_assign_14 : 3
		tmp_84 : 1
		xor_ln132_37 : 1
		select_ln131_37 : 1
		trunc_ln134_37 : 2
		tmp_85 : 2
		x_assign_15 : 3
		tmp_86 : 2
		xor_ln132_38 : 4
		select_ln131_38 : 4
		trunc_ln134_38 : 5
		tmp_87 : 5
		x_assign_16 : 6
		tmp_88 : 5
		xor_ln132_39 : 7
		select_ln131_39 : 7
		trunc_ln134_39 : 8
		tmp_89 : 8
		tmp_90 : 1
		xor_ln132_40 : 1
		select_ln131_40 : 1
		trunc_ln134_40 : 2
		tmp_91 : 2
		x_assign_17 : 3
		tmp_92 : 2
		xor_ln132_41 : 4
		select_ln131_41 : 4
		trunc_ln134_41 : 5
		tmp_93 : 5
		x_assign_18 : 6
		tmp_94 : 5
		xor_ln132_42 : 7
		select_ln131_42 : 7
		trunc_ln134_42 : 8
		tmp_95 : 8
		tmp_96 : 2
		xor_ln132_43 : 4
		select_ln131_43 : 4
		trunc_ln134_43 : 5
		tmp_97 : 5
		x_assign_19 : 6
		tmp_98 : 5
		xor_ln132_44 : 7
		select_ln131_44 : 7
		trunc_ln134_44 : 8
		tmp_99 : 8
		xor_ln124_90 : 4
	State 5
		xor_ln124_82 : 1
		xor_ln124_83 : 1
		xor_ln124_84 : 1
		xor_ln124_87 : 1
		xor_ln124_88 : 1
		xor_ln124_89 : 1
		xor_ln124_92 : 1
		xor_ln124_93 : 1
		xor_ln124_95 : 1
		xor_ln124_96 : 1
		xor_ln124_97 : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		ret_ln186 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      xor_ln124_fu_243     |    0    |    8    |
|          |    xor_ln124_31_fu_247    |    0    |    8    |
|          |    xor_ln124_32_fu_251    |    0    |    8    |
|          |    xor_ln124_33_fu_255    |    0    |    8    |
|          |      xor_ln132_fu_287     |    0    |    8    |
|          |    xor_ln132_34_fu_329    |    0    |    8    |
|          |    xor_ln132_35_fu_371    |    0    |    8    |
|          |    xor_ln132_36_fu_405    |    0    |    8    |
|          |    xor_ln132_37_fu_447    |    0    |    8    |
|          |    xor_ln132_38_fu_489    |    0    |    8    |
|          |    xor_ln132_39_fu_531    |    0    |    8    |
|          |    xor_ln132_40_fu_565    |    0    |    8    |
|          |    xor_ln132_41_fu_607    |    0    |    8    |
|          |    xor_ln132_42_fu_649    |    0    |    8    |
|          |    xor_ln132_43_fu_683    |    0    |    8    |
|          |    xor_ln132_44_fu_725    |    0    |    8    |
|    xor   |    xor_ln124_90_fu_751    |    0    |    8    |
|          |    xor_ln124_80_fu_781    |    0    |    8    |
|          |    xor_ln124_81_fu_785    |    0    |    8    |
|          |    xor_ln124_82_fu_790    |    0    |    8    |
|          |    xor_ln124_83_fu_796    |    0    |    8    |
|          |    xor_ln124_84_fu_801    |    0    |    8    |
|          |    xor_ln124_85_fu_807    |    0    |    8    |
|          |    xor_ln124_86_fu_811    |    0    |    8    |
|          |    xor_ln124_87_fu_816    |    0    |    8    |
|          |    xor_ln124_88_fu_822    |    0    |    8    |
|          |    xor_ln124_89_fu_827    |    0    |    8    |
|          |    xor_ln124_91_fu_833    |    0    |    8    |
|          |    xor_ln124_92_fu_837    |    0    |    8    |
|          |    xor_ln124_93_fu_842    |    0    |    8    |
|          |    xor_ln124_94_fu_848    |    0    |    8    |
|          |    xor_ln124_95_fu_852    |    0    |    8    |
|          |    xor_ln124_96_fu_857    |    0    |    8    |
|          |    xor_ln124_97_fu_863    |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |    select_ln131_fu_293    |    0    |    8    |
|          |   select_ln131_34_fu_335  |    0    |    8    |
|          |   select_ln131_35_fu_377  |    0    |    8    |
|          |   select_ln131_36_fu_411  |    0    |    8    |
|          |   select_ln131_37_fu_453  |    0    |    8    |
|  select  |   select_ln131_38_fu_495  |    0    |    8    |
|          |   select_ln131_39_fu_537  |    0    |    8    |
|          |   select_ln131_40_fu_571  |    0    |    8    |
|          |   select_ln131_41_fu_613  |    0    |    8    |
|          |   select_ln131_42_fu_655  |    0    |    8    |
|          |   select_ln131_43_fu_689  |    0    |    8    |
|          |   select_ln131_44_fu_731  |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |      add_ln124_fu_210     |    0    |    14   |
|    add   |    add_ln124_51_fu_221    |    0    |    14   |
|          |    add_ln124_52_fu_232    |    0    |    14   |
|----------|---------------------------|---------|---------|
|          | rk_offset_read_read_fu_48 |    0    |    0    |
|          |  src_15_read_2_read_fu_54 |    0    |    0    |
|          |  src_14_read_2_read_fu_60 |    0    |    0    |
|          |  src_13_read11_read_fu_66 |    0    |    0    |
|   read   |  src_12_read_2_read_fu_72 |    0    |    0    |
|          |  src_11_read_2_read_fu_78 |    0    |    0    |
|          |  src_10_read_2_read_fu_84 |    0    |    0    |
|          |  src_9_read_2_read_fu_90  |    0    |    0    |
|          |  src_8_read_2_read_fu_96  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   rk_offset_cast1_fu_201  |    0    |    0    |
|          |   rk_offset_cast_fu_206   |    0    |    0    |
|          |     zext_ln124_fu_216     |    0    |    0    |
|          |    zext_ln124_54_fu_227   |    0    |    0    |
|   zext   |    zext_ln124_55_fu_238   |    0    |    0    |
|          |     zext_ln173_fu_259     |    0    |    0    |
|          |     zext_ln174_fu_264     |    0    |    0    |
|          |     zext_ln175_fu_269     |    0    |    0    |
|          |     zext_ln176_fu_274     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_279        |    0    |    0    |
|          |       tmp_77_fu_305       |    0    |    0    |
|          |       tmp_78_fu_321       |    0    |    0    |
|          |       tmp_79_fu_347       |    0    |    0    |
|          |       tmp_80_fu_363       |    0    |    0    |
|          |       tmp_81_fu_389       |    0    |    0    |
|          |       tmp_82_fu_397       |    0    |    0    |
|          |       tmp_83_fu_423       |    0    |    0    |
|          |       tmp_84_fu_439       |    0    |    0    |
|          |       tmp_85_fu_465       |    0    |    0    |
|          |       tmp_86_fu_481       |    0    |    0    |
| bitselect|       tmp_87_fu_507       |    0    |    0    |
|          |       tmp_88_fu_523       |    0    |    0    |
|          |       tmp_89_fu_549       |    0    |    0    |
|          |       tmp_90_fu_557       |    0    |    0    |
|          |       tmp_91_fu_583       |    0    |    0    |
|          |       tmp_92_fu_599       |    0    |    0    |
|          |       tmp_93_fu_625       |    0    |    0    |
|          |       tmp_94_fu_641       |    0    |    0    |
|          |       tmp_95_fu_667       |    0    |    0    |
|          |       tmp_96_fu_675       |    0    |    0    |
|          |       tmp_97_fu_701       |    0    |    0    |
|          |       tmp_98_fu_717       |    0    |    0    |
|          |       tmp_99_fu_743       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln134_fu_301    |    0    |    0    |
|          |   trunc_ln134_34_fu_343   |    0    |    0    |
|          |   trunc_ln134_35_fu_385   |    0    |    0    |
|          |   trunc_ln134_36_fu_419   |    0    |    0    |
|          |   trunc_ln134_37_fu_461   |    0    |    0    |
|   trunc  |   trunc_ln134_38_fu_503   |    0    |    0    |
|          |   trunc_ln134_39_fu_545   |    0    |    0    |
|          |   trunc_ln134_40_fu_579   |    0    |    0    |
|          |   trunc_ln134_41_fu_621   |    0    |    0    |
|          |   trunc_ln134_42_fu_663   |    0    |    0    |
|          |   trunc_ln134_43_fu_697   |    0    |    0    |
|          |   trunc_ln134_44_fu_739   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     x_assign_s_fu_313     |    0    |    0    |
|          |     x_assign_13_fu_355    |    0    |    0    |
|          |     x_assign_14_fu_431    |    0    |    0    |
|          |     x_assign_15_fu_473    |    0    |    0    |
|          |     x_assign_16_fu_515    |    0    |    0    |
|bitconcatenate|     x_assign_17_fu_591    |    0    |    0    |
|          |     x_assign_18_fu_633    |    0    |    0    |
|          |     x_assign_19_fu_709    |    0    |    0    |
|          |        or_ln_fu_757       |    0    |    0    |
|          |     or_ln134_4_fu_763     |    0    |    0    |
|          |     or_ln134_7_fu_769     |    0    |    0    |
|          |     or_ln134_9_fu_775     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         mrv_fu_869        |    0    |    0    |
|          |        mrv_1_fu_874       |    0    |    0    |
|          |        mrv_2_fu_879       |    0    |    0    |
|insertvalue|        mrv_3_fu_884       |    0    |    0    |
|          |        mrv_4_fu_889       |    0    |    0    |
|          |        mrv_5_fu_895       |    0    |    0    |
|          |        mrv_6_fu_901       |    0    |    0    |
|          |        mrv_7_fu_907       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   410   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|clefia_s0_addr_1_reg_1012|    8   |
| clefia_s0_addr_reg_1002 |    8   |
|clefia_s1_addr_1_reg_1007|    8   |
|  clefia_s1_addr_reg_997 |    8   |
|    rk_addr_35_reg_962   |    8   |
|    rk_addr_36_reg_967   |    8   |
|    rk_addr_37_reg_972   |    8   |
|     rk_addr_reg_957     |    8   |
|    rk_load_10_reg_982   |    8   |
|    rk_load_11_reg_987   |    8   |
|    rk_load_12_reg_992   |    8   |
|     rk_load_reg_977     |    8   |
|  src_10_read_2_reg_939  |    8   |
|  src_11_read_2_reg_933  |    8   |
|  src_12_read_2_reg_928  |    8   |
|  src_13_read11_reg_923  |    8   |
|  src_14_read_2_reg_918  |    8   |
|  src_15_read_2_reg_913  |    8   |
|   src_8_read_2_reg_951  |    8   |
|   src_9_read_2_reg_945  |    8   |
|     tmp_81_reg_1042     |    1   |
|     tmp_89_reg_1064     |    1   |
|     tmp_95_reg_1074     |    1   |
|     tmp_99_reg_1084     |    1   |
| trunc_ln134_35_reg_1037 |    7   |
| trunc_ln134_39_reg_1059 |    7   |
| trunc_ln134_42_reg_1069 |    7   |
| trunc_ln134_44_reg_1079 |    7   |
|   x_assign_14_reg_1047  |    8   |
|   x_assign_15_reg_1053  |    8   |
|  xor_ln124_90_reg_1089  |    8   |
|      z_10_reg_1022      |    8   |
|      z_11_reg_1027      |    8   |
|      z_12_reg_1032      |    8   |
|        z_reg_1017       |    8   |
+-------------------------+--------+
|          Total          |   248  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_116 |  p5  |   2  |   8  |   16   ||    9    |
| grp_access_fu_116 |  p8  |   2  |   8  |   16   ||    9    |
| grp_access_fu_158 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_158 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_175 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   410  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   248  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   248  |   482  |
+-----------+--------+--------+--------+
