

================================================================
== Vivado HLS Report for 'mux_4to1_process_mux'
================================================================
* Date:           Thu Apr 10 14:35:10 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        mux_4to1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.88|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      1|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------+----+-----------+-----+-----------+
    |  Name | LUT| Input Size| Bits| Total Bits|
    +-------+----+-----------+-----+-----------+
    |out_r  |   1|          6|    1|          6|
    +-------+----+-----------+-----+-----------+
    |Total  |   1|          6|    1|          6|
    +-------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+---------+--------------+---------+
|   RTL Ports  | Dir | Bits| Protocol| Source Object|  C Type |
+--------------+-----+-----+---------+--------------+---------+
|in0           |  in |    1| ap_none |      in0     | pointer |
|in1           |  in |    1| ap_none |      in1     | pointer |
|in2           |  in |    1| ap_none |      in2     | pointer |
|in3           |  in |    1| ap_none |      in3     | pointer |
|sel           |  in |    2| ap_none |      sel     | pointer |
|out_r         | out |    1|  ap_vld |     out_r    | pointer |
|out_r_ap_vld  | out |    1|  ap_vld |     out_r    | pointer |
+--------------+-----+-----+---------+--------------+---------+

