<stg><name>equalizer</name>


<trans_list>

<trans id="377" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="2" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!17"/>
<literal name="state_2" val="!4096"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="2" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="2" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="46" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_2" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="47" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="48" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="55" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %tmp_out_data_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_data_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %tmp_out_keep_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_keep_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %tmp_out_strb_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_strb_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32">
<![CDATA[
entry:3 %tmp_out_user_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_user_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32">
<![CDATA[
entry:4 %tmp_out_id_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_id_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32">
<![CDATA[
entry:5 %tmp_out_dest_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_out_dest_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %state = alloca i32 1

]]></Node>
<StgValue><ssdm name="state"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:7 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 99, void @empty_9, void @empty_11, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_2, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_12, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="62">
<![CDATA[
entry:31 %sext_ln67 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln67"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:32 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln67

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %store_ln26 = store i32 0, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
entry:34 %br_ln26 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
while.body:0 %tmp_out_data_V_1 = load i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="tmp_out_data_V_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4">
<![CDATA[
while.body:1 %tmp_out_keep_V_1 = load i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="tmp_out_keep_V_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4">
<![CDATA[
while.body:2 %tmp_out_strb_V_1 = load i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="tmp_out_strb_V_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1">
<![CDATA[
while.body:3 %tmp_out_user_V_1 = load i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="tmp_out_user_V_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1">
<![CDATA[
while.body:4 %tmp_out_id_V_1 = load i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="tmp_out_id_V_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1">
<![CDATA[
while.body:5 %tmp_out_dest_V_1 = load i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="tmp_out_dest_V_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body:6 %state_2 = load i32 %state

]]></Node>
<StgValue><ssdm name="state_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:7 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
while.body:8 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="44">
<![CDATA[
while.body:9 %tmp_data_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="44">
<![CDATA[
while.body:10 %tmp_keep_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="44">
<![CDATA[
while.body:11 %tmp_strb_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="44">
<![CDATA[
while.body:12 %tmp_user_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="44">
<![CDATA[
while.body:13 %tmp_last_V_2 = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="44">
<![CDATA[
while.body:14 %tmp_id_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="44">
<![CDATA[
while.body:15 %tmp_dest_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
while.body:16 %switch_ln29 = switch i32 %state_2, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %for.inc.preheader, i32 4096, void %for.inc16

]]></Node>
<StgValue><ssdm name="switch_ln29"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc16:1 %empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
for.inc.preheader:0 %br_ln39 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:0 %br_ln92 = br i1 %tmp_last_V_2, void %if.end40, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="112" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc16:1 %empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="113" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc16:1 %empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc16:1 %empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="115" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc16:1 %empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc16:1 %empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc16:1 %empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:2 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="119" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:3 %gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:129 %mul_ln70 = mul i32 %tmp_data_V, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="121" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:4 %gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:129 %mul_ln70 = mul i32 %tmp_data_V, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="mul_ln70"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:5 %gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="124" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:6 %gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_4"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:117 %signal_shift_reg_3_load = load i32 %signal_shift_reg_3

]]></Node>
<StgValue><ssdm name="signal_shift_reg_3_load"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:120 %signal_shift_reg_2_load = load i32 %signal_shift_reg_2

]]></Node>
<StgValue><ssdm name="signal_shift_reg_2_load"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:121 %store_ln66 = store i32 %signal_shift_reg_2_load, i32 %signal_shift_reg_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:122 %mul_ln67_28 = mul i32 %signal_shift_reg_2_load, i32 %gmem_addr_read_3

]]></Node>
<StgValue><ssdm name="mul_ln67_28"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:123 %signal_shift_reg_1_load = load i32 %signal_shift_reg_1

]]></Node>
<StgValue><ssdm name="signal_shift_reg_1_load"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:124 %store_ln66 = store i32 %signal_shift_reg_1_load, i32 %signal_shift_reg_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:125 %mul_ln67_29 = mul i32 %signal_shift_reg_1_load, i32 %gmem_addr_read_2

]]></Node>
<StgValue><ssdm name="mul_ln67_29"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:126 %signal_shift_reg_0_load = load i32 %signal_shift_reg_0

]]></Node>
<StgValue><ssdm name="signal_shift_reg_0_load"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:127 %store_ln66 = store i32 %signal_shift_reg_0_load, i32 %signal_shift_reg_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:128 %mul_ln67_30 = mul i32 %signal_shift_reg_0_load, i32 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="mul_ln67_30"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:162 %store_ln71 = store i32 %tmp_data_V, i32 %signal_shift_reg_0

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="136" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:7 %gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_5"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:114 %signal_shift_reg_4_load = load i32 %signal_shift_reg_4

]]></Node>
<StgValue><ssdm name="signal_shift_reg_4_load"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:118 %store_ln66 = store i32 %signal_shift_reg_3_load, i32 %signal_shift_reg_4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:119 %mul_ln67_27 = mul i32 %signal_shift_reg_3_load, i32 %gmem_addr_read_4

]]></Node>
<StgValue><ssdm name="mul_ln67_27"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:122 %mul_ln67_28 = mul i32 %signal_shift_reg_2_load, i32 %gmem_addr_read_3

]]></Node>
<StgValue><ssdm name="mul_ln67_28"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:125 %mul_ln67_29 = mul i32 %signal_shift_reg_1_load, i32 %gmem_addr_read_2

]]></Node>
<StgValue><ssdm name="mul_ln67_29"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:128 %mul_ln67_30 = mul i32 %signal_shift_reg_0_load, i32 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="mul_ln67_30"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="143" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:8 %gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_6"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:111 %signal_shift_reg_5_load = load i32 %signal_shift_reg_5

]]></Node>
<StgValue><ssdm name="signal_shift_reg_5_load"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:115 %store_ln66 = store i32 %signal_shift_reg_4_load, i32 %signal_shift_reg_5

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:116 %mul_ln67_26 = mul i32 %signal_shift_reg_4_load, i32 %gmem_addr_read_5

]]></Node>
<StgValue><ssdm name="mul_ln67_26"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:119 %mul_ln67_27 = mul i32 %signal_shift_reg_3_load, i32 %gmem_addr_read_4

]]></Node>
<StgValue><ssdm name="mul_ln67_27"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:130 %add_ln70 = add i32 %mul_ln67_28, i32 %mul_ln67_29

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="149" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:9 %gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_7"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:108 %signal_shift_reg_6_load = load i32 %signal_shift_reg_6

]]></Node>
<StgValue><ssdm name="signal_shift_reg_6_load"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:112 %store_ln66 = store i32 %signal_shift_reg_5_load, i32 %signal_shift_reg_6

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:113 %mul_ln67_25 = mul i32 %signal_shift_reg_5_load, i32 %gmem_addr_read_6

]]></Node>
<StgValue><ssdm name="mul_ln67_25"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:116 %mul_ln67_26 = mul i32 %signal_shift_reg_4_load, i32 %gmem_addr_read_5

]]></Node>
<StgValue><ssdm name="mul_ln67_26"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="154" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:10 %gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_8"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:105 %signal_shift_reg_7_load = load i32 %signal_shift_reg_7

]]></Node>
<StgValue><ssdm name="signal_shift_reg_7_load"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:109 %store_ln66 = store i32 %signal_shift_reg_6_load, i32 %signal_shift_reg_7

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:110 %mul_ln67_24 = mul i32 %signal_shift_reg_6_load, i32 %gmem_addr_read_7

]]></Node>
<StgValue><ssdm name="mul_ln67_24"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:113 %mul_ln67_25 = mul i32 %signal_shift_reg_5_load, i32 %gmem_addr_read_6

]]></Node>
<StgValue><ssdm name="mul_ln67_25"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:131 %add_ln70_1 = add i32 %mul_ln67_27, i32 %mul_ln67_26

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="160" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:11 %gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_9"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:110 %mul_ln67_24 = mul i32 %signal_shift_reg_6_load, i32 %gmem_addr_read_7

]]></Node>
<StgValue><ssdm name="mul_ln67_24"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="162" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:12 %gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_10"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:99 %signal_shift_reg_9_load = load i32 %signal_shift_reg_9

]]></Node>
<StgValue><ssdm name="signal_shift_reg_9_load"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:102 %signal_shift_reg_8_load = load i32 %signal_shift_reg_8

]]></Node>
<StgValue><ssdm name="signal_shift_reg_8_load"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:103 %store_ln66 = store i32 %signal_shift_reg_8_load, i32 %signal_shift_reg_9

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:104 %mul_ln67_22 = mul i32 %signal_shift_reg_8_load, i32 %gmem_addr_read_9

]]></Node>
<StgValue><ssdm name="mul_ln67_22"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:106 %store_ln66 = store i32 %signal_shift_reg_7_load, i32 %signal_shift_reg_8

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:107 %mul_ln67_23 = mul i32 %signal_shift_reg_7_load, i32 %gmem_addr_read_8

]]></Node>
<StgValue><ssdm name="mul_ln67_23"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:134 %add_ln70_4 = add i32 %mul_ln67_25, i32 %mul_ln67_24

]]></Node>
<StgValue><ssdm name="add_ln70_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="170" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:13 %gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_11"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:104 %mul_ln67_22 = mul i32 %signal_shift_reg_8_load, i32 %gmem_addr_read_9

]]></Node>
<StgValue><ssdm name="mul_ln67_22"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:107 %mul_ln67_23 = mul i32 %signal_shift_reg_7_load, i32 %gmem_addr_read_8

]]></Node>
<StgValue><ssdm name="mul_ln67_23"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="173" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:14 %gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_12"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:93 %signal_shift_reg_11_load = load i32 %signal_shift_reg_11

]]></Node>
<StgValue><ssdm name="signal_shift_reg_11_load"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:96 %signal_shift_reg_10_load = load i32 %signal_shift_reg_10

]]></Node>
<StgValue><ssdm name="signal_shift_reg_10_load"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:97 %store_ln66 = store i32 %signal_shift_reg_10_load, i32 %signal_shift_reg_11

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:98 %mul_ln67_20 = mul i32 %signal_shift_reg_10_load, i32 %gmem_addr_read_11

]]></Node>
<StgValue><ssdm name="mul_ln67_20"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:100 %store_ln66 = store i32 %signal_shift_reg_9_load, i32 %signal_shift_reg_10

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:101 %mul_ln67_21 = mul i32 %signal_shift_reg_9_load, i32 %gmem_addr_read_10

]]></Node>
<StgValue><ssdm name="mul_ln67_21"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:133 %add_ln70_3 = add i32 %mul_ln67_23, i32 %mul_ln67_22

]]></Node>
<StgValue><ssdm name="add_ln70_3"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:135 %add_ln70_5 = add i32 %add_ln70_4, i32 %add_ln70_3

]]></Node>
<StgValue><ssdm name="add_ln70_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="182" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:15 %gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_13"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:98 %mul_ln67_20 = mul i32 %signal_shift_reg_10_load, i32 %gmem_addr_read_11

]]></Node>
<StgValue><ssdm name="mul_ln67_20"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:101 %mul_ln67_21 = mul i32 %signal_shift_reg_9_load, i32 %gmem_addr_read_10

]]></Node>
<StgValue><ssdm name="mul_ln67_21"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:132 %add_ln70_2 = add i32 %add_ln70_1, i32 %add_ln70

]]></Node>
<StgValue><ssdm name="add_ln70_2"/></StgValue>
</operation>

<operation id="186" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:136 %add_ln70_6 = add i32 %add_ln70_5, i32 %add_ln70_2

]]></Node>
<StgValue><ssdm name="add_ln70_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="187" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:16 %gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_14"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:87 %signal_shift_reg_13_load = load i32 %signal_shift_reg_13

]]></Node>
<StgValue><ssdm name="signal_shift_reg_13_load"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:90 %signal_shift_reg_12_load = load i32 %signal_shift_reg_12

]]></Node>
<StgValue><ssdm name="signal_shift_reg_12_load"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:91 %store_ln66 = store i32 %signal_shift_reg_12_load, i32 %signal_shift_reg_13

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:92 %mul_ln67_18 = mul i32 %signal_shift_reg_12_load, i32 %gmem_addr_read_13

]]></Node>
<StgValue><ssdm name="mul_ln67_18"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:94 %store_ln66 = store i32 %signal_shift_reg_11_load, i32 %signal_shift_reg_12

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:95 %mul_ln67_19 = mul i32 %signal_shift_reg_11_load, i32 %gmem_addr_read_12

]]></Node>
<StgValue><ssdm name="mul_ln67_19"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:141 %add_ln70_11 = add i32 %mul_ln67_21, i32 %mul_ln67_20

]]></Node>
<StgValue><ssdm name="add_ln70_11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="195" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:17 %gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_15"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:92 %mul_ln67_18 = mul i32 %signal_shift_reg_12_load, i32 %gmem_addr_read_13

]]></Node>
<StgValue><ssdm name="mul_ln67_18"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:95 %mul_ln67_19 = mul i32 %signal_shift_reg_11_load, i32 %gmem_addr_read_12

]]></Node>
<StgValue><ssdm name="mul_ln67_19"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="198" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:18 %gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_16"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:81 %signal_shift_reg_15_load = load i32 %signal_shift_reg_15

]]></Node>
<StgValue><ssdm name="signal_shift_reg_15_load"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:84 %signal_shift_reg_14_load = load i32 %signal_shift_reg_14

]]></Node>
<StgValue><ssdm name="signal_shift_reg_14_load"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:85 %store_ln66 = store i32 %signal_shift_reg_14_load, i32 %signal_shift_reg_15

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:86 %mul_ln67_16 = mul i32 %signal_shift_reg_14_load, i32 %gmem_addr_read_15

]]></Node>
<StgValue><ssdm name="mul_ln67_16"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:88 %store_ln66 = store i32 %signal_shift_reg_13_load, i32 %signal_shift_reg_14

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:89 %mul_ln67_17 = mul i32 %signal_shift_reg_13_load, i32 %gmem_addr_read_14

]]></Node>
<StgValue><ssdm name="mul_ln67_17"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:140 %add_ln70_10 = add i32 %mul_ln67_19, i32 %mul_ln67_18

]]></Node>
<StgValue><ssdm name="add_ln70_10"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:142 %add_ln70_12 = add i32 %add_ln70_11, i32 %add_ln70_10

]]></Node>
<StgValue><ssdm name="add_ln70_12"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="207" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:19 %gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_17"/></StgValue>
</operation>

<operation id="208" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:83 %mul_ln67_15 = mul i32 %signal_shift_reg_15_load, i32 %gmem_addr_read_16

]]></Node>
<StgValue><ssdm name="mul_ln67_15"/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:86 %mul_ln67_16 = mul i32 %signal_shift_reg_14_load, i32 %gmem_addr_read_15

]]></Node>
<StgValue><ssdm name="mul_ln67_16"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:89 %mul_ln67_17 = mul i32 %signal_shift_reg_13_load, i32 %gmem_addr_read_14

]]></Node>
<StgValue><ssdm name="mul_ln67_17"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="211" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:20 %gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_18"/></StgValue>
</operation>

<operation id="212" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:75 %signal_shift_reg_17_load = load i32 %signal_shift_reg_17

]]></Node>
<StgValue><ssdm name="signal_shift_reg_17_load"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:78 %signal_shift_reg_16_load = load i32 %signal_shift_reg_16

]]></Node>
<StgValue><ssdm name="signal_shift_reg_16_load"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:79 %store_ln66 = store i32 %signal_shift_reg_16_load, i32 %signal_shift_reg_17

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:80 %mul_ln67_14 = mul i32 %signal_shift_reg_16_load, i32 %gmem_addr_read_17

]]></Node>
<StgValue><ssdm name="mul_ln67_14"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:82 %store_ln66 = store i32 %signal_shift_reg_15_load, i32 %signal_shift_reg_16

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:83 %mul_ln67_15 = mul i32 %signal_shift_reg_15_load, i32 %gmem_addr_read_16

]]></Node>
<StgValue><ssdm name="mul_ln67_15"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:138 %add_ln70_8 = add i32 %mul_ln67_17, i32 %mul_ln67_16

]]></Node>
<StgValue><ssdm name="add_ln70_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="219" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:21 %gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_19"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:72 %signal_shift_reg_18_load = load i32 %signal_shift_reg_18

]]></Node>
<StgValue><ssdm name="signal_shift_reg_18_load"/></StgValue>
</operation>

<operation id="221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:76 %store_ln66 = store i32 %signal_shift_reg_17_load, i32 %signal_shift_reg_18

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="222" st_id="28" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:77 %mul_ln67_13 = mul i32 %signal_shift_reg_17_load, i32 %gmem_addr_read_18

]]></Node>
<StgValue><ssdm name="mul_ln67_13"/></StgValue>
</operation>

<operation id="223" st_id="28" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:80 %mul_ln67_14 = mul i32 %signal_shift_reg_16_load, i32 %gmem_addr_read_17

]]></Node>
<StgValue><ssdm name="mul_ln67_14"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="224" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:22 %gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_20"/></StgValue>
</operation>

<operation id="225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:69 %signal_shift_reg_19_load = load i32 %signal_shift_reg_19

]]></Node>
<StgValue><ssdm name="signal_shift_reg_19_load"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:73 %store_ln66 = store i32 %signal_shift_reg_18_load, i32 %signal_shift_reg_19

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:74 %mul_ln67_12 = mul i32 %signal_shift_reg_18_load, i32 %gmem_addr_read_19

]]></Node>
<StgValue><ssdm name="mul_ln67_12"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:77 %mul_ln67_13 = mul i32 %signal_shift_reg_17_load, i32 %gmem_addr_read_18

]]></Node>
<StgValue><ssdm name="mul_ln67_13"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:137 %add_ln70_7 = add i32 %mul_ln67_15, i32 %mul_ln67_14

]]></Node>
<StgValue><ssdm name="add_ln70_7"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:139 %add_ln70_9 = add i32 %add_ln70_8, i32 %add_ln70_7

]]></Node>
<StgValue><ssdm name="add_ln70_9"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:143 %add_ln70_13 = add i32 %add_ln70_12, i32 %add_ln70_9

]]></Node>
<StgValue><ssdm name="add_ln70_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="232" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:23 %gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_21"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:66 %signal_shift_reg_20_load = load i32 %signal_shift_reg_20

]]></Node>
<StgValue><ssdm name="signal_shift_reg_20_load"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:70 %store_ln66 = store i32 %signal_shift_reg_19_load, i32 %signal_shift_reg_20

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:71 %mul_ln67_11 = mul i32 %signal_shift_reg_19_load, i32 %gmem_addr_read_20

]]></Node>
<StgValue><ssdm name="mul_ln67_11"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:74 %mul_ln67_12 = mul i32 %signal_shift_reg_18_load, i32 %gmem_addr_read_19

]]></Node>
<StgValue><ssdm name="mul_ln67_12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="237" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:24 %gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_22"/></StgValue>
</operation>

<operation id="238" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:63 %signal_shift_reg_21_load = load i32 %signal_shift_reg_21

]]></Node>
<StgValue><ssdm name="signal_shift_reg_21_load"/></StgValue>
</operation>

<operation id="239" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:67 %store_ln66 = store i32 %signal_shift_reg_20_load, i32 %signal_shift_reg_21

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="240" st_id="31" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:68 %mul_ln67_10 = mul i32 %signal_shift_reg_20_load, i32 %gmem_addr_read_21

]]></Node>
<StgValue><ssdm name="mul_ln67_10"/></StgValue>
</operation>

<operation id="241" st_id="31" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:71 %mul_ln67_11 = mul i32 %signal_shift_reg_19_load, i32 %gmem_addr_read_20

]]></Node>
<StgValue><ssdm name="mul_ln67_11"/></StgValue>
</operation>

<operation id="242" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:156 %add_ln70_26 = add i32 %mul_ln67_12, i32 %mul_ln67_30

]]></Node>
<StgValue><ssdm name="add_ln70_26"/></StgValue>
</operation>

<operation id="243" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:157 %add_ln70_27 = add i32 %add_ln70_26, i32 %mul_ln67_13

]]></Node>
<StgValue><ssdm name="add_ln70_27"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="244" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:25 %gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_23"/></StgValue>
</operation>

<operation id="245" st_id="32" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:65 %mul_ln67_9 = mul i32 %signal_shift_reg_21_load, i32 %gmem_addr_read_22

]]></Node>
<StgValue><ssdm name="mul_ln67_9"/></StgValue>
</operation>

<operation id="246" st_id="32" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:68 %mul_ln67_10 = mul i32 %signal_shift_reg_20_load, i32 %gmem_addr_read_21

]]></Node>
<StgValue><ssdm name="mul_ln67_10"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="247" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:26 %gmem_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_24"/></StgValue>
</operation>

<operation id="248" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:57 %signal_shift_reg_23_load = load i32 %signal_shift_reg_23

]]></Node>
<StgValue><ssdm name="signal_shift_reg_23_load"/></StgValue>
</operation>

<operation id="249" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:60 %signal_shift_reg_22_load = load i32 %signal_shift_reg_22

]]></Node>
<StgValue><ssdm name="signal_shift_reg_22_load"/></StgValue>
</operation>

<operation id="250" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:61 %store_ln66 = store i32 %signal_shift_reg_22_load, i32 %signal_shift_reg_23

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="251" st_id="33" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:62 %mul_ln67_8 = mul i32 %signal_shift_reg_22_load, i32 %gmem_addr_read_23

]]></Node>
<StgValue><ssdm name="mul_ln67_8"/></StgValue>
</operation>

<operation id="252" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:64 %store_ln66 = store i32 %signal_shift_reg_21_load, i32 %signal_shift_reg_22

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="253" st_id="33" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:65 %mul_ln67_9 = mul i32 %signal_shift_reg_21_load, i32 %gmem_addr_read_22

]]></Node>
<StgValue><ssdm name="mul_ln67_9"/></StgValue>
</operation>

<operation id="254" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:155 %add_ln70_25 = add i32 %mul_ln67_11, i32 %mul_ln67_10

]]></Node>
<StgValue><ssdm name="add_ln70_25"/></StgValue>
</operation>

<operation id="255" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:158 %add_ln70_28 = add i32 %add_ln70_27, i32 %add_ln70_25

]]></Node>
<StgValue><ssdm name="add_ln70_28"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="256" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:27 %gmem_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_25"/></StgValue>
</operation>

<operation id="257" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:54 %signal_shift_reg_24_load = load i32 %signal_shift_reg_24

]]></Node>
<StgValue><ssdm name="signal_shift_reg_24_load"/></StgValue>
</operation>

<operation id="258" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:58 %store_ln66 = store i32 %signal_shift_reg_23_load, i32 %signal_shift_reg_24

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="259" st_id="34" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:59 %mul_ln67_7 = mul i32 %signal_shift_reg_23_load, i32 %gmem_addr_read_24

]]></Node>
<StgValue><ssdm name="mul_ln67_7"/></StgValue>
</operation>

<operation id="260" st_id="34" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:62 %mul_ln67_8 = mul i32 %signal_shift_reg_22_load, i32 %gmem_addr_read_23

]]></Node>
<StgValue><ssdm name="mul_ln67_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="261" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:28 %gmem_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_26"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:56 %mul_ln67_6 = mul i32 %signal_shift_reg_24_load, i32 %gmem_addr_read_25

]]></Node>
<StgValue><ssdm name="mul_ln67_6"/></StgValue>
</operation>

<operation id="263" st_id="35" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:59 %mul_ln67_7 = mul i32 %signal_shift_reg_23_load, i32 %gmem_addr_read_24

]]></Node>
<StgValue><ssdm name="mul_ln67_7"/></StgValue>
</operation>

<operation id="264" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:153 %add_ln70_23 = add i32 %mul_ln67_9, i32 %mul_ln67_8

]]></Node>
<StgValue><ssdm name="add_ln70_23"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="265" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:29 %gmem_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_27"/></StgValue>
</operation>

<operation id="266" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:56 %mul_ln67_6 = mul i32 %signal_shift_reg_24_load, i32 %gmem_addr_read_25

]]></Node>
<StgValue><ssdm name="mul_ln67_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="267" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:30 %gmem_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_28"/></StgValue>
</operation>

<operation id="268" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:45 %signal_shift_reg_27_load = load i32 %signal_shift_reg_27

]]></Node>
<StgValue><ssdm name="signal_shift_reg_27_load"/></StgValue>
</operation>

<operation id="269" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:48 %signal_shift_reg_26_load = load i32 %signal_shift_reg_26

]]></Node>
<StgValue><ssdm name="signal_shift_reg_26_load"/></StgValue>
</operation>

<operation id="270" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:49 %store_ln66 = store i32 %signal_shift_reg_26_load, i32 %signal_shift_reg_27

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="271" st_id="37" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:50 %mul_ln67_4 = mul i32 %signal_shift_reg_26_load, i32 %gmem_addr_read_27

]]></Node>
<StgValue><ssdm name="mul_ln67_4"/></StgValue>
</operation>

<operation id="272" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:51 %signal_shift_reg_25_load = load i32 %signal_shift_reg_25

]]></Node>
<StgValue><ssdm name="signal_shift_reg_25_load"/></StgValue>
</operation>

<operation id="273" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:52 %store_ln66 = store i32 %signal_shift_reg_25_load, i32 %signal_shift_reg_26

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="274" st_id="37" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:53 %mul_ln67_5 = mul i32 %signal_shift_reg_25_load, i32 %gmem_addr_read_26

]]></Node>
<StgValue><ssdm name="mul_ln67_5"/></StgValue>
</operation>

<operation id="275" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:55 %store_ln66 = store i32 %signal_shift_reg_24_load, i32 %signal_shift_reg_25

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="276" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:152 %add_ln70_22 = add i32 %mul_ln67_7, i32 %mul_ln67_6

]]></Node>
<StgValue><ssdm name="add_ln70_22"/></StgValue>
</operation>

<operation id="277" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:154 %add_ln70_24 = add i32 %add_ln70_23, i32 %add_ln70_22

]]></Node>
<StgValue><ssdm name="add_ln70_24"/></StgValue>
</operation>

<operation id="278" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:159 %add_ln70_29 = add i32 %add_ln70_28, i32 %add_ln70_24

]]></Node>
<StgValue><ssdm name="add_ln70_29"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="279" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:31 %gmem_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_29"/></StgValue>
</operation>

<operation id="280" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:42 %signal_shift_reg_28_load = load i32 %signal_shift_reg_28

]]></Node>
<StgValue><ssdm name="signal_shift_reg_28_load"/></StgValue>
</operation>

<operation id="281" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:46 %store_ln66 = store i32 %signal_shift_reg_27_load, i32 %signal_shift_reg_28

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="282" st_id="38" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:47 %mul_ln67_3 = mul i32 %signal_shift_reg_27_load, i32 %gmem_addr_read_28

]]></Node>
<StgValue><ssdm name="mul_ln67_3"/></StgValue>
</operation>

<operation id="283" st_id="38" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:50 %mul_ln67_4 = mul i32 %signal_shift_reg_26_load, i32 %gmem_addr_read_27

]]></Node>
<StgValue><ssdm name="mul_ln67_4"/></StgValue>
</operation>

<operation id="284" st_id="38" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:53 %mul_ln67_5 = mul i32 %signal_shift_reg_25_load, i32 %gmem_addr_read_26

]]></Node>
<StgValue><ssdm name="mul_ln67_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="285" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:32 %gmem_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_30"/></StgValue>
</operation>

<operation id="286" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:44 %mul_ln67_2 = mul i32 %signal_shift_reg_28_load, i32 %gmem_addr_read_29

]]></Node>
<StgValue><ssdm name="mul_ln67_2"/></StgValue>
</operation>

<operation id="287" st_id="39" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:47 %mul_ln67_3 = mul i32 %signal_shift_reg_27_load, i32 %gmem_addr_read_28

]]></Node>
<StgValue><ssdm name="mul_ln67_3"/></StgValue>
</operation>

<operation id="288" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:149 %add_ln70_19 = add i32 %mul_ln67_5, i32 %mul_ln67_4

]]></Node>
<StgValue><ssdm name="add_ln70_19"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="289" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:33 %gmem_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_31"/></StgValue>
</operation>

<operation id="290" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:36 %signal_shift_reg_30_load = load i32 %signal_shift_reg_30

]]></Node>
<StgValue><ssdm name="signal_shift_reg_30_load"/></StgValue>
</operation>

<operation id="291" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:39 %signal_shift_reg_29_load = load i32 %signal_shift_reg_29

]]></Node>
<StgValue><ssdm name="signal_shift_reg_29_load"/></StgValue>
</operation>

<operation id="292" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:40 %store_ln66 = store i32 %signal_shift_reg_29_load, i32 %signal_shift_reg_30

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="293" st_id="40" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:41 %mul_ln67_1 = mul i32 %signal_shift_reg_29_load, i32 %gmem_addr_read_30

]]></Node>
<StgValue><ssdm name="mul_ln67_1"/></StgValue>
</operation>

<operation id="294" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:43 %store_ln66 = store i32 %signal_shift_reg_28_load, i32 %signal_shift_reg_29

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="295" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:44 %mul_ln67_2 = mul i32 %signal_shift_reg_28_load, i32 %gmem_addr_read_29

]]></Node>
<StgValue><ssdm name="mul_ln67_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="296" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:34 %gmem_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_32"/></StgValue>
</operation>

<operation id="297" st_id="41" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:38 %mul_ln67 = mul i32 %signal_shift_reg_30_load, i32 %gmem_addr_read_31

]]></Node>
<StgValue><ssdm name="mul_ln67"/></StgValue>
</operation>

<operation id="298" st_id="41" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:41 %mul_ln67_1 = mul i32 %signal_shift_reg_29_load, i32 %gmem_addr_read_30

]]></Node>
<StgValue><ssdm name="mul_ln67_1"/></StgValue>
</operation>

<operation id="299" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:148 %add_ln70_18 = add i32 %mul_ln67_3, i32 %mul_ln67_2

]]></Node>
<StgValue><ssdm name="add_ln70_18"/></StgValue>
</operation>

<operation id="300" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:150 %add_ln70_20 = add i32 %add_ln70_19, i32 %add_ln70_18

]]></Node>
<StgValue><ssdm name="add_ln70_20"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="301" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
for.inc16:0 %signal_shift_reg_31_load = load i32 %signal_shift_reg_31

]]></Node>
<StgValue><ssdm name="signal_shift_reg_31_load"/></StgValue>
</operation>

<operation id="302" st_id="42" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:35 %accumulate = mul i32 %signal_shift_reg_31_load, i32 %gmem_addr_read_32

]]></Node>
<StgValue><ssdm name="accumulate"/></StgValue>
</operation>

<operation id="303" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16:37 %store_ln66 = store i32 %signal_shift_reg_30_load, i32 %signal_shift_reg_31

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="304" st_id="42" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:38 %mul_ln67 = mul i32 %signal_shift_reg_30_load, i32 %gmem_addr_read_31

]]></Node>
<StgValue><ssdm name="mul_ln67"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="305" st_id="43" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:35 %accumulate = mul i32 %signal_shift_reg_31_load, i32 %gmem_addr_read_32

]]></Node>
<StgValue><ssdm name="accumulate"/></StgValue>
</operation>

<operation id="306" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:146 %add_ln70_16 = add i32 %mul_ln67_1, i32 %mul_ln67

]]></Node>
<StgValue><ssdm name="add_ln70_16"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="307" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:145 %add_ln70_15 = add i32 %mul_ln70, i32 %accumulate

]]></Node>
<StgValue><ssdm name="add_ln70_15"/></StgValue>
</operation>

<operation id="308" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:147 %add_ln70_17 = add i32 %add_ln70_16, i32 %add_ln70_15

]]></Node>
<StgValue><ssdm name="add_ln70_17"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="309" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:151 %add_ln70_21 = add i32 %add_ln70_20, i32 %add_ln70_17

]]></Node>
<StgValue><ssdm name="add_ln70_21"/></StgValue>
</operation>

<operation id="310" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:160 %add_ln70_30 = add i32 %add_ln70_29, i32 %add_ln70_21

]]></Node>
<StgValue><ssdm name="add_ln70_30"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="311" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:144 %add_ln70_14 = add i32 %add_ln70_13, i32 %add_ln70_6

]]></Node>
<StgValue><ssdm name="add_ln70_14"/></StgValue>
</operation>

<operation id="312" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16:161 %accumulate_2 = add i32 %add_ln70_30, i32 %add_ln70_14

]]></Node>
<StgValue><ssdm name="accumulate_2"/></StgValue>
</operation>

<operation id="313" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc16:163 %br_ln81 = br i1 %tmp_last_V_2, void %if.end, void %for.inc16.sw.epilog_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="314" st_id="46" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
if.end:0 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="315" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end:1 %store_ln92 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="316" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end:2 %store_ln92 = store i1 %tmp_id_V, i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="317" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end:3 %store_ln92 = store i1 %tmp_user_V, i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="318" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end:4 %store_ln92 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="319" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.end:5 %store_ln92 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="320" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end:6 %store_ln92 = store i32 %accumulate_2, i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="321" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc16.sw.epilog_crit_edge:0 %store_ln81 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="322" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc16.sw.epilog_crit_edge:1 %store_ln81 = store i1 %tmp_id_V, i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="323" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc16.sw.epilog_crit_edge:2 %store_ln81 = store i1 %tmp_user_V, i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="324" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc16.sw.epilog_crit_edge:3 %store_ln81 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="325" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc16.sw.epilog_crit_edge:4 %store_ln81 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="326" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc16.sw.epilog_crit_edge:5 %store_ln81 = store i32 %accumulate_2, i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="327" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
for.inc16.sw.epilog_crit_edge:6 %br_ln81 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="328" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
sw.epilog:0 %tmp_last_V_1 = phi i1 %tmp_last_V_2, void %while.body, i1 1, void %for.inc16.sw.epilog_crit_edge, i1 %p_4_0_0_0108_phi, void %sw.epilog.loopexit

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="329" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
sw.epilog:1 %state_1 = phi i32 %state_2, void %while.body, i32 4096, void %for.inc16.sw.epilog_crit_edge, i32 4096, void %sw.epilog.loopexit

]]></Node>
<StgValue><ssdm name="state_1"/></StgValue>
</operation>

<operation id="330" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sw.epilog:2 %tmp_out_data_V_4 = load i32 %tmp_out_data_V

]]></Node>
<StgValue><ssdm name="tmp_out_data_V_4"/></StgValue>
</operation>

<operation id="331" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
sw.epilog:3 %tmp_out_keep_V_4 = load i4 %tmp_out_keep_V

]]></Node>
<StgValue><ssdm name="tmp_out_keep_V_4"/></StgValue>
</operation>

<operation id="332" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
sw.epilog:4 %tmp_out_strb_V_4 = load i4 %tmp_out_strb_V

]]></Node>
<StgValue><ssdm name="tmp_out_strb_V_4"/></StgValue>
</operation>

<operation id="333" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
sw.epilog:5 %tmp_out_user_V_4 = load i1 %tmp_out_user_V

]]></Node>
<StgValue><ssdm name="tmp_out_user_V_4"/></StgValue>
</operation>

<operation id="334" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
sw.epilog:6 %tmp_out_id_V_4 = load i1 %tmp_out_id_V

]]></Node>
<StgValue><ssdm name="tmp_out_id_V_4"/></StgValue>
</operation>

<operation id="335" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
sw.epilog:7 %tmp_out_dest_V_4 = load i1 %tmp_out_dest_V

]]></Node>
<StgValue><ssdm name="tmp_out_dest_V_4"/></StgValue>
</operation>

<operation id="336" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog:8 %br_ln92 = br i1 %tmp_last_V_1, void %if.end40, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="337" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_2" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.end:0 %tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="338" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_2" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.end:1 %tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="339" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_2" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.end:2 %tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="340" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_2" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
while.end:3 %tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="341" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_2" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
while.end:4 %tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="342" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_2" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end:5 %tmp_data_V_4 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_4, void %sw.epilog

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="343" st_id="46" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V_2" val="1"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
while.end:6 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_4, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="344" st_id="47" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
if.end:0 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 0, i1 %tmp_id_V, i1 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="345" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
if.end:7 %br_ln92 = br void %if.end40

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="346" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end40:0 %state_1233 = phi i32 4096, void %if.end, i32 17, void %sw.bb, i32 %state_1, void %sw.epilog

]]></Node>
<StgValue><ssdm name="state_1233"/></StgValue>
</operation>

<operation id="347" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end40:1 %store_ln26 = store i32 %state_1233, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="348" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
if.end40:2 %br_ln26 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="349" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
for.inc:0 %j = phi i6 %add_ln39, void %for.inc.split, i6 32, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="350" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %tmp_data_V_1 = phi i32 %tmp_data_V_3, void %for.inc.split, i32 %tmp_data_V, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="351" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:2 %p_4_0_0_0108_phi = phi i1 %tmp_last_V, void %for.inc.split, i1 0, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="p_4_0_0_0108_phi"/></StgValue>
</operation>

<operation id="352" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:3 %icmp_ln39 = icmp_eq  i6 %j, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="353" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:4 %empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="354" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln39 = br i1 %icmp_ln39, void %for.inc.split, void %sw.epilog.loopexit

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="355" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc.split:1 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %j, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="356" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split:2 %zext_ln40 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="357" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:3 %add_ln40 = add i64 %zext_ln40, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="358" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="359" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="62">
<![CDATA[
for.inc.split:5 %sext_ln40 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="360" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:6 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln40

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:13 %add_ln39 = add i6 %j, i6 63

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="362" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.loopexit:0 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="363" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="364" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.split:8 %write_ln40 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %tmp_data_V_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="365" st_id="51" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="366" st_id="52" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="367" st_id="53" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="368" st_id="54" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="369" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="370" st_id="55" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:9 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="371" st_id="55" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
for.inc.split:10 %empty_20 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="372" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="44">
<![CDATA[
for.inc.split:11 %tmp_data_V_3 = extractvalue i44 %empty_20

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="373" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="44">
<![CDATA[
for.inc.split:12 %tmp_last_V = extractvalue i44 %empty_20

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="374" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:14 %br_ln39 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="375" st_id="56" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
while.end:6 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_4, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="376" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0">
<![CDATA[
while.end:7 %ret_ln98 = ret

]]></Node>
<StgValue><ssdm name="ret_ln98"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
