0.6
2016.4
Jan 23 2017
19:37:30
D:/Desktop/C.O_2018/single_cpu/single_cpu.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v,1522850632,verilog,,,,tb_cpu,,,../../../single_cpu.srcs/sources_1/imports/verilog_files,,,,,
D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v,1522850632,verilog,,,,ALU,,,../../../single_cpu.srcs/sources_1/imports/verilog_files,,,,,
D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v,1522850632,verilog,,,,RegisterFile,,,../../../single_cpu.srcs/sources_1/imports/verilog_files,,,,,
D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v,1522861187,verilog,,,D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/opcodes.v;D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v,control_unit;cpu;datapath;sign_extension,,,../../../single_cpu.srcs/sources_1/imports/verilog_files,,,,,
D:/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/opcodes.v,1522850632,verilog,,,,,,,,,,,,
