INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Carry_Adder 16/Carry_Adder 16.sim/sim_1/synth/timing/xsim/Carry_testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_Adder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Carry_Adder 16/Carry_Adder 16.srcs/sim_1/new/Carry_Adder_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Carry_testbench
