set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /afs/andrew.cmu.edu/usr1/zhiyingm/private/18240/projects/fpga-dsp/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnp7xJxe7
synUtils::sendTool -active {_icl_start_rpc -version "T-2022.06_Full64" -sync_file /tmp/vcs_dve_rpc.zhiyingm.32493}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.zhiyingm.32493}
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
ucliGUI::vpdAddHierarchy -scope fir_test -depth 1 -file /afs/andrew.cmu.edu/usr1/zhiyingm/private/18240/projects/fpga-dsp/inter.vpd; synopsys::dump -flush VPD0
synopsys::dump -add {fir_test.clock fir_test.data_in fir_test.data_out fir_test.done fir_test.error_num fir_test.mat_input fir_test.mat_output fir_test.reset fir_test.sample_num fir_test.status_input fir_test.status_output fir_test.taps fir_test.xin fir_test.y } -aggregates  -fid VPD0
synopsys::run
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
set ucliGUI::state
ucliGUI::getSignalValues -scope fir_test -radix {hexadecimal } -list {{data_in[15:0]} }
if [catch {gui_sim_terminate}] {gui_sim_terminate -kill}
synopsys::finish
set ucliGUI::state
set ucliGUI::state
ucli_exit
