;redcode
;assert 1
	SPL -0, <332
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB <-127, 100
	ADD 3, @171
	CMP @-127, 100
	SUB <-127, 100
	SUB <-127, 100
	SUB 12, @10
	DAT <-130, #9
	SPL 0, <-177
	CMP <-127, 100
	SPL @-13
	CMP <-127, 100
	MOV -1, <-26
	SLT <-130, 9
	CMP @127, 106
	CMP @127, 106
	CMP 12, @-70
	SUB @2, @276
	SUB #1, <1
	SUB @2, @276
	SUB 12, 10
	CMP 12, @-70
	CMP 12, @10
	CMP -207, <-130
	SLT @-3, 530
	SLT -350, 3
	CMP <172, @200
	CMP <172, @200
	SUB <-127, 100
	SUB 0, <-901
	MOV -1, <-26
	SUB <-3, 321
	ADD <-30, 309
	CMP 12, @-70
	SUB 621, 10
	SUB <172, @200
	SUB <-3, 321
	SUB <-3, 321
	SUB @2, @276
	SLT 1, <-107
	CMP -207, <-120
	SUB -207, <-130
	SUB @2, @276
	CMP -207, <-120
	SPL -0, <332
	SPL -0, <332
	SUB #500, -33
