set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {cipher_text[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {plaintext[0]}]
set_property PACKAGE_PIN J15 [get_ports {cipher_text[15]}]
set_property PACKAGE_PIN L16 [get_ports {cipher_text[14]}]
set_property PACKAGE_PIN M13 [get_ports {cipher_text[13]}]
set_property PACKAGE_PIN R15 [get_ports {cipher_text[12]}]
set_property PACKAGE_PIN R17 [get_ports {cipher_text[11]}]
set_property PACKAGE_PIN T18 [get_ports {cipher_text[10]}]
set_property PACKAGE_PIN U18 [get_ports {cipher_text[9]}]
set_property PACKAGE_PIN R13 [get_ports {cipher_text[8]}]
set_property PACKAGE_PIN T8 [get_ports {cipher_text[7]}]
set_property PACKAGE_PIN U8 [get_ports {cipher_text[6]}]
set_property PACKAGE_PIN R16 [get_ports {cipher_text[5]}]
set_property PACKAGE_PIN T13 [get_ports {cipher_text[4]}]
set_property PACKAGE_PIN H6 [get_ports {cipher_text[3]}]
set_property PACKAGE_PIN U12 [get_ports {cipher_text[2]}]
set_property PACKAGE_PIN U11 [get_ports {cipher_text[1]}]
set_property PACKAGE_PIN V10 [get_ports {cipher_text[0]}]
set_property PACKAGE_PIN H17 [get_ports {plaintext[15]}]
set_property PACKAGE_PIN K15 [get_ports {plaintext[14]}]
set_property PACKAGE_PIN J13 [get_ports {plaintext[13]}]
set_property PACKAGE_PIN N14 [get_ports {plaintext[12]}]
set_property PACKAGE_PIN R18 [get_ports {plaintext[11]}]
set_property PACKAGE_PIN V17 [get_ports {plaintext[10]}]
set_property PACKAGE_PIN U17 [get_ports {plaintext[9]}]
set_property PACKAGE_PIN U16 [get_ports {plaintext[8]}]
set_property PACKAGE_PIN V16 [get_ports {plaintext[7]}]
set_property PACKAGE_PIN T15 [get_ports {plaintext[6]}]
set_property PACKAGE_PIN U14 [get_ports {plaintext[5]}]
set_property PACKAGE_PIN T16 [get_ports {plaintext[4]}]
set_property PACKAGE_PIN V15 [get_ports {plaintext[3]}]
set_property PACKAGE_PIN V14 [get_ports {plaintext[2]}]
set_property PACKAGE_PIN V12 [get_ports {plaintext[1]}]
set_property PACKAGE_PIN V11 [get_ports {plaintext[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports rst]
set_property PACKAGE_PIN N17 [get_ports rst]

## Clock signal
set_property -dict { PACKAGE_PIN E3    IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
#create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {CLK100MHZ}];