
STM32_HAL_IC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003724  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080038b0  080038b0  000048b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038f0  080038f0  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080038f0  080038f0  0000505c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080038f0  080038f0  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038f0  080038f0  000048f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080038f4  080038f4  000048f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080038f8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  2000005c  08003954  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000020c  08003954  0000520c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006f0f  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000126e  00000000  00000000  0000bf9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000730  00000000  00000000  0000d210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000578  00000000  00000000  0000d940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000255a9  00000000  00000000  0000deb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008a4b  00000000  00000000  00033461  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6984  00000000  00000000  0003beac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00122830  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000230c  00000000  00000000  00122874  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00124b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003894 	.word	0x08003894

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08003894 	.word	0x08003894

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <main>:
volatile float lux;

I2C_HandleTypeDef h_I2C1;

int main()
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
    HAL_Init();
 8000b44:	f000 f9df 	bl	8000f06 <HAL_Init>
    i2c_init();
 8000b48:	f000 f814 	bl	8000b74 <i2c_init>
    opt3001_init();
 8000b4c:	f000 f86c 	bl	8000c28 <opt3001_init>
    HAL_Delay(100);
 8000b50:	2064      	movs	r0, #100	@ 0x64
 8000b52:	f000 fa4d 	bl	8000ff0 <HAL_Delay>

    while(1)
    {
        lux = opt3001_read_lux();
 8000b56:	f000 f887 	bl	8000c68 <opt3001_read_lux>
 8000b5a:	eef0 7a40 	vmov.f32	s15, s0
 8000b5e:	4b02      	ldr	r3, [pc, #8]	@ (8000b68 <main+0x28>)
 8000b60:	edc3 7a00 	vstr	s15, [r3]
 8000b64:	e7f7      	b.n	8000b56 <main+0x16>
 8000b66:	bf00      	nop
 8000b68:	20000078 	.word	0x20000078

08000b6c <Error_Handler>:
}



void Error_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
    // Optional: add some error indication here, like blinking an LED or infinite loop
    while(1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <Error_Handler+0x4>

08000b74 <i2c_init>:
    {
    }
}

void i2c_init()
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b088      	sub	sp, #32
 8000b78:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7a:	f107 030c 	add.w	r3, r7, #12
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]
 8000b84:	609a      	str	r2, [r3, #8]
 8000b86:	60da      	str	r2, [r3, #12]
 8000b88:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b8a:	4b22      	ldr	r3, [pc, #136]	@ (8000c14 <i2c_init+0xa0>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	4a21      	ldr	r2, [pc, #132]	@ (8000c14 <i2c_init+0xa0>)
 8000b90:	f043 0302 	orr.w	r3, r3, #2
 8000b94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b96:	4b1f      	ldr	r3, [pc, #124]	@ (8000c14 <i2c_init+0xa0>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9a:	f003 0302 	and.w	r3, r3, #2
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c14 <i2c_init+0xa0>)
 8000ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ba6:	4a1b      	ldr	r2, [pc, #108]	@ (8000c14 <i2c_init+0xa0>)
 8000ba8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bac:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bae:	4b19      	ldr	r3, [pc, #100]	@ (8000c14 <i2c_init+0xa0>)
 8000bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]

    // PB6 = SCL, PB7 = SDA
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8000bba:	23c0      	movs	r3, #192	@ 0xc0
 8000bbc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bbe:	2312      	movs	r3, #18
 8000bc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bca:	2304      	movs	r3, #4
 8000bcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bce:	f107 030c 	add.w	r3, r7, #12
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4810      	ldr	r0, [pc, #64]	@ (8000c18 <i2c_init+0xa4>)
 8000bd6:	f000 fb15 	bl	8001204 <HAL_GPIO_Init>

    h_I2C1.Instance = I2C1;
 8000bda:	4b10      	ldr	r3, [pc, #64]	@ (8000c1c <i2c_init+0xa8>)
 8000bdc:	4a10      	ldr	r2, [pc, #64]	@ (8000c20 <i2c_init+0xac>)
 8000bde:	601a      	str	r2, [r3, #0]
    h_I2C1.Init.Timing = 0x00707CBB;
 8000be0:	4b0e      	ldr	r3, [pc, #56]	@ (8000c1c <i2c_init+0xa8>)
 8000be2:	4a10      	ldr	r2, [pc, #64]	@ (8000c24 <i2c_init+0xb0>)
 8000be4:	605a      	str	r2, [r3, #4]
    h_I2C1.Init.OwnAddress1 = 0;
 8000be6:	4b0d      	ldr	r3, [pc, #52]	@ (8000c1c <i2c_init+0xa8>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
    h_I2C1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bec:	4b0b      	ldr	r3, [pc, #44]	@ (8000c1c <i2c_init+0xa8>)
 8000bee:	2201      	movs	r2, #1
 8000bf0:	60da      	str	r2, [r3, #12]
    h_I2C1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8000c1c <i2c_init+0xa8>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	611a      	str	r2, [r3, #16]
    h_I2C1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bf8:	4b08      	ldr	r3, [pc, #32]	@ (8000c1c <i2c_init+0xa8>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	61da      	str	r2, [r3, #28]
    h_I2C1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bfe:	4b07      	ldr	r3, [pc, #28]	@ (8000c1c <i2c_init+0xa8>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	621a      	str	r2, [r3, #32]

    HAL_I2C_Init(&h_I2C1);
 8000c04:	4805      	ldr	r0, [pc, #20]	@ (8000c1c <i2c_init+0xa8>)
 8000c06:	f000 fca7 	bl	8001558 <HAL_I2C_Init>
}
 8000c0a:	bf00      	nop
 8000c0c:	3720      	adds	r7, #32
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40021000 	.word	0x40021000
 8000c18:	48000400 	.word	0x48000400
 8000c1c:	2000007c 	.word	0x2000007c
 8000c20:	40005400 	.word	0x40005400
 8000c24:	00707cbb 	.word	0x00707cbb

08000c28 <opt3001_init>:


void opt3001_init()
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af02      	add	r7, sp, #8
    uint8_t data[3];
    uint16_t config = 0xC410;
 8000c2e:	f24c 4310 	movw	r3, #50192	@ 0xc410
 8000c32:	80fb      	strh	r3, [r7, #6]

    data[0] = 0x01;
 8000c34:	2301      	movs	r3, #1
 8000c36:	703b      	strb	r3, [r7, #0]
    data[1] = config >> 8;
 8000c38:	88fb      	ldrh	r3, [r7, #6]
 8000c3a:	0a1b      	lsrs	r3, r3, #8
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	707b      	strb	r3, [r7, #1]
    data[2] = config & 0xFF;
 8000c42:	88fb      	ldrh	r3, [r7, #6]
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	70bb      	strb	r3, [r7, #2]

    HAL_I2C_Master_Transmit(&h_I2C1, device_addr, data, 3, HAL_MAX_DELAY);
 8000c48:	463a      	mov	r2, r7
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	2303      	movs	r3, #3
 8000c52:	218e      	movs	r1, #142	@ 0x8e
 8000c54:	4803      	ldr	r0, [pc, #12]	@ (8000c64 <opt3001_init+0x3c>)
 8000c56:	f000 fd1b 	bl	8001690 <HAL_I2C_Master_Transmit>
}
 8000c5a:	bf00      	nop
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	2000007c 	.word	0x2000007c

08000c68 <opt3001_read_lux>:

float opt3001_read_lux()
{
 8000c68:	b5b0      	push	{r4, r5, r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af02      	add	r7, sp, #8
    uint8_t reg = 0x00;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	727b      	strb	r3, [r7, #9]
    uint8_t rx[2];
    uint16_t raw;
    uint16_t exponent, mantissa;

    HAL_I2C_Master_Transmit(&h_I2C1, device_addr, &reg, 1, HAL_MAX_DELAY);
 8000c72:	f107 0209 	add.w	r2, r7, #9
 8000c76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c7a:	9300      	str	r3, [sp, #0]
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	218e      	movs	r1, #142	@ 0x8e
 8000c80:	4829      	ldr	r0, [pc, #164]	@ (8000d28 <opt3001_read_lux+0xc0>)
 8000c82:	f000 fd05 	bl	8001690 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&h_I2C1, device_addr, rx, 2, HAL_MAX_DELAY);
 8000c86:	1d3a      	adds	r2, r7, #4
 8000c88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c8c:	9300      	str	r3, [sp, #0]
 8000c8e:	2302      	movs	r3, #2
 8000c90:	218e      	movs	r1, #142	@ 0x8e
 8000c92:	4825      	ldr	r0, [pc, #148]	@ (8000d28 <opt3001_read_lux+0xc0>)
 8000c94:	f000 fe14 	bl	80018c0 <HAL_I2C_Master_Receive>

    raw = (rx[0] << 8) | rx[1];
 8000c98:	793b      	ldrb	r3, [r7, #4]
 8000c9a:	b21b      	sxth	r3, r3
 8000c9c:	021b      	lsls	r3, r3, #8
 8000c9e:	b21a      	sxth	r2, r3
 8000ca0:	797b      	ldrb	r3, [r7, #5]
 8000ca2:	b21b      	sxth	r3, r3
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	b21b      	sxth	r3, r3
 8000ca8:	81fb      	strh	r3, [r7, #14]

    exponent = (raw >> 12) & 0x0F;
 8000caa:	89fb      	ldrh	r3, [r7, #14]
 8000cac:	0b1b      	lsrs	r3, r3, #12
 8000cae:	81bb      	strh	r3, [r7, #12]
    mantissa = raw & 0x0FFF;
 8000cb0:	89fb      	ldrh	r3, [r7, #14]
 8000cb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cb6:	817b      	strh	r3, [r7, #10]

    return (0.01 * pow(2, exponent)) * mantissa;
 8000cb8:	89bb      	ldrh	r3, [r7, #12]
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff fbc6 	bl	800044c <__aeabi_ui2d>
 8000cc0:	4602      	mov	r2, r0
 8000cc2:	460b      	mov	r3, r1
 8000cc4:	ec43 2b11 	vmov	d1, r2, r3
 8000cc8:	ed9f 0b13 	vldr	d0, [pc, #76]	@ 8000d18 <opt3001_read_lux+0xb0>
 8000ccc:	f001 fe82 	bl	80029d4 <pow>
 8000cd0:	ec51 0b10 	vmov	r0, r1, d0
 8000cd4:	a312      	add	r3, pc, #72	@ (adr r3, 8000d20 <opt3001_read_lux+0xb8>)
 8000cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cda:	f7ff fc31 	bl	8000540 <__aeabi_dmul>
 8000cde:	4602      	mov	r2, r0
 8000ce0:	460b      	mov	r3, r1
 8000ce2:	4614      	mov	r4, r2
 8000ce4:	461d      	mov	r5, r3
 8000ce6:	897b      	ldrh	r3, [r7, #10]
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff fbbf 	bl	800046c <__aeabi_i2d>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	460b      	mov	r3, r1
 8000cf2:	4620      	mov	r0, r4
 8000cf4:	4629      	mov	r1, r5
 8000cf6:	f7ff fc23 	bl	8000540 <__aeabi_dmul>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	4610      	mov	r0, r2
 8000d00:	4619      	mov	r1, r3
 8000d02:	f7ff fecd 	bl	8000aa0 <__aeabi_d2f>
 8000d06:	4603      	mov	r3, r0
 8000d08:	ee07 3a90 	vmov	s15, r3
}
 8000d0c:	eeb0 0a67 	vmov.f32	s0, s15
 8000d10:	3710      	adds	r7, #16
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bdb0      	pop	{r4, r5, r7, pc}
 8000d16:	bf00      	nop
 8000d18:	00000000 	.word	0x00000000
 8000d1c:	40000000 	.word	0x40000000
 8000d20:	47ae147b 	.word	0x47ae147b
 8000d24:	3f847ae1 	.word	0x3f847ae1
 8000d28:	2000007c 	.word	0x2000007c

08000d2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d32:	4b0f      	ldr	r3, [pc, #60]	@ (8000d70 <HAL_MspInit+0x44>)
 8000d34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d36:	4a0e      	ldr	r2, [pc, #56]	@ (8000d70 <HAL_MspInit+0x44>)
 8000d38:	f043 0301 	orr.w	r3, r3, #1
 8000d3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d70 <HAL_MspInit+0x44>)
 8000d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d42:	f003 0301 	and.w	r3, r3, #1
 8000d46:	607b      	str	r3, [r7, #4]
 8000d48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d4a:	4b09      	ldr	r3, [pc, #36]	@ (8000d70 <HAL_MspInit+0x44>)
 8000d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d4e:	4a08      	ldr	r2, [pc, #32]	@ (8000d70 <HAL_MspInit+0x44>)
 8000d50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d54:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d56:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <HAL_MspInit+0x44>)
 8000d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d5e:	603b      	str	r3, [r7, #0]
 8000d60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d62:	bf00      	nop
 8000d64:	370c      	adds	r7, #12
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	40021000 	.word	0x40021000

08000d74 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b0ac      	sub	sp, #176	@ 0xb0
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d8c:	f107 0314 	add.w	r3, r7, #20
 8000d90:	2288      	movs	r2, #136	@ 0x88
 8000d92:	2100      	movs	r1, #0
 8000d94:	4618      	mov	r0, r3
 8000d96:	f001 fdeb 	bl	8002970 <memset>
  if(hi2c->Instance==I2C1)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a21      	ldr	r2, [pc, #132]	@ (8000e24 <HAL_I2C_MspInit+0xb0>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d13a      	bne.n	8000e1a <HAL_I2C_MspInit+0xa6>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000da4:	2340      	movs	r3, #64	@ 0x40
 8000da6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000da8:	2300      	movs	r3, #0
 8000daa:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dac:	f107 0314 	add.w	r3, r7, #20
 8000db0:	4618      	mov	r0, r3
 8000db2:	f001 f921 	bl	8001ff8 <HAL_RCCEx_PeriphCLKConfig>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000dbc:	f7ff fed6 	bl	8000b6c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc0:	4b19      	ldr	r3, [pc, #100]	@ (8000e28 <HAL_I2C_MspInit+0xb4>)
 8000dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc4:	4a18      	ldr	r2, [pc, #96]	@ (8000e28 <HAL_I2C_MspInit+0xb4>)
 8000dc6:	f043 0302 	orr.w	r3, r3, #2
 8000dca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dcc:	4b16      	ldr	r3, [pc, #88]	@ (8000e28 <HAL_I2C_MspInit+0xb4>)
 8000dce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd0:	f003 0302 	and.w	r3, r3, #2
 8000dd4:	613b      	str	r3, [r7, #16]
 8000dd6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000dd8:	23c0      	movs	r3, #192	@ 0xc0
 8000dda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dde:	2312      	movs	r3, #18
 8000de0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dea:	2303      	movs	r3, #3
 8000dec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000df0:	2304      	movs	r3, #4
 8000df2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	480b      	ldr	r0, [pc, #44]	@ (8000e2c <HAL_I2C_MspInit+0xb8>)
 8000dfe:	f000 fa01 	bl	8001204 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e02:	4b09      	ldr	r3, [pc, #36]	@ (8000e28 <HAL_I2C_MspInit+0xb4>)
 8000e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e06:	4a08      	ldr	r2, [pc, #32]	@ (8000e28 <HAL_I2C_MspInit+0xb4>)
 8000e08:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e0e:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <HAL_I2C_MspInit+0xb4>)
 8000e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000e1a:	bf00      	nop
 8000e1c:	37b0      	adds	r7, #176	@ 0xb0
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40005400 	.word	0x40005400
 8000e28:	40021000 	.word	0x40021000
 8000e2c:	48000400 	.word	0x48000400

08000e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <NMI_Handler+0x4>

08000e38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <HardFault_Handler+0x4>

08000e40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e44:	bf00      	nop
 8000e46:	e7fd      	b.n	8000e44 <MemManage_Handler+0x4>

08000e48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <BusFault_Handler+0x4>

08000e50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <UsageFault_Handler+0x4>

08000e58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e78:	bf00      	nop
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr

08000e82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e86:	f000 f893 	bl	8000fb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e94:	4b06      	ldr	r3, [pc, #24]	@ (8000eb0 <SystemInit+0x20>)
 8000e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e9a:	4a05      	ldr	r2, [pc, #20]	@ (8000eb0 <SystemInit+0x20>)
 8000e9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ea0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000eb4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000eec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000eb8:	f7ff ffea 	bl	8000e90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ebc:	480c      	ldr	r0, [pc, #48]	@ (8000ef0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ebe:	490d      	ldr	r1, [pc, #52]	@ (8000ef4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ec0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef8 <LoopForever+0xe>)
  movs r3, #0
 8000ec2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ec4:	e002      	b.n	8000ecc <LoopCopyDataInit>

08000ec6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ec6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ec8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eca:	3304      	adds	r3, #4

08000ecc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ecc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ece:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed0:	d3f9      	bcc.n	8000ec6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8000efc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ed4:	4c0a      	ldr	r4, [pc, #40]	@ (8000f00 <LoopForever+0x16>)
  movs r3, #0
 8000ed6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ed8:	e001      	b.n	8000ede <LoopFillZerobss>

08000eda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000edc:	3204      	adds	r2, #4

08000ede <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ede:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee0:	d3fb      	bcc.n	8000eda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ee2:	f001 fd53 	bl	800298c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ee6:	f7ff fe2b 	bl	8000b40 <main>

08000eea <LoopForever>:

LoopForever:
    b LoopForever
 8000eea:	e7fe      	b.n	8000eea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000eec:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000ef0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ef4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ef8:	080038f8 	.word	0x080038f8
  ldr r2, =_sbss
 8000efc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000f00:	2000020c 	.word	0x2000020c

08000f04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f04:	e7fe      	b.n	8000f04 <ADC1_2_IRQHandler>

08000f06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b082      	sub	sp, #8
 8000f0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f10:	2003      	movs	r0, #3
 8000f12:	f000 f943 	bl	800119c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f16:	200f      	movs	r0, #15
 8000f18:	f000 f80e 	bl	8000f38 <HAL_InitTick>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d002      	beq.n	8000f28 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
 8000f24:	71fb      	strb	r3, [r7, #7]
 8000f26:	e001      	b.n	8000f2c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f28:	f7ff ff00 	bl	8000d2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
	...

08000f38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f40:	2300      	movs	r3, #0
 8000f42:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000f44:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <HAL_InitTick+0x6c>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d023      	beq.n	8000f94 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000f4c:	4b16      	ldr	r3, [pc, #88]	@ (8000fa8 <HAL_InitTick+0x70>)
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	4b14      	ldr	r3, [pc, #80]	@ (8000fa4 <HAL_InitTick+0x6c>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	4619      	mov	r1, r3
 8000f56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f62:	4618      	mov	r0, r3
 8000f64:	f000 f941 	bl	80011ea <HAL_SYSTICK_Config>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d10f      	bne.n	8000f8e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2b0f      	cmp	r3, #15
 8000f72:	d809      	bhi.n	8000f88 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f74:	2200      	movs	r2, #0
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f7c:	f000 f919 	bl	80011b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f80:	4a0a      	ldr	r2, [pc, #40]	@ (8000fac <HAL_InitTick+0x74>)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6013      	str	r3, [r2, #0]
 8000f86:	e007      	b.n	8000f98 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	73fb      	strb	r3, [r7, #15]
 8000f8c:	e004      	b.n	8000f98 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	73fb      	strb	r3, [r7, #15]
 8000f92:	e001      	b.n	8000f98 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000008 	.word	0x20000008
 8000fa8:	20000000 	.word	0x20000000
 8000fac:	20000004 	.word	0x20000004

08000fb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fb4:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <HAL_IncTick+0x20>)
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	461a      	mov	r2, r3
 8000fba:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <HAL_IncTick+0x24>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	4a04      	ldr	r2, [pc, #16]	@ (8000fd4 <HAL_IncTick+0x24>)
 8000fc2:	6013      	str	r3, [r2, #0]
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	20000008 	.word	0x20000008
 8000fd4:	200000d0 	.word	0x200000d0

08000fd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  return uwTick;
 8000fdc:	4b03      	ldr	r3, [pc, #12]	@ (8000fec <HAL_GetTick+0x14>)
 8000fde:	681b      	ldr	r3, [r3, #0]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	200000d0 	.word	0x200000d0

08000ff0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ff8:	f7ff ffee 	bl	8000fd8 <HAL_GetTick>
 8000ffc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001008:	d005      	beq.n	8001016 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800100a:	4b0a      	ldr	r3, [pc, #40]	@ (8001034 <HAL_Delay+0x44>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	461a      	mov	r2, r3
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	4413      	add	r3, r2
 8001014:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001016:	bf00      	nop
 8001018:	f7ff ffde 	bl	8000fd8 <HAL_GetTick>
 800101c:	4602      	mov	r2, r0
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	68fa      	ldr	r2, [r7, #12]
 8001024:	429a      	cmp	r2, r3
 8001026:	d8f7      	bhi.n	8001018 <HAL_Delay+0x28>
  {
  }
}
 8001028:	bf00      	nop
 800102a:	bf00      	nop
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000008 	.word	0x20000008

08001038 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f003 0307 	and.w	r3, r3, #7
 8001046:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001048:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <__NVIC_SetPriorityGrouping+0x44>)
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800104e:	68ba      	ldr	r2, [r7, #8]
 8001050:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001054:	4013      	ands	r3, r2
 8001056:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001060:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001064:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001068:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800106a:	4a04      	ldr	r2, [pc, #16]	@ (800107c <__NVIC_SetPriorityGrouping+0x44>)
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	60d3      	str	r3, [r2, #12]
}
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001084:	4b04      	ldr	r3, [pc, #16]	@ (8001098 <__NVIC_GetPriorityGrouping+0x18>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	0a1b      	lsrs	r3, r3, #8
 800108a:	f003 0307 	and.w	r3, r3, #7
}
 800108e:	4618      	mov	r0, r3
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	e000ed00 	.word	0xe000ed00

0800109c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	6039      	str	r1, [r7, #0]
 80010a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	db0a      	blt.n	80010c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	b2da      	uxtb	r2, r3
 80010b4:	490c      	ldr	r1, [pc, #48]	@ (80010e8 <__NVIC_SetPriority+0x4c>)
 80010b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ba:	0112      	lsls	r2, r2, #4
 80010bc:	b2d2      	uxtb	r2, r2
 80010be:	440b      	add	r3, r1
 80010c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010c4:	e00a      	b.n	80010dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	b2da      	uxtb	r2, r3
 80010ca:	4908      	ldr	r1, [pc, #32]	@ (80010ec <__NVIC_SetPriority+0x50>)
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	f003 030f 	and.w	r3, r3, #15
 80010d2:	3b04      	subs	r3, #4
 80010d4:	0112      	lsls	r2, r2, #4
 80010d6:	b2d2      	uxtb	r2, r2
 80010d8:	440b      	add	r3, r1
 80010da:	761a      	strb	r2, [r3, #24]
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	e000e100 	.word	0xe000e100
 80010ec:	e000ed00 	.word	0xe000ed00

080010f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b089      	sub	sp, #36	@ 0x24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	f003 0307 	and.w	r3, r3, #7
 8001102:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001104:	69fb      	ldr	r3, [r7, #28]
 8001106:	f1c3 0307 	rsb	r3, r3, #7
 800110a:	2b04      	cmp	r3, #4
 800110c:	bf28      	it	cs
 800110e:	2304      	movcs	r3, #4
 8001110:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	3304      	adds	r3, #4
 8001116:	2b06      	cmp	r3, #6
 8001118:	d902      	bls.n	8001120 <NVIC_EncodePriority+0x30>
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	3b03      	subs	r3, #3
 800111e:	e000      	b.n	8001122 <NVIC_EncodePriority+0x32>
 8001120:	2300      	movs	r3, #0
 8001122:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001124:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	43da      	mvns	r2, r3
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	401a      	ands	r2, r3
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001138:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	fa01 f303 	lsl.w	r3, r1, r3
 8001142:	43d9      	mvns	r1, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001148:	4313      	orrs	r3, r2
         );
}
 800114a:	4618      	mov	r0, r3
 800114c:	3724      	adds	r7, #36	@ 0x24
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
	...

08001158 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3b01      	subs	r3, #1
 8001164:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001168:	d301      	bcc.n	800116e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800116a:	2301      	movs	r3, #1
 800116c:	e00f      	b.n	800118e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800116e:	4a0a      	ldr	r2, [pc, #40]	@ (8001198 <SysTick_Config+0x40>)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	3b01      	subs	r3, #1
 8001174:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001176:	210f      	movs	r1, #15
 8001178:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800117c:	f7ff ff8e 	bl	800109c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001180:	4b05      	ldr	r3, [pc, #20]	@ (8001198 <SysTick_Config+0x40>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001186:	4b04      	ldr	r3, [pc, #16]	@ (8001198 <SysTick_Config+0x40>)
 8001188:	2207      	movs	r2, #7
 800118a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	e000e010 	.word	0xe000e010

0800119c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f7ff ff47 	bl	8001038 <__NVIC_SetPriorityGrouping>
}
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b086      	sub	sp, #24
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	4603      	mov	r3, r0
 80011ba:	60b9      	str	r1, [r7, #8]
 80011bc:	607a      	str	r2, [r7, #4]
 80011be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011c0:	2300      	movs	r3, #0
 80011c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011c4:	f7ff ff5c 	bl	8001080 <__NVIC_GetPriorityGrouping>
 80011c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	68b9      	ldr	r1, [r7, #8]
 80011ce:	6978      	ldr	r0, [r7, #20]
 80011d0:	f7ff ff8e 	bl	80010f0 <NVIC_EncodePriority>
 80011d4:	4602      	mov	r2, r0
 80011d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011da:	4611      	mov	r1, r2
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff5d 	bl	800109c <__NVIC_SetPriority>
}
 80011e2:	bf00      	nop
 80011e4:	3718      	adds	r7, #24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011f2:	6878      	ldr	r0, [r7, #4]
 80011f4:	f7ff ffb0 	bl	8001158 <SysTick_Config>
 80011f8:	4603      	mov	r3, r0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
	...

08001204 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001204:	b480      	push	{r7}
 8001206:	b087      	sub	sp, #28
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800120e:	2300      	movs	r3, #0
 8001210:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001212:	e17f      	b.n	8001514 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	2101      	movs	r1, #1
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	fa01 f303 	lsl.w	r3, r1, r3
 8001220:	4013      	ands	r3, r2
 8001222:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2b00      	cmp	r3, #0
 8001228:	f000 8171 	beq.w	800150e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f003 0303 	and.w	r3, r3, #3
 8001234:	2b01      	cmp	r3, #1
 8001236:	d005      	beq.n	8001244 <HAL_GPIO_Init+0x40>
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f003 0303 	and.w	r3, r3, #3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d130      	bne.n	80012a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	2203      	movs	r2, #3
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	4013      	ands	r3, r2
 800125a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	68da      	ldr	r2, [r3, #12]
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	4313      	orrs	r3, r2
 800126c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800127a:	2201      	movs	r2, #1
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	43db      	mvns	r3, r3
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	4013      	ands	r3, r2
 8001288:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	091b      	lsrs	r3, r3, #4
 8001290:	f003 0201 	and.w	r2, r3, #1
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	4313      	orrs	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f003 0303 	and.w	r3, r3, #3
 80012ae:	2b03      	cmp	r3, #3
 80012b0:	d118      	bne.n	80012e4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80012b8:	2201      	movs	r2, #1
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	693a      	ldr	r2, [r7, #16]
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	08db      	lsrs	r3, r3, #3
 80012ce:	f003 0201 	and.w	r2, r3, #1
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	4313      	orrs	r3, r2
 80012dc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	693a      	ldr	r2, [r7, #16]
 80012e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f003 0303 	and.w	r3, r3, #3
 80012ec:	2b03      	cmp	r3, #3
 80012ee:	d017      	beq.n	8001320 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	2203      	movs	r2, #3
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	43db      	mvns	r3, r3
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	4013      	ands	r3, r2
 8001306:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	693a      	ldr	r2, [r7, #16]
 8001316:	4313      	orrs	r3, r2
 8001318:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f003 0303 	and.w	r3, r3, #3
 8001328:	2b02      	cmp	r3, #2
 800132a:	d123      	bne.n	8001374 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	08da      	lsrs	r2, r3, #3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3208      	adds	r2, #8
 8001334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001338:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	f003 0307 	and.w	r3, r3, #7
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	220f      	movs	r2, #15
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	43db      	mvns	r3, r3
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	4013      	ands	r3, r2
 800134e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	691a      	ldr	r2, [r3, #16]
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	4313      	orrs	r3, r2
 8001364:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	08da      	lsrs	r2, r3, #3
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	3208      	adds	r2, #8
 800136e:	6939      	ldr	r1, [r7, #16]
 8001370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	2203      	movs	r2, #3
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	43db      	mvns	r3, r3
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	4013      	ands	r3, r2
 800138a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f003 0203 	and.w	r2, r3, #3
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	fa02 f303 	lsl.w	r3, r2, r3
 800139c:	693a      	ldr	r2, [r7, #16]
 800139e:	4313      	orrs	r3, r2
 80013a0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	f000 80ac 	beq.w	800150e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b6:	4b5f      	ldr	r3, [pc, #380]	@ (8001534 <HAL_GPIO_Init+0x330>)
 80013b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ba:	4a5e      	ldr	r2, [pc, #376]	@ (8001534 <HAL_GPIO_Init+0x330>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80013c2:	4b5c      	ldr	r3, [pc, #368]	@ (8001534 <HAL_GPIO_Init+0x330>)
 80013c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	60bb      	str	r3, [r7, #8]
 80013cc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013ce:	4a5a      	ldr	r2, [pc, #360]	@ (8001538 <HAL_GPIO_Init+0x334>)
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	089b      	lsrs	r3, r3, #2
 80013d4:	3302      	adds	r3, #2
 80013d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013da:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	f003 0303 	and.w	r3, r3, #3
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	220f      	movs	r2, #15
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	43db      	mvns	r3, r3
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	4013      	ands	r3, r2
 80013f0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80013f8:	d025      	beq.n	8001446 <HAL_GPIO_Init+0x242>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a4f      	ldr	r2, [pc, #316]	@ (800153c <HAL_GPIO_Init+0x338>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d01f      	beq.n	8001442 <HAL_GPIO_Init+0x23e>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a4e      	ldr	r2, [pc, #312]	@ (8001540 <HAL_GPIO_Init+0x33c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d019      	beq.n	800143e <HAL_GPIO_Init+0x23a>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a4d      	ldr	r2, [pc, #308]	@ (8001544 <HAL_GPIO_Init+0x340>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d013      	beq.n	800143a <HAL_GPIO_Init+0x236>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a4c      	ldr	r2, [pc, #304]	@ (8001548 <HAL_GPIO_Init+0x344>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d00d      	beq.n	8001436 <HAL_GPIO_Init+0x232>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a4b      	ldr	r2, [pc, #300]	@ (800154c <HAL_GPIO_Init+0x348>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d007      	beq.n	8001432 <HAL_GPIO_Init+0x22e>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4a4a      	ldr	r2, [pc, #296]	@ (8001550 <HAL_GPIO_Init+0x34c>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d101      	bne.n	800142e <HAL_GPIO_Init+0x22a>
 800142a:	2306      	movs	r3, #6
 800142c:	e00c      	b.n	8001448 <HAL_GPIO_Init+0x244>
 800142e:	2307      	movs	r3, #7
 8001430:	e00a      	b.n	8001448 <HAL_GPIO_Init+0x244>
 8001432:	2305      	movs	r3, #5
 8001434:	e008      	b.n	8001448 <HAL_GPIO_Init+0x244>
 8001436:	2304      	movs	r3, #4
 8001438:	e006      	b.n	8001448 <HAL_GPIO_Init+0x244>
 800143a:	2303      	movs	r3, #3
 800143c:	e004      	b.n	8001448 <HAL_GPIO_Init+0x244>
 800143e:	2302      	movs	r3, #2
 8001440:	e002      	b.n	8001448 <HAL_GPIO_Init+0x244>
 8001442:	2301      	movs	r3, #1
 8001444:	e000      	b.n	8001448 <HAL_GPIO_Init+0x244>
 8001446:	2300      	movs	r3, #0
 8001448:	697a      	ldr	r2, [r7, #20]
 800144a:	f002 0203 	and.w	r2, r2, #3
 800144e:	0092      	lsls	r2, r2, #2
 8001450:	4093      	lsls	r3, r2
 8001452:	693a      	ldr	r2, [r7, #16]
 8001454:	4313      	orrs	r3, r2
 8001456:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001458:	4937      	ldr	r1, [pc, #220]	@ (8001538 <HAL_GPIO_Init+0x334>)
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	089b      	lsrs	r3, r3, #2
 800145e:	3302      	adds	r3, #2
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001466:	4b3b      	ldr	r3, [pc, #236]	@ (8001554 <HAL_GPIO_Init+0x350>)
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	43db      	mvns	r3, r3
 8001470:	693a      	ldr	r2, [r7, #16]
 8001472:	4013      	ands	r3, r2
 8001474:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d003      	beq.n	800148a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	4313      	orrs	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800148a:	4a32      	ldr	r2, [pc, #200]	@ (8001554 <HAL_GPIO_Init+0x350>)
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001490:	4b30      	ldr	r3, [pc, #192]	@ (8001554 <HAL_GPIO_Init+0x350>)
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	43db      	mvns	r3, r3
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	4013      	ands	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d003      	beq.n	80014b4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80014b4:	4a27      	ldr	r2, [pc, #156]	@ (8001554 <HAL_GPIO_Init+0x350>)
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80014ba:	4b26      	ldr	r3, [pc, #152]	@ (8001554 <HAL_GPIO_Init+0x350>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	43db      	mvns	r3, r3
 80014c4:	693a      	ldr	r2, [r7, #16]
 80014c6:	4013      	ands	r3, r2
 80014c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d003      	beq.n	80014de <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	4313      	orrs	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80014de:	4a1d      	ldr	r2, [pc, #116]	@ (8001554 <HAL_GPIO_Init+0x350>)
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80014e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001554 <HAL_GPIO_Init+0x350>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	43db      	mvns	r3, r3
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	4013      	ands	r3, r2
 80014f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d003      	beq.n	8001508 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001500:	693a      	ldr	r2, [r7, #16]
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	4313      	orrs	r3, r2
 8001506:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001508:	4a12      	ldr	r2, [pc, #72]	@ (8001554 <HAL_GPIO_Init+0x350>)
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	3301      	adds	r3, #1
 8001512:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	fa22 f303 	lsr.w	r3, r2, r3
 800151e:	2b00      	cmp	r3, #0
 8001520:	f47f ae78 	bne.w	8001214 <HAL_GPIO_Init+0x10>
  }
}
 8001524:	bf00      	nop
 8001526:	bf00      	nop
 8001528:	371c      	adds	r7, #28
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	40021000 	.word	0x40021000
 8001538:	40010000 	.word	0x40010000
 800153c:	48000400 	.word	0x48000400
 8001540:	48000800 	.word	0x48000800
 8001544:	48000c00 	.word	0x48000c00
 8001548:	48001000 	.word	0x48001000
 800154c:	48001400 	.word	0x48001400
 8001550:	48001800 	.word	0x48001800
 8001554:	40010400 	.word	0x40010400

08001558 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d101      	bne.n	800156a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e08d      	b.n	8001686 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b00      	cmp	r3, #0
 8001574:	d106      	bne.n	8001584 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f7ff fbf8 	bl	8000d74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2224      	movs	r2, #36	@ 0x24
 8001588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f022 0201 	bic.w	r2, r2, #1
 800159a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685a      	ldr	r2, [r3, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80015a8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	689a      	ldr	r2, [r3, #8]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80015b8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d107      	bne.n	80015d2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	e006      	b.n	80015e0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	689a      	ldr	r2, [r3, #8]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80015de:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d108      	bne.n	80015fa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	685a      	ldr	r2, [r3, #4]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	e007      	b.n	800160a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	685a      	ldr	r2, [r3, #4]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001608:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	6812      	ldr	r2, [r2, #0]
 8001614:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001618:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800161c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	68da      	ldr	r2, [r3, #12]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800162c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	691a      	ldr	r2, [r3, #16]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	430a      	orrs	r2, r1
 8001646:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	69d9      	ldr	r1, [r3, #28]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6a1a      	ldr	r2, [r3, #32]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	430a      	orrs	r2, r1
 8001656:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f042 0201 	orr.w	r2, r2, #1
 8001666:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2200      	movs	r2, #0
 800166c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2220      	movs	r2, #32
 8001672:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b088      	sub	sp, #32
 8001694:	af02      	add	r7, sp, #8
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	607a      	str	r2, [r7, #4]
 800169a:	461a      	mov	r2, r3
 800169c:	460b      	mov	r3, r1
 800169e:	817b      	strh	r3, [r7, #10]
 80016a0:	4613      	mov	r3, r2
 80016a2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	2b20      	cmp	r3, #32
 80016ae:	f040 80fd 	bne.w	80018ac <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d101      	bne.n	80016c0 <HAL_I2C_Master_Transmit+0x30>
 80016bc:	2302      	movs	r3, #2
 80016be:	e0f6      	b.n	80018ae <HAL_I2C_Master_Transmit+0x21e>
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	2201      	movs	r2, #1
 80016c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80016c8:	f7ff fc86 	bl	8000fd8 <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	2319      	movs	r3, #25
 80016d4:	2201      	movs	r2, #1
 80016d6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80016da:	68f8      	ldr	r0, [r7, #12]
 80016dc:	f000 fa0a 	bl	8001af4 <I2C_WaitOnFlagUntilTimeout>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e0e1      	b.n	80018ae <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	2221      	movs	r2, #33	@ 0x21
 80016ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	2210      	movs	r2, #16
 80016f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	2200      	movs	r2, #0
 80016fe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	893a      	ldrh	r2, [r7, #8]
 800170a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2200      	movs	r2, #0
 8001710:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001716:	b29b      	uxth	r3, r3
 8001718:	2bff      	cmp	r3, #255	@ 0xff
 800171a:	d906      	bls.n	800172a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	22ff      	movs	r2, #255	@ 0xff
 8001720:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001722:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	e007      	b.n	800173a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800172e:	b29a      	uxth	r2, r3
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001734:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001738:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800173e:	2b00      	cmp	r3, #0
 8001740:	d024      	beq.n	800178c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001746:	781a      	ldrb	r2, [r3, #0]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001752:	1c5a      	adds	r2, r3, #1
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800175c:	b29b      	uxth	r3, r3
 800175e:	3b01      	subs	r3, #1
 8001760:	b29a      	uxth	r2, r3
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800176a:	3b01      	subs	r3, #1
 800176c:	b29a      	uxth	r2, r3
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001776:	b2db      	uxtb	r3, r3
 8001778:	3301      	adds	r3, #1
 800177a:	b2da      	uxtb	r2, r3
 800177c:	8979      	ldrh	r1, [r7, #10]
 800177e:	4b4e      	ldr	r3, [pc, #312]	@ (80018b8 <HAL_I2C_Master_Transmit+0x228>)
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	68f8      	ldr	r0, [r7, #12]
 8001786:	f000 fc05 	bl	8001f94 <I2C_TransferConfig>
 800178a:	e066      	b.n	800185a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001790:	b2da      	uxtb	r2, r3
 8001792:	8979      	ldrh	r1, [r7, #10]
 8001794:	4b48      	ldr	r3, [pc, #288]	@ (80018b8 <HAL_I2C_Master_Transmit+0x228>)
 8001796:	9300      	str	r3, [sp, #0]
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	68f8      	ldr	r0, [r7, #12]
 800179c:	f000 fbfa 	bl	8001f94 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80017a0:	e05b      	b.n	800185a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	6a39      	ldr	r1, [r7, #32]
 80017a6:	68f8      	ldr	r0, [r7, #12]
 80017a8:	f000 f9fd 	bl	8001ba6 <I2C_WaitOnTXISFlagUntilTimeout>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e07b      	b.n	80018ae <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017ba:	781a      	ldrb	r2, [r3, #0]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c6:	1c5a      	adds	r2, r3, #1
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	3b01      	subs	r3, #1
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017de:	3b01      	subs	r3, #1
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d034      	beq.n	800185a <HAL_I2C_Master_Transmit+0x1ca>
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d130      	bne.n	800185a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	9300      	str	r3, [sp, #0]
 80017fc:	6a3b      	ldr	r3, [r7, #32]
 80017fe:	2200      	movs	r2, #0
 8001800:	2180      	movs	r1, #128	@ 0x80
 8001802:	68f8      	ldr	r0, [r7, #12]
 8001804:	f000 f976 	bl	8001af4 <I2C_WaitOnFlagUntilTimeout>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e04d      	b.n	80018ae <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001816:	b29b      	uxth	r3, r3
 8001818:	2bff      	cmp	r3, #255	@ 0xff
 800181a:	d90e      	bls.n	800183a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	22ff      	movs	r2, #255	@ 0xff
 8001820:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001826:	b2da      	uxtb	r2, r3
 8001828:	8979      	ldrh	r1, [r7, #10]
 800182a:	2300      	movs	r3, #0
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001832:	68f8      	ldr	r0, [r7, #12]
 8001834:	f000 fbae 	bl	8001f94 <I2C_TransferConfig>
 8001838:	e00f      	b.n	800185a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800183e:	b29a      	uxth	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001848:	b2da      	uxtb	r2, r3
 800184a:	8979      	ldrh	r1, [r7, #10]
 800184c:	2300      	movs	r3, #0
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001854:	68f8      	ldr	r0, [r7, #12]
 8001856:	f000 fb9d 	bl	8001f94 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800185e:	b29b      	uxth	r3, r3
 8001860:	2b00      	cmp	r3, #0
 8001862:	d19e      	bne.n	80017a2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	6a39      	ldr	r1, [r7, #32]
 8001868:	68f8      	ldr	r0, [r7, #12]
 800186a:	f000 f9e3 	bl	8001c34 <I2C_WaitOnSTOPFlagUntilTimeout>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e01a      	b.n	80018ae <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2220      	movs	r2, #32
 800187e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	6859      	ldr	r1, [r3, #4]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	4b0c      	ldr	r3, [pc, #48]	@ (80018bc <HAL_I2C_Master_Transmit+0x22c>)
 800188c:	400b      	ands	r3, r1
 800188e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2220      	movs	r2, #32
 8001894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2200      	movs	r2, #0
 800189c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2200      	movs	r2, #0
 80018a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80018a8:	2300      	movs	r3, #0
 80018aa:	e000      	b.n	80018ae <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80018ac:	2302      	movs	r3, #2
  }
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3718      	adds	r7, #24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	80002000 	.word	0x80002000
 80018bc:	fe00e800 	.word	0xfe00e800

080018c0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b088      	sub	sp, #32
 80018c4:	af02      	add	r7, sp, #8
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	607a      	str	r2, [r7, #4]
 80018ca:	461a      	mov	r2, r3
 80018cc:	460b      	mov	r3, r1
 80018ce:	817b      	strh	r3, [r7, #10]
 80018d0:	4613      	mov	r3, r2
 80018d2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b20      	cmp	r3, #32
 80018de:	f040 80db 	bne.w	8001a98 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d101      	bne.n	80018f0 <HAL_I2C_Master_Receive+0x30>
 80018ec:	2302      	movs	r3, #2
 80018ee:	e0d4      	b.n	8001a9a <HAL_I2C_Master_Receive+0x1da>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80018f8:	f7ff fb6e 	bl	8000fd8 <HAL_GetTick>
 80018fc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	9300      	str	r3, [sp, #0]
 8001902:	2319      	movs	r3, #25
 8001904:	2201      	movs	r2, #1
 8001906:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800190a:	68f8      	ldr	r0, [r7, #12]
 800190c:	f000 f8f2 	bl	8001af4 <I2C_WaitOnFlagUntilTimeout>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e0bf      	b.n	8001a9a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2222      	movs	r2, #34	@ 0x22
 800191e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	2210      	movs	r2, #16
 8001926:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	2200      	movs	r2, #0
 800192e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	893a      	ldrh	r2, [r7, #8]
 800193a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	2200      	movs	r2, #0
 8001940:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001946:	b29b      	uxth	r3, r3
 8001948:	2bff      	cmp	r3, #255	@ 0xff
 800194a:	d90e      	bls.n	800196a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	2201      	movs	r2, #1
 8001950:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001956:	b2da      	uxtb	r2, r3
 8001958:	8979      	ldrh	r1, [r7, #10]
 800195a:	4b52      	ldr	r3, [pc, #328]	@ (8001aa4 <HAL_I2C_Master_Receive+0x1e4>)
 800195c:	9300      	str	r3, [sp, #0]
 800195e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f000 fb16 	bl	8001f94 <I2C_TransferConfig>
 8001968:	e06d      	b.n	8001a46 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800196e:	b29a      	uxth	r2, r3
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001978:	b2da      	uxtb	r2, r3
 800197a:	8979      	ldrh	r1, [r7, #10]
 800197c:	4b49      	ldr	r3, [pc, #292]	@ (8001aa4 <HAL_I2C_Master_Receive+0x1e4>)
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001984:	68f8      	ldr	r0, [r7, #12]
 8001986:	f000 fb05 	bl	8001f94 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800198a:	e05c      	b.n	8001a46 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	6a39      	ldr	r1, [r7, #32]
 8001990:	68f8      	ldr	r0, [r7, #12]
 8001992:	f000 f993 	bl	8001cbc <I2C_WaitOnRXNEFlagUntilTimeout>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e07c      	b.n	8001a9a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019aa:	b2d2      	uxtb	r2, r2
 80019ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b2:	1c5a      	adds	r2, r3, #1
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019bc:	3b01      	subs	r3, #1
 80019be:	b29a      	uxth	r2, r3
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	3b01      	subs	r3, #1
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d034      	beq.n	8001a46 <HAL_I2C_Master_Receive+0x186>
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d130      	bne.n	8001a46 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	9300      	str	r3, [sp, #0]
 80019e8:	6a3b      	ldr	r3, [r7, #32]
 80019ea:	2200      	movs	r2, #0
 80019ec:	2180      	movs	r1, #128	@ 0x80
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	f000 f880 	bl	8001af4 <I2C_WaitOnFlagUntilTimeout>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e04d      	b.n	8001a9a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	2bff      	cmp	r3, #255	@ 0xff
 8001a06:	d90e      	bls.n	8001a26 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	22ff      	movs	r2, #255	@ 0xff
 8001a0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	8979      	ldrh	r1, [r7, #10]
 8001a16:	2300      	movs	r3, #0
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a1e:	68f8      	ldr	r0, [r7, #12]
 8001a20:	f000 fab8 	bl	8001f94 <I2C_TransferConfig>
 8001a24:	e00f      	b.n	8001a46 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a2a:	b29a      	uxth	r2, r3
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	8979      	ldrh	r1, [r7, #10]
 8001a38:	2300      	movs	r3, #0
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a40:	68f8      	ldr	r0, [r7, #12]
 8001a42:	f000 faa7 	bl	8001f94 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d19d      	bne.n	800198c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a50:	697a      	ldr	r2, [r7, #20]
 8001a52:	6a39      	ldr	r1, [r7, #32]
 8001a54:	68f8      	ldr	r0, [r7, #12]
 8001a56:	f000 f8ed 	bl	8001c34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e01a      	b.n	8001a9a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2220      	movs	r2, #32
 8001a6a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6859      	ldr	r1, [r3, #4]
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa8 <HAL_I2C_Master_Receive+0x1e8>)
 8001a78:	400b      	ands	r3, r1
 8001a7a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	2220      	movs	r2, #32
 8001a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001a94:	2300      	movs	r3, #0
 8001a96:	e000      	b.n	8001a9a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001a98:	2302      	movs	r3, #2
  }
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3718      	adds	r7, #24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	80002400 	.word	0x80002400
 8001aa8:	fe00e800 	.word	0xfe00e800

08001aac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d103      	bne.n	8001aca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	f003 0301 	and.w	r3, r3, #1
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d007      	beq.n	8001ae8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	699a      	ldr	r2, [r3, #24]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f042 0201 	orr.w	r2, r2, #1
 8001ae6:	619a      	str	r2, [r3, #24]
  }
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	603b      	str	r3, [r7, #0]
 8001b00:	4613      	mov	r3, r2
 8001b02:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b04:	e03b      	b.n	8001b7e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	6839      	ldr	r1, [r7, #0]
 8001b0a:	68f8      	ldr	r0, [r7, #12]
 8001b0c:	f000 f962 	bl	8001dd4 <I2C_IsErrorOccurred>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e041      	b.n	8001b9e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b20:	d02d      	beq.n	8001b7e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b22:	f7ff fa59 	bl	8000fd8 <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	683a      	ldr	r2, [r7, #0]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d302      	bcc.n	8001b38 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d122      	bne.n	8001b7e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	699a      	ldr	r2, [r3, #24]
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	4013      	ands	r3, r2
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	bf0c      	ite	eq
 8001b48:	2301      	moveq	r3, #1
 8001b4a:	2300      	movne	r3, #0
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	461a      	mov	r2, r3
 8001b50:	79fb      	ldrb	r3, [r7, #7]
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d113      	bne.n	8001b7e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5a:	f043 0220 	orr.w	r2, r3, #32
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2220      	movs	r2, #32
 8001b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e00f      	b.n	8001b9e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	699a      	ldr	r2, [r3, #24]
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	4013      	ands	r3, r2
 8001b88:	68ba      	ldr	r2, [r7, #8]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	bf0c      	ite	eq
 8001b8e:	2301      	moveq	r3, #1
 8001b90:	2300      	movne	r3, #0
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	461a      	mov	r2, r3
 8001b96:	79fb      	ldrb	r3, [r7, #7]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d0b4      	beq.n	8001b06 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b084      	sub	sp, #16
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	60f8      	str	r0, [r7, #12]
 8001bae:	60b9      	str	r1, [r7, #8]
 8001bb0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001bb2:	e033      	b.n	8001c1c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	68b9      	ldr	r1, [r7, #8]
 8001bb8:	68f8      	ldr	r0, [r7, #12]
 8001bba:	f000 f90b 	bl	8001dd4 <I2C_IsErrorOccurred>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e031      	b.n	8001c2c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001bce:	d025      	beq.n	8001c1c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bd0:	f7ff fa02 	bl	8000fd8 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	68ba      	ldr	r2, [r7, #8]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d302      	bcc.n	8001be6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d11a      	bne.n	8001c1c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b02      	cmp	r3, #2
 8001bf2:	d013      	beq.n	8001c1c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf8:	f043 0220 	orr.w	r2, r3, #32
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	2220      	movs	r2, #32
 8001c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e007      	b.n	8001c2c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d1c4      	bne.n	8001bb4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c40:	e02f      	b.n	8001ca2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	68b9      	ldr	r1, [r7, #8]
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	f000 f8c4 	bl	8001dd4 <I2C_IsErrorOccurred>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e02d      	b.n	8001cb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c56:	f7ff f9bf 	bl	8000fd8 <HAL_GetTick>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	1ad3      	subs	r3, r2, r3
 8001c60:	68ba      	ldr	r2, [r7, #8]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d302      	bcc.n	8001c6c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d11a      	bne.n	8001ca2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	f003 0320 	and.w	r3, r3, #32
 8001c76:	2b20      	cmp	r3, #32
 8001c78:	d013      	beq.n	8001ca2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7e:	f043 0220 	orr.w	r2, r3, #32
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2220      	movs	r2, #32
 8001c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e007      	b.n	8001cb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	f003 0320 	and.w	r3, r3, #32
 8001cac:	2b20      	cmp	r3, #32
 8001cae:	d1c8      	bne.n	8001c42 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
	...

08001cbc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001ccc:	e071      	b.n	8001db2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	68b9      	ldr	r1, [r7, #8]
 8001cd2:	68f8      	ldr	r0, [r7, #12]
 8001cd4:	f000 f87e 	bl	8001dd4 <I2C_IsErrorOccurred>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	f003 0320 	and.w	r3, r3, #32
 8001cec:	2b20      	cmp	r3, #32
 8001cee:	d13b      	bne.n	8001d68 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8001cf0:	7dfb      	ldrb	r3, [r7, #23]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d138      	bne.n	8001d68 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	f003 0304 	and.w	r3, r3, #4
 8001d00:	2b04      	cmp	r3, #4
 8001d02:	d105      	bne.n	8001d10 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	699b      	ldr	r3, [r3, #24]
 8001d16:	f003 0310 	and.w	r3, r3, #16
 8001d1a:	2b10      	cmp	r3, #16
 8001d1c:	d121      	bne.n	8001d62 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	2210      	movs	r2, #16
 8001d24:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2204      	movs	r2, #4
 8001d2a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2220      	movs	r2, #32
 8001d32:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	6859      	ldr	r1, [r3, #4]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	4b24      	ldr	r3, [pc, #144]	@ (8001dd0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8001d40:	400b      	ands	r3, r1
 8001d42:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2220      	movs	r2, #32
 8001d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	75fb      	strb	r3, [r7, #23]
 8001d60:	e002      	b.n	8001d68 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2200      	movs	r2, #0
 8001d66:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8001d68:	f7ff f936 	bl	8000fd8 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	68ba      	ldr	r2, [r7, #8]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d302      	bcc.n	8001d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d119      	bne.n	8001db2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8001d7e:	7dfb      	ldrb	r3, [r7, #23]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d116      	bne.n	8001db2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	f003 0304 	and.w	r3, r3, #4
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	d00f      	beq.n	8001db2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d96:	f043 0220 	orr.w	r2, r3, #32
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2220      	movs	r2, #32
 8001da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	f003 0304 	and.w	r3, r3, #4
 8001dbc:	2b04      	cmp	r3, #4
 8001dbe:	d002      	beq.n	8001dc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8001dc0:	7dfb      	ldrb	r3, [r7, #23]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d083      	beq.n	8001cce <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8001dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	fe00e800 	.word	0xfe00e800

08001dd4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08a      	sub	sp, #40	@ 0x28
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001de0:	2300      	movs	r3, #0
 8001de2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001dee:	2300      	movs	r3, #0
 8001df0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	f003 0310 	and.w	r3, r3, #16
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d068      	beq.n	8001ed2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2210      	movs	r2, #16
 8001e06:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001e08:	e049      	b.n	8001e9e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e10:	d045      	beq.n	8001e9e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001e12:	f7ff f8e1 	bl	8000fd8 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	68ba      	ldr	r2, [r7, #8]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d302      	bcc.n	8001e28 <I2C_IsErrorOccurred+0x54>
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d13a      	bne.n	8001e9e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e32:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001e3a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e4a:	d121      	bne.n	8001e90 <I2C_IsErrorOccurred+0xbc>
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001e52:	d01d      	beq.n	8001e90 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001e54:	7cfb      	ldrb	r3, [r7, #19]
 8001e56:	2b20      	cmp	r3, #32
 8001e58:	d01a      	beq.n	8001e90 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	685a      	ldr	r2, [r3, #4]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001e68:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001e6a:	f7ff f8b5 	bl	8000fd8 <HAL_GetTick>
 8001e6e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e70:	e00e      	b.n	8001e90 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001e72:	f7ff f8b1 	bl	8000fd8 <HAL_GetTick>
 8001e76:	4602      	mov	r2, r0
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	2b19      	cmp	r3, #25
 8001e7e:	d907      	bls.n	8001e90 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001e80:	6a3b      	ldr	r3, [r7, #32]
 8001e82:	f043 0320 	orr.w	r3, r3, #32
 8001e86:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8001e8e:	e006      	b.n	8001e9e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	699b      	ldr	r3, [r3, #24]
 8001e96:	f003 0320 	and.w	r3, r3, #32
 8001e9a:	2b20      	cmp	r3, #32
 8001e9c:	d1e9      	bne.n	8001e72 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	f003 0320 	and.w	r3, r3, #32
 8001ea8:	2b20      	cmp	r3, #32
 8001eaa:	d003      	beq.n	8001eb4 <I2C_IsErrorOccurred+0xe0>
 8001eac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d0aa      	beq.n	8001e0a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001eb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d103      	bne.n	8001ec4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2220      	movs	r2, #32
 8001ec2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001ec4:	6a3b      	ldr	r3, [r7, #32]
 8001ec6:	f043 0304 	orr.w	r3, r3, #4
 8001eca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d00b      	beq.n	8001efc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001ee4:	6a3b      	ldr	r3, [r7, #32]
 8001ee6:	f043 0301 	orr.w	r3, r3, #1
 8001eea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ef4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d00b      	beq.n	8001f1e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001f06:	6a3b      	ldr	r3, [r7, #32]
 8001f08:	f043 0308 	orr.w	r3, r3, #8
 8001f0c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f16:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d00b      	beq.n	8001f40 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001f28:	6a3b      	ldr	r3, [r7, #32]
 8001f2a:	f043 0302 	orr.w	r3, r3, #2
 8001f2e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f38:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8001f40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d01c      	beq.n	8001f82 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f48:	68f8      	ldr	r0, [r7, #12]
 8001f4a:	f7ff fdaf 	bl	8001aac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	6859      	ldr	r1, [r3, #4]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	4b0d      	ldr	r3, [pc, #52]	@ (8001f90 <I2C_IsErrorOccurred+0x1bc>)
 8001f5a:	400b      	ands	r3, r1
 8001f5c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001f62:	6a3b      	ldr	r3, [r7, #32]
 8001f64:	431a      	orrs	r2, r3
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2220      	movs	r2, #32
 8001f6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8001f82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3728      	adds	r7, #40	@ 0x28
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	fe00e800 	.word	0xfe00e800

08001f94 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b087      	sub	sp, #28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	607b      	str	r3, [r7, #4]
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	817b      	strh	r3, [r7, #10]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001fa6:	897b      	ldrh	r3, [r7, #10]
 8001fa8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001fac:	7a7b      	ldrb	r3, [r7, #9]
 8001fae:	041b      	lsls	r3, r3, #16
 8001fb0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001fb4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001fba:	6a3b      	ldr	r3, [r7, #32]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001fc2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	685a      	ldr	r2, [r3, #4]
 8001fca:	6a3b      	ldr	r3, [r7, #32]
 8001fcc:	0d5b      	lsrs	r3, r3, #21
 8001fce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8001fd2:	4b08      	ldr	r3, [pc, #32]	@ (8001ff4 <I2C_TransferConfig+0x60>)
 8001fd4:	430b      	orrs	r3, r1
 8001fd6:	43db      	mvns	r3, r3
 8001fd8:	ea02 0103 	and.w	r1, r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	697a      	ldr	r2, [r7, #20]
 8001fe2:	430a      	orrs	r2, r1
 8001fe4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001fe6:	bf00      	nop
 8001fe8:	371c      	adds	r7, #28
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	03ff63ff 	.word	0x03ff63ff

08001ff8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002000:	2300      	movs	r3, #0
 8002002:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002004:	2300      	movs	r3, #0
 8002006:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002010:	2b00      	cmp	r3, #0
 8002012:	d041      	beq.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002018:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800201c:	d02a      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800201e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002022:	d824      	bhi.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002024:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002028:	d008      	beq.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800202a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800202e:	d81e      	bhi.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00a      	beq.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002034:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002038:	d010      	beq.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800203a:	e018      	b.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800203c:	4b86      	ldr	r3, [pc, #536]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	4a85      	ldr	r2, [pc, #532]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002042:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002046:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002048:	e015      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	3304      	adds	r3, #4
 800204e:	2100      	movs	r1, #0
 8002050:	4618      	mov	r0, r3
 8002052:	f000 fabb 	bl	80025cc <RCCEx_PLLSAI1_Config>
 8002056:	4603      	mov	r3, r0
 8002058:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800205a:	e00c      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	3320      	adds	r3, #32
 8002060:	2100      	movs	r1, #0
 8002062:	4618      	mov	r0, r3
 8002064:	f000 fba6 	bl	80027b4 <RCCEx_PLLSAI2_Config>
 8002068:	4603      	mov	r3, r0
 800206a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800206c:	e003      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	74fb      	strb	r3, [r7, #19]
      break;
 8002072:	e000      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002074:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002076:	7cfb      	ldrb	r3, [r7, #19]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d10b      	bne.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800207c:	4b76      	ldr	r3, [pc, #472]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800207e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002082:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800208a:	4973      	ldr	r1, [pc, #460]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800208c:	4313      	orrs	r3, r2
 800208e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002092:	e001      	b.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002094:	7cfb      	ldrb	r3, [r7, #19]
 8002096:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d041      	beq.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80020a8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80020ac:	d02a      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80020ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80020b2:	d824      	bhi.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80020b8:	d008      	beq.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80020ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80020be:	d81e      	bhi.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d00a      	beq.n	80020da <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80020c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020c8:	d010      	beq.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80020ca:	e018      	b.n	80020fe <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80020cc:	4b62      	ldr	r3, [pc, #392]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	4a61      	ldr	r2, [pc, #388]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020d6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020d8:	e015      	b.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	3304      	adds	r3, #4
 80020de:	2100      	movs	r1, #0
 80020e0:	4618      	mov	r0, r3
 80020e2:	f000 fa73 	bl	80025cc <RCCEx_PLLSAI1_Config>
 80020e6:	4603      	mov	r3, r0
 80020e8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020ea:	e00c      	b.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	3320      	adds	r3, #32
 80020f0:	2100      	movs	r1, #0
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 fb5e 	bl	80027b4 <RCCEx_PLLSAI2_Config>
 80020f8:	4603      	mov	r3, r0
 80020fa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020fc:	e003      	b.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	74fb      	strb	r3, [r7, #19]
      break;
 8002102:	e000      	b.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002104:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002106:	7cfb      	ldrb	r3, [r7, #19]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d10b      	bne.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800210c:	4b52      	ldr	r3, [pc, #328]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800210e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002112:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800211a:	494f      	ldr	r1, [pc, #316]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800211c:	4313      	orrs	r3, r2
 800211e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002122:	e001      	b.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002124:	7cfb      	ldrb	r3, [r7, #19]
 8002126:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002130:	2b00      	cmp	r3, #0
 8002132:	f000 80a0 	beq.w	8002276 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002136:	2300      	movs	r3, #0
 8002138:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800213a:	4b47      	ldr	r3, [pc, #284]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800213c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d101      	bne.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002146:	2301      	movs	r3, #1
 8002148:	e000      	b.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800214a:	2300      	movs	r3, #0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d00d      	beq.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002150:	4b41      	ldr	r3, [pc, #260]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002154:	4a40      	ldr	r2, [pc, #256]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002156:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800215a:	6593      	str	r3, [r2, #88]	@ 0x58
 800215c:	4b3e      	ldr	r3, [pc, #248]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800215e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002160:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002164:	60bb      	str	r3, [r7, #8]
 8002166:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002168:	2301      	movs	r3, #1
 800216a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800216c:	4b3b      	ldr	r3, [pc, #236]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a3a      	ldr	r2, [pc, #232]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002172:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002176:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002178:	f7fe ff2e 	bl	8000fd8 <HAL_GetTick>
 800217c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800217e:	e009      	b.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002180:	f7fe ff2a 	bl	8000fd8 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b02      	cmp	r3, #2
 800218c:	d902      	bls.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	74fb      	strb	r3, [r7, #19]
        break;
 8002192:	e005      	b.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002194:	4b31      	ldr	r3, [pc, #196]	@ (800225c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800219c:	2b00      	cmp	r3, #0
 800219e:	d0ef      	beq.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80021a0:	7cfb      	ldrb	r3, [r7, #19]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d15c      	bne.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021a6:	4b2c      	ldr	r3, [pc, #176]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021b0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d01f      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021be:	697a      	ldr	r2, [r7, #20]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d019      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80021c4:	4b24      	ldr	r3, [pc, #144]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021ce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80021d0:	4b21      	ldr	r3, [pc, #132]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021d6:	4a20      	ldr	r2, [pc, #128]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80021f0:	4a19      	ldr	r2, [pc, #100]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d016      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002202:	f7fe fee9 	bl	8000fd8 <HAL_GetTick>
 8002206:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002208:	e00b      	b.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220a:	f7fe fee5 	bl	8000fd8 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002218:	4293      	cmp	r3, r2
 800221a:	d902      	bls.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800221c:	2303      	movs	r3, #3
 800221e:	74fb      	strb	r3, [r7, #19]
            break;
 8002220:	e006      	b.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002222:	4b0d      	ldr	r3, [pc, #52]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0ec      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002230:	7cfb      	ldrb	r3, [r7, #19]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d10c      	bne.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002236:	4b08      	ldr	r3, [pc, #32]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800223c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002246:	4904      	ldr	r1, [pc, #16]	@ (8002258 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002248:	4313      	orrs	r3, r2
 800224a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800224e:	e009      	b.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002250:	7cfb      	ldrb	r3, [r7, #19]
 8002252:	74bb      	strb	r3, [r7, #18]
 8002254:	e006      	b.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000
 800225c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002260:	7cfb      	ldrb	r3, [r7, #19]
 8002262:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002264:	7c7b      	ldrb	r3, [r7, #17]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d105      	bne.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800226a:	4b9e      	ldr	r3, [pc, #632]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800226c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800226e:	4a9d      	ldr	r2, [pc, #628]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002270:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002274:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b00      	cmp	r3, #0
 8002280:	d00a      	beq.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002282:	4b98      	ldr	r3, [pc, #608]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002288:	f023 0203 	bic.w	r2, r3, #3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002290:	4994      	ldr	r1, [pc, #592]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002292:	4313      	orrs	r3, r2
 8002294:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d00a      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022a4:	4b8f      	ldr	r3, [pc, #572]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022aa:	f023 020c 	bic.w	r2, r3, #12
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022b2:	498c      	ldr	r1, [pc, #560]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0304 	and.w	r3, r3, #4
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00a      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80022c6:	4b87      	ldr	r3, [pc, #540]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022cc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d4:	4983      	ldr	r1, [pc, #524]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0308 	and.w	r3, r3, #8
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00a      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022e8:	4b7e      	ldr	r3, [pc, #504]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f6:	497b      	ldr	r1, [pc, #492]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0310 	and.w	r3, r3, #16
 8002306:	2b00      	cmp	r3, #0
 8002308:	d00a      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800230a:	4b76      	ldr	r3, [pc, #472]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800230c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002310:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002318:	4972      	ldr	r1, [pc, #456]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800231a:	4313      	orrs	r3, r2
 800231c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0320 	and.w	r3, r3, #32
 8002328:	2b00      	cmp	r3, #0
 800232a:	d00a      	beq.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800232c:	4b6d      	ldr	r3, [pc, #436]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002332:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800233a:	496a      	ldr	r1, [pc, #424]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800233c:	4313      	orrs	r3, r2
 800233e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800234a:	2b00      	cmp	r3, #0
 800234c:	d00a      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800234e:	4b65      	ldr	r3, [pc, #404]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002350:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002354:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800235c:	4961      	ldr	r1, [pc, #388]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800235e:	4313      	orrs	r3, r2
 8002360:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800236c:	2b00      	cmp	r3, #0
 800236e:	d00a      	beq.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002370:	4b5c      	ldr	r3, [pc, #368]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002376:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800237e:	4959      	ldr	r1, [pc, #356]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002380:	4313      	orrs	r3, r2
 8002382:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800238e:	2b00      	cmp	r3, #0
 8002390:	d00a      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002392:	4b54      	ldr	r3, [pc, #336]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002398:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023a0:	4950      	ldr	r1, [pc, #320]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d00a      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80023b4:	4b4b      	ldr	r3, [pc, #300]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ba:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c2:	4948      	ldr	r1, [pc, #288]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00a      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023d6:	4b43      	ldr	r3, [pc, #268]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e4:	493f      	ldr	r1, [pc, #252]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d028      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80023f8:	4b3a      	ldr	r3, [pc, #232]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002406:	4937      	ldr	r1, [pc, #220]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002408:	4313      	orrs	r3, r2
 800240a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002412:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002416:	d106      	bne.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002418:	4b32      	ldr	r3, [pc, #200]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	4a31      	ldr	r2, [pc, #196]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800241e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002422:	60d3      	str	r3, [r2, #12]
 8002424:	e011      	b.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800242a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800242e:	d10c      	bne.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3304      	adds	r3, #4
 8002434:	2101      	movs	r1, #1
 8002436:	4618      	mov	r0, r3
 8002438:	f000 f8c8 	bl	80025cc <RCCEx_PLLSAI1_Config>
 800243c:	4603      	mov	r3, r0
 800243e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002440:	7cfb      	ldrb	r3, [r7, #19]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002446:	7cfb      	ldrb	r3, [r7, #19]
 8002448:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d028      	beq.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002456:	4b23      	ldr	r3, [pc, #140]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800245c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002464:	491f      	ldr	r1, [pc, #124]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002466:	4313      	orrs	r3, r2
 8002468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002470:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002474:	d106      	bne.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002476:	4b1b      	ldr	r3, [pc, #108]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	4a1a      	ldr	r2, [pc, #104]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800247c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002480:	60d3      	str	r3, [r2, #12]
 8002482:	e011      	b.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002488:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800248c:	d10c      	bne.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3304      	adds	r3, #4
 8002492:	2101      	movs	r1, #1
 8002494:	4618      	mov	r0, r3
 8002496:	f000 f899 	bl	80025cc <RCCEx_PLLSAI1_Config>
 800249a:	4603      	mov	r3, r0
 800249c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800249e:	7cfb      	ldrb	r3, [r7, #19]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80024a4:	7cfb      	ldrb	r3, [r7, #19]
 80024a6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d02b      	beq.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80024b4:	4b0b      	ldr	r3, [pc, #44]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024c2:	4908      	ldr	r1, [pc, #32]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80024d2:	d109      	bne.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024d4:	4b03      	ldr	r3, [pc, #12]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	4a02      	ldr	r2, [pc, #8]	@ (80024e4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024de:	60d3      	str	r3, [r2, #12]
 80024e0:	e014      	b.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80024e2:	bf00      	nop
 80024e4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80024f0:	d10c      	bne.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	3304      	adds	r3, #4
 80024f6:	2101      	movs	r1, #1
 80024f8:	4618      	mov	r0, r3
 80024fa:	f000 f867 	bl	80025cc <RCCEx_PLLSAI1_Config>
 80024fe:	4603      	mov	r3, r0
 8002500:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002502:	7cfb      	ldrb	r3, [r7, #19]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002508:	7cfb      	ldrb	r3, [r7, #19]
 800250a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002514:	2b00      	cmp	r3, #0
 8002516:	d02f      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002518:	4b2b      	ldr	r3, [pc, #172]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800251a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800251e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002526:	4928      	ldr	r1, [pc, #160]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002528:	4313      	orrs	r3, r2
 800252a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002532:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002536:	d10d      	bne.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	3304      	adds	r3, #4
 800253c:	2102      	movs	r1, #2
 800253e:	4618      	mov	r0, r3
 8002540:	f000 f844 	bl	80025cc <RCCEx_PLLSAI1_Config>
 8002544:	4603      	mov	r3, r0
 8002546:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002548:	7cfb      	ldrb	r3, [r7, #19]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d014      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800254e:	7cfb      	ldrb	r3, [r7, #19]
 8002550:	74bb      	strb	r3, [r7, #18]
 8002552:	e011      	b.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002558:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800255c:	d10c      	bne.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3320      	adds	r3, #32
 8002562:	2102      	movs	r1, #2
 8002564:	4618      	mov	r0, r3
 8002566:	f000 f925 	bl	80027b4 <RCCEx_PLLSAI2_Config>
 800256a:	4603      	mov	r3, r0
 800256c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800256e:	7cfb      	ldrb	r3, [r7, #19]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d001      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002574:	7cfb      	ldrb	r3, [r7, #19]
 8002576:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00a      	beq.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002584:	4b10      	ldr	r3, [pc, #64]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800258a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002592:	490d      	ldr	r1, [pc, #52]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002594:	4313      	orrs	r3, r2
 8002596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00b      	beq.n	80025be <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80025a6:	4b08      	ldr	r3, [pc, #32]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025b6:	4904      	ldr	r1, [pc, #16]	@ (80025c8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80025be:	7cbb      	ldrb	r3, [r7, #18]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40021000 	.word	0x40021000

080025cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80025d6:	2300      	movs	r3, #0
 80025d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025da:	4b75      	ldr	r3, [pc, #468]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	f003 0303 	and.w	r3, r3, #3
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d018      	beq.n	8002618 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80025e6:	4b72      	ldr	r3, [pc, #456]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	f003 0203 	and.w	r2, r3, #3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d10d      	bne.n	8002612 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
       ||
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d009      	beq.n	8002612 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80025fe:	4b6c      	ldr	r3, [pc, #432]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	091b      	lsrs	r3, r3, #4
 8002604:	f003 0307 	and.w	r3, r3, #7
 8002608:	1c5a      	adds	r2, r3, #1
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
       ||
 800260e:	429a      	cmp	r2, r3
 8002610:	d047      	beq.n	80026a2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	73fb      	strb	r3, [r7, #15]
 8002616:	e044      	b.n	80026a2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b03      	cmp	r3, #3
 800261e:	d018      	beq.n	8002652 <RCCEx_PLLSAI1_Config+0x86>
 8002620:	2b03      	cmp	r3, #3
 8002622:	d825      	bhi.n	8002670 <RCCEx_PLLSAI1_Config+0xa4>
 8002624:	2b01      	cmp	r3, #1
 8002626:	d002      	beq.n	800262e <RCCEx_PLLSAI1_Config+0x62>
 8002628:	2b02      	cmp	r3, #2
 800262a:	d009      	beq.n	8002640 <RCCEx_PLLSAI1_Config+0x74>
 800262c:	e020      	b.n	8002670 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800262e:	4b60      	ldr	r3, [pc, #384]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d11d      	bne.n	8002676 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800263e:	e01a      	b.n	8002676 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002640:	4b5b      	ldr	r3, [pc, #364]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002648:	2b00      	cmp	r3, #0
 800264a:	d116      	bne.n	800267a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002650:	e013      	b.n	800267a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002652:	4b57      	ldr	r3, [pc, #348]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d10f      	bne.n	800267e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800265e:	4b54      	ldr	r3, [pc, #336]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d109      	bne.n	800267e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800266e:	e006      	b.n	800267e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	73fb      	strb	r3, [r7, #15]
      break;
 8002674:	e004      	b.n	8002680 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002676:	bf00      	nop
 8002678:	e002      	b.n	8002680 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800267a:	bf00      	nop
 800267c:	e000      	b.n	8002680 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800267e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002680:	7bfb      	ldrb	r3, [r7, #15]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d10d      	bne.n	80026a2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002686:	4b4a      	ldr	r3, [pc, #296]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6819      	ldr	r1, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	3b01      	subs	r3, #1
 8002698:	011b      	lsls	r3, r3, #4
 800269a:	430b      	orrs	r3, r1
 800269c:	4944      	ldr	r1, [pc, #272]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d17d      	bne.n	80027a4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80026a8:	4b41      	ldr	r3, [pc, #260]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a40      	ldr	r2, [pc, #256]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80026b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026b4:	f7fe fc90 	bl	8000fd8 <HAL_GetTick>
 80026b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026ba:	e009      	b.n	80026d0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026bc:	f7fe fc8c 	bl	8000fd8 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d902      	bls.n	80026d0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	73fb      	strb	r3, [r7, #15]
        break;
 80026ce:	e005      	b.n	80026dc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026d0:	4b37      	ldr	r3, [pc, #220]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1ef      	bne.n	80026bc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80026dc:	7bfb      	ldrb	r3, [r7, #15]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d160      	bne.n	80027a4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d111      	bne.n	800270c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026e8:	4b31      	ldr	r3, [pc, #196]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80026f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	6892      	ldr	r2, [r2, #8]
 80026f8:	0211      	lsls	r1, r2, #8
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	68d2      	ldr	r2, [r2, #12]
 80026fe:	0912      	lsrs	r2, r2, #4
 8002700:	0452      	lsls	r2, r2, #17
 8002702:	430a      	orrs	r2, r1
 8002704:	492a      	ldr	r1, [pc, #168]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002706:	4313      	orrs	r3, r2
 8002708:	610b      	str	r3, [r1, #16]
 800270a:	e027      	b.n	800275c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d112      	bne.n	8002738 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002712:	4b27      	ldr	r3, [pc, #156]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002714:	691b      	ldr	r3, [r3, #16]
 8002716:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800271a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	6892      	ldr	r2, [r2, #8]
 8002722:	0211      	lsls	r1, r2, #8
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	6912      	ldr	r2, [r2, #16]
 8002728:	0852      	lsrs	r2, r2, #1
 800272a:	3a01      	subs	r2, #1
 800272c:	0552      	lsls	r2, r2, #21
 800272e:	430a      	orrs	r2, r1
 8002730:	491f      	ldr	r1, [pc, #124]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002732:	4313      	orrs	r3, r2
 8002734:	610b      	str	r3, [r1, #16]
 8002736:	e011      	b.n	800275c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002738:	4b1d      	ldr	r3, [pc, #116]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002740:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	6892      	ldr	r2, [r2, #8]
 8002748:	0211      	lsls	r1, r2, #8
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	6952      	ldr	r2, [r2, #20]
 800274e:	0852      	lsrs	r2, r2, #1
 8002750:	3a01      	subs	r2, #1
 8002752:	0652      	lsls	r2, r2, #25
 8002754:	430a      	orrs	r2, r1
 8002756:	4916      	ldr	r1, [pc, #88]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002758:	4313      	orrs	r3, r2
 800275a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800275c:	4b14      	ldr	r3, [pc, #80]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a13      	ldr	r2, [pc, #76]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002762:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002766:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002768:	f7fe fc36 	bl	8000fd8 <HAL_GetTick>
 800276c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800276e:	e009      	b.n	8002784 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002770:	f7fe fc32 	bl	8000fd8 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b02      	cmp	r3, #2
 800277c:	d902      	bls.n	8002784 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	73fb      	strb	r3, [r7, #15]
          break;
 8002782:	e005      	b.n	8002790 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002784:	4b0a      	ldr	r3, [pc, #40]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d0ef      	beq.n	8002770 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002790:	7bfb      	ldrb	r3, [r7, #15]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d106      	bne.n	80027a4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002796:	4b06      	ldr	r3, [pc, #24]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002798:	691a      	ldr	r2, [r3, #16]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	4904      	ldr	r1, [pc, #16]	@ (80027b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80027a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	40021000 	.word	0x40021000

080027b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80027be:	2300      	movs	r3, #0
 80027c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80027c2:	4b6a      	ldr	r3, [pc, #424]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	f003 0303 	and.w	r3, r3, #3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d018      	beq.n	8002800 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80027ce:	4b67      	ldr	r3, [pc, #412]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	f003 0203 	and.w	r2, r3, #3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d10d      	bne.n	80027fa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
       ||
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d009      	beq.n	80027fa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80027e6:	4b61      	ldr	r3, [pc, #388]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	091b      	lsrs	r3, r3, #4
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	1c5a      	adds	r2, r3, #1
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
       ||
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d047      	beq.n	800288a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	73fb      	strb	r3, [r7, #15]
 80027fe:	e044      	b.n	800288a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2b03      	cmp	r3, #3
 8002806:	d018      	beq.n	800283a <RCCEx_PLLSAI2_Config+0x86>
 8002808:	2b03      	cmp	r3, #3
 800280a:	d825      	bhi.n	8002858 <RCCEx_PLLSAI2_Config+0xa4>
 800280c:	2b01      	cmp	r3, #1
 800280e:	d002      	beq.n	8002816 <RCCEx_PLLSAI2_Config+0x62>
 8002810:	2b02      	cmp	r3, #2
 8002812:	d009      	beq.n	8002828 <RCCEx_PLLSAI2_Config+0x74>
 8002814:	e020      	b.n	8002858 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002816:	4b55      	ldr	r3, [pc, #340]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0302 	and.w	r3, r3, #2
 800281e:	2b00      	cmp	r3, #0
 8002820:	d11d      	bne.n	800285e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002826:	e01a      	b.n	800285e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002828:	4b50      	ldr	r3, [pc, #320]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002830:	2b00      	cmp	r3, #0
 8002832:	d116      	bne.n	8002862 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002838:	e013      	b.n	8002862 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800283a:	4b4c      	ldr	r3, [pc, #304]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d10f      	bne.n	8002866 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002846:	4b49      	ldr	r3, [pc, #292]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d109      	bne.n	8002866 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002856:	e006      	b.n	8002866 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	73fb      	strb	r3, [r7, #15]
      break;
 800285c:	e004      	b.n	8002868 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800285e:	bf00      	nop
 8002860:	e002      	b.n	8002868 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002862:	bf00      	nop
 8002864:	e000      	b.n	8002868 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002866:	bf00      	nop
    }

    if(status == HAL_OK)
 8002868:	7bfb      	ldrb	r3, [r7, #15]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10d      	bne.n	800288a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800286e:	4b3f      	ldr	r3, [pc, #252]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6819      	ldr	r1, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	3b01      	subs	r3, #1
 8002880:	011b      	lsls	r3, r3, #4
 8002882:	430b      	orrs	r3, r1
 8002884:	4939      	ldr	r1, [pc, #228]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002886:	4313      	orrs	r3, r2
 8002888:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800288a:	7bfb      	ldrb	r3, [r7, #15]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d167      	bne.n	8002960 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002890:	4b36      	ldr	r3, [pc, #216]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a35      	ldr	r2, [pc, #212]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002896:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800289a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800289c:	f7fe fb9c 	bl	8000fd8 <HAL_GetTick>
 80028a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80028a2:	e009      	b.n	80028b8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80028a4:	f7fe fb98 	bl	8000fd8 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d902      	bls.n	80028b8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	73fb      	strb	r3, [r7, #15]
        break;
 80028b6:	e005      	b.n	80028c4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80028b8:	4b2c      	ldr	r3, [pc, #176]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1ef      	bne.n	80028a4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80028c4:	7bfb      	ldrb	r3, [r7, #15]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d14a      	bne.n	8002960 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d111      	bne.n	80028f4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80028d0:	4b26      	ldr	r3, [pc, #152]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 80028d2:	695b      	ldr	r3, [r3, #20]
 80028d4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80028d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	6892      	ldr	r2, [r2, #8]
 80028e0:	0211      	lsls	r1, r2, #8
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	68d2      	ldr	r2, [r2, #12]
 80028e6:	0912      	lsrs	r2, r2, #4
 80028e8:	0452      	lsls	r2, r2, #17
 80028ea:	430a      	orrs	r2, r1
 80028ec:	491f      	ldr	r1, [pc, #124]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	614b      	str	r3, [r1, #20]
 80028f2:	e011      	b.n	8002918 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80028f4:	4b1d      	ldr	r3, [pc, #116]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 80028f6:	695b      	ldr	r3, [r3, #20]
 80028f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80028fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6892      	ldr	r2, [r2, #8]
 8002904:	0211      	lsls	r1, r2, #8
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	6912      	ldr	r2, [r2, #16]
 800290a:	0852      	lsrs	r2, r2, #1
 800290c:	3a01      	subs	r2, #1
 800290e:	0652      	lsls	r2, r2, #25
 8002910:	430a      	orrs	r2, r1
 8002912:	4916      	ldr	r1, [pc, #88]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002914:	4313      	orrs	r3, r2
 8002916:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002918:	4b14      	ldr	r3, [pc, #80]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a13      	ldr	r2, [pc, #76]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 800291e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002922:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002924:	f7fe fb58 	bl	8000fd8 <HAL_GetTick>
 8002928:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800292a:	e009      	b.n	8002940 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800292c:	f7fe fb54 	bl	8000fd8 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d902      	bls.n	8002940 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	73fb      	strb	r3, [r7, #15]
          break;
 800293e:	e005      	b.n	800294c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002940:	4b0a      	ldr	r3, [pc, #40]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d0ef      	beq.n	800292c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800294c:	7bfb      	ldrb	r3, [r7, #15]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d106      	bne.n	8002960 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002952:	4b06      	ldr	r3, [pc, #24]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002954:	695a      	ldr	r2, [r3, #20]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	4904      	ldr	r1, [pc, #16]	@ (800296c <RCCEx_PLLSAI2_Config+0x1b8>)
 800295c:	4313      	orrs	r3, r2
 800295e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002960:	7bfb      	ldrb	r3, [r7, #15]
}
 8002962:	4618      	mov	r0, r3
 8002964:	3710      	adds	r7, #16
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40021000 	.word	0x40021000

08002970 <memset>:
 8002970:	4402      	add	r2, r0
 8002972:	4603      	mov	r3, r0
 8002974:	4293      	cmp	r3, r2
 8002976:	d100      	bne.n	800297a <memset+0xa>
 8002978:	4770      	bx	lr
 800297a:	f803 1b01 	strb.w	r1, [r3], #1
 800297e:	e7f9      	b.n	8002974 <memset+0x4>

08002980 <__errno>:
 8002980:	4b01      	ldr	r3, [pc, #4]	@ (8002988 <__errno+0x8>)
 8002982:	6818      	ldr	r0, [r3, #0]
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	2000000c 	.word	0x2000000c

0800298c <__libc_init_array>:
 800298c:	b570      	push	{r4, r5, r6, lr}
 800298e:	4d0d      	ldr	r5, [pc, #52]	@ (80029c4 <__libc_init_array+0x38>)
 8002990:	4c0d      	ldr	r4, [pc, #52]	@ (80029c8 <__libc_init_array+0x3c>)
 8002992:	1b64      	subs	r4, r4, r5
 8002994:	10a4      	asrs	r4, r4, #2
 8002996:	2600      	movs	r6, #0
 8002998:	42a6      	cmp	r6, r4
 800299a:	d109      	bne.n	80029b0 <__libc_init_array+0x24>
 800299c:	4d0b      	ldr	r5, [pc, #44]	@ (80029cc <__libc_init_array+0x40>)
 800299e:	4c0c      	ldr	r4, [pc, #48]	@ (80029d0 <__libc_init_array+0x44>)
 80029a0:	f000 ff78 	bl	8003894 <_init>
 80029a4:	1b64      	subs	r4, r4, r5
 80029a6:	10a4      	asrs	r4, r4, #2
 80029a8:	2600      	movs	r6, #0
 80029aa:	42a6      	cmp	r6, r4
 80029ac:	d105      	bne.n	80029ba <__libc_init_array+0x2e>
 80029ae:	bd70      	pop	{r4, r5, r6, pc}
 80029b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80029b4:	4798      	blx	r3
 80029b6:	3601      	adds	r6, #1
 80029b8:	e7ee      	b.n	8002998 <__libc_init_array+0xc>
 80029ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80029be:	4798      	blx	r3
 80029c0:	3601      	adds	r6, #1
 80029c2:	e7f2      	b.n	80029aa <__libc_init_array+0x1e>
 80029c4:	080038f0 	.word	0x080038f0
 80029c8:	080038f0 	.word	0x080038f0
 80029cc:	080038f0 	.word	0x080038f0
 80029d0:	080038f4 	.word	0x080038f4

080029d4 <pow>:
 80029d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029d6:	ed2d 8b02 	vpush	{d8}
 80029da:	eeb0 8a40 	vmov.f32	s16, s0
 80029de:	eef0 8a60 	vmov.f32	s17, s1
 80029e2:	ec55 4b11 	vmov	r4, r5, d1
 80029e6:	f000 f873 	bl	8002ad0 <__ieee754_pow>
 80029ea:	4622      	mov	r2, r4
 80029ec:	462b      	mov	r3, r5
 80029ee:	4620      	mov	r0, r4
 80029f0:	4629      	mov	r1, r5
 80029f2:	ec57 6b10 	vmov	r6, r7, d0
 80029f6:	f7fe f83d 	bl	8000a74 <__aeabi_dcmpun>
 80029fa:	2800      	cmp	r0, #0
 80029fc:	d13b      	bne.n	8002a76 <pow+0xa2>
 80029fe:	ec51 0b18 	vmov	r0, r1, d8
 8002a02:	2200      	movs	r2, #0
 8002a04:	2300      	movs	r3, #0
 8002a06:	f7fe f803 	bl	8000a10 <__aeabi_dcmpeq>
 8002a0a:	b1b8      	cbz	r0, 8002a3c <pow+0x68>
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2300      	movs	r3, #0
 8002a10:	4620      	mov	r0, r4
 8002a12:	4629      	mov	r1, r5
 8002a14:	f7fd fffc 	bl	8000a10 <__aeabi_dcmpeq>
 8002a18:	2800      	cmp	r0, #0
 8002a1a:	d146      	bne.n	8002aaa <pow+0xd6>
 8002a1c:	ec45 4b10 	vmov	d0, r4, r5
 8002a20:	f000 f848 	bl	8002ab4 <finite>
 8002a24:	b338      	cbz	r0, 8002a76 <pow+0xa2>
 8002a26:	2200      	movs	r2, #0
 8002a28:	2300      	movs	r3, #0
 8002a2a:	4620      	mov	r0, r4
 8002a2c:	4629      	mov	r1, r5
 8002a2e:	f7fd fff9 	bl	8000a24 <__aeabi_dcmplt>
 8002a32:	b300      	cbz	r0, 8002a76 <pow+0xa2>
 8002a34:	f7ff ffa4 	bl	8002980 <__errno>
 8002a38:	2322      	movs	r3, #34	@ 0x22
 8002a3a:	e01b      	b.n	8002a74 <pow+0xa0>
 8002a3c:	ec47 6b10 	vmov	d0, r6, r7
 8002a40:	f000 f838 	bl	8002ab4 <finite>
 8002a44:	b9e0      	cbnz	r0, 8002a80 <pow+0xac>
 8002a46:	eeb0 0a48 	vmov.f32	s0, s16
 8002a4a:	eef0 0a68 	vmov.f32	s1, s17
 8002a4e:	f000 f831 	bl	8002ab4 <finite>
 8002a52:	b1a8      	cbz	r0, 8002a80 <pow+0xac>
 8002a54:	ec45 4b10 	vmov	d0, r4, r5
 8002a58:	f000 f82c 	bl	8002ab4 <finite>
 8002a5c:	b180      	cbz	r0, 8002a80 <pow+0xac>
 8002a5e:	4632      	mov	r2, r6
 8002a60:	463b      	mov	r3, r7
 8002a62:	4630      	mov	r0, r6
 8002a64:	4639      	mov	r1, r7
 8002a66:	f7fe f805 	bl	8000a74 <__aeabi_dcmpun>
 8002a6a:	2800      	cmp	r0, #0
 8002a6c:	d0e2      	beq.n	8002a34 <pow+0x60>
 8002a6e:	f7ff ff87 	bl	8002980 <__errno>
 8002a72:	2321      	movs	r3, #33	@ 0x21
 8002a74:	6003      	str	r3, [r0, #0]
 8002a76:	ecbd 8b02 	vpop	{d8}
 8002a7a:	ec47 6b10 	vmov	d0, r6, r7
 8002a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a80:	2200      	movs	r2, #0
 8002a82:	2300      	movs	r3, #0
 8002a84:	4630      	mov	r0, r6
 8002a86:	4639      	mov	r1, r7
 8002a88:	f7fd ffc2 	bl	8000a10 <__aeabi_dcmpeq>
 8002a8c:	2800      	cmp	r0, #0
 8002a8e:	d0f2      	beq.n	8002a76 <pow+0xa2>
 8002a90:	eeb0 0a48 	vmov.f32	s0, s16
 8002a94:	eef0 0a68 	vmov.f32	s1, s17
 8002a98:	f000 f80c 	bl	8002ab4 <finite>
 8002a9c:	2800      	cmp	r0, #0
 8002a9e:	d0ea      	beq.n	8002a76 <pow+0xa2>
 8002aa0:	ec45 4b10 	vmov	d0, r4, r5
 8002aa4:	f000 f806 	bl	8002ab4 <finite>
 8002aa8:	e7c3      	b.n	8002a32 <pow+0x5e>
 8002aaa:	4f01      	ldr	r7, [pc, #4]	@ (8002ab0 <pow+0xdc>)
 8002aac:	2600      	movs	r6, #0
 8002aae:	e7e2      	b.n	8002a76 <pow+0xa2>
 8002ab0:	3ff00000 	.word	0x3ff00000

08002ab4 <finite>:
 8002ab4:	b082      	sub	sp, #8
 8002ab6:	ed8d 0b00 	vstr	d0, [sp]
 8002aba:	9801      	ldr	r0, [sp, #4]
 8002abc:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8002ac0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8002ac4:	0fc0      	lsrs	r0, r0, #31
 8002ac6:	b002      	add	sp, #8
 8002ac8:	4770      	bx	lr
 8002aca:	0000      	movs	r0, r0
 8002acc:	0000      	movs	r0, r0
	...

08002ad0 <__ieee754_pow>:
 8002ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ad4:	b091      	sub	sp, #68	@ 0x44
 8002ad6:	ed8d 1b00 	vstr	d1, [sp]
 8002ada:	e9dd 1900 	ldrd	r1, r9, [sp]
 8002ade:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8002ae2:	ea5a 0001 	orrs.w	r0, sl, r1
 8002ae6:	ec57 6b10 	vmov	r6, r7, d0
 8002aea:	d113      	bne.n	8002b14 <__ieee754_pow+0x44>
 8002aec:	19b3      	adds	r3, r6, r6
 8002aee:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8002af2:	4152      	adcs	r2, r2
 8002af4:	4298      	cmp	r0, r3
 8002af6:	4b9a      	ldr	r3, [pc, #616]	@ (8002d60 <__ieee754_pow+0x290>)
 8002af8:	4193      	sbcs	r3, r2
 8002afa:	f080 84ee 	bcs.w	80034da <__ieee754_pow+0xa0a>
 8002afe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002b02:	4630      	mov	r0, r6
 8002b04:	4639      	mov	r1, r7
 8002b06:	f7fd fb65 	bl	80001d4 <__adddf3>
 8002b0a:	ec41 0b10 	vmov	d0, r0, r1
 8002b0e:	b011      	add	sp, #68	@ 0x44
 8002b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b14:	4a93      	ldr	r2, [pc, #588]	@ (8002d64 <__ieee754_pow+0x294>)
 8002b16:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8002b1a:	4295      	cmp	r5, r2
 8002b1c:	46b8      	mov	r8, r7
 8002b1e:	4633      	mov	r3, r6
 8002b20:	d80a      	bhi.n	8002b38 <__ieee754_pow+0x68>
 8002b22:	d104      	bne.n	8002b2e <__ieee754_pow+0x5e>
 8002b24:	2e00      	cmp	r6, #0
 8002b26:	d1ea      	bne.n	8002afe <__ieee754_pow+0x2e>
 8002b28:	45aa      	cmp	sl, r5
 8002b2a:	d8e8      	bhi.n	8002afe <__ieee754_pow+0x2e>
 8002b2c:	e001      	b.n	8002b32 <__ieee754_pow+0x62>
 8002b2e:	4592      	cmp	sl, r2
 8002b30:	d802      	bhi.n	8002b38 <__ieee754_pow+0x68>
 8002b32:	4592      	cmp	sl, r2
 8002b34:	d10f      	bne.n	8002b56 <__ieee754_pow+0x86>
 8002b36:	b171      	cbz	r1, 8002b56 <__ieee754_pow+0x86>
 8002b38:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8002b3c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8002b40:	ea58 0803 	orrs.w	r8, r8, r3
 8002b44:	d1db      	bne.n	8002afe <__ieee754_pow+0x2e>
 8002b46:	e9dd 3200 	ldrd	r3, r2, [sp]
 8002b4a:	18db      	adds	r3, r3, r3
 8002b4c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8002b50:	4152      	adcs	r2, r2
 8002b52:	4598      	cmp	r8, r3
 8002b54:	e7cf      	b.n	8002af6 <__ieee754_pow+0x26>
 8002b56:	f1b8 0f00 	cmp.w	r8, #0
 8002b5a:	46ab      	mov	fp, r5
 8002b5c:	da43      	bge.n	8002be6 <__ieee754_pow+0x116>
 8002b5e:	4a82      	ldr	r2, [pc, #520]	@ (8002d68 <__ieee754_pow+0x298>)
 8002b60:	4592      	cmp	sl, r2
 8002b62:	d856      	bhi.n	8002c12 <__ieee754_pow+0x142>
 8002b64:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8002b68:	4592      	cmp	sl, r2
 8002b6a:	f240 84c5 	bls.w	80034f8 <__ieee754_pow+0xa28>
 8002b6e:	ea4f 522a 	mov.w	r2, sl, asr #20
 8002b72:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8002b76:	2a14      	cmp	r2, #20
 8002b78:	dd18      	ble.n	8002bac <__ieee754_pow+0xdc>
 8002b7a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8002b7e:	fa21 f402 	lsr.w	r4, r1, r2
 8002b82:	fa04 f202 	lsl.w	r2, r4, r2
 8002b86:	428a      	cmp	r2, r1
 8002b88:	f040 84b6 	bne.w	80034f8 <__ieee754_pow+0xa28>
 8002b8c:	f004 0401 	and.w	r4, r4, #1
 8002b90:	f1c4 0402 	rsb	r4, r4, #2
 8002b94:	2900      	cmp	r1, #0
 8002b96:	d159      	bne.n	8002c4c <__ieee754_pow+0x17c>
 8002b98:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8002b9c:	d148      	bne.n	8002c30 <__ieee754_pow+0x160>
 8002b9e:	4632      	mov	r2, r6
 8002ba0:	463b      	mov	r3, r7
 8002ba2:	4630      	mov	r0, r6
 8002ba4:	4639      	mov	r1, r7
 8002ba6:	f7fd fccb 	bl	8000540 <__aeabi_dmul>
 8002baa:	e7ae      	b.n	8002b0a <__ieee754_pow+0x3a>
 8002bac:	2900      	cmp	r1, #0
 8002bae:	d14c      	bne.n	8002c4a <__ieee754_pow+0x17a>
 8002bb0:	f1c2 0214 	rsb	r2, r2, #20
 8002bb4:	fa4a f402 	asr.w	r4, sl, r2
 8002bb8:	fa04 f202 	lsl.w	r2, r4, r2
 8002bbc:	4552      	cmp	r2, sl
 8002bbe:	f040 8498 	bne.w	80034f2 <__ieee754_pow+0xa22>
 8002bc2:	f004 0401 	and.w	r4, r4, #1
 8002bc6:	f1c4 0402 	rsb	r4, r4, #2
 8002bca:	4a68      	ldr	r2, [pc, #416]	@ (8002d6c <__ieee754_pow+0x29c>)
 8002bcc:	4592      	cmp	sl, r2
 8002bce:	d1e3      	bne.n	8002b98 <__ieee754_pow+0xc8>
 8002bd0:	f1b9 0f00 	cmp.w	r9, #0
 8002bd4:	f280 8489 	bge.w	80034ea <__ieee754_pow+0xa1a>
 8002bd8:	4964      	ldr	r1, [pc, #400]	@ (8002d6c <__ieee754_pow+0x29c>)
 8002bda:	4632      	mov	r2, r6
 8002bdc:	463b      	mov	r3, r7
 8002bde:	2000      	movs	r0, #0
 8002be0:	f7fd fdd8 	bl	8000794 <__aeabi_ddiv>
 8002be4:	e791      	b.n	8002b0a <__ieee754_pow+0x3a>
 8002be6:	2400      	movs	r4, #0
 8002be8:	bb81      	cbnz	r1, 8002c4c <__ieee754_pow+0x17c>
 8002bea:	4a5e      	ldr	r2, [pc, #376]	@ (8002d64 <__ieee754_pow+0x294>)
 8002bec:	4592      	cmp	sl, r2
 8002bee:	d1ec      	bne.n	8002bca <__ieee754_pow+0xfa>
 8002bf0:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8002bf4:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8002bf8:	431a      	orrs	r2, r3
 8002bfa:	f000 846e 	beq.w	80034da <__ieee754_pow+0xa0a>
 8002bfe:	4b5c      	ldr	r3, [pc, #368]	@ (8002d70 <__ieee754_pow+0x2a0>)
 8002c00:	429d      	cmp	r5, r3
 8002c02:	d908      	bls.n	8002c16 <__ieee754_pow+0x146>
 8002c04:	f1b9 0f00 	cmp.w	r9, #0
 8002c08:	f280 846b 	bge.w	80034e2 <__ieee754_pow+0xa12>
 8002c0c:	2000      	movs	r0, #0
 8002c0e:	2100      	movs	r1, #0
 8002c10:	e77b      	b.n	8002b0a <__ieee754_pow+0x3a>
 8002c12:	2402      	movs	r4, #2
 8002c14:	e7e8      	b.n	8002be8 <__ieee754_pow+0x118>
 8002c16:	f1b9 0f00 	cmp.w	r9, #0
 8002c1a:	f04f 0000 	mov.w	r0, #0
 8002c1e:	f04f 0100 	mov.w	r1, #0
 8002c22:	f6bf af72 	bge.w	8002b0a <__ieee754_pow+0x3a>
 8002c26:	e9dd 0300 	ldrd	r0, r3, [sp]
 8002c2a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8002c2e:	e76c      	b.n	8002b0a <__ieee754_pow+0x3a>
 8002c30:	4a50      	ldr	r2, [pc, #320]	@ (8002d74 <__ieee754_pow+0x2a4>)
 8002c32:	4591      	cmp	r9, r2
 8002c34:	d10a      	bne.n	8002c4c <__ieee754_pow+0x17c>
 8002c36:	f1b8 0f00 	cmp.w	r8, #0
 8002c3a:	db07      	blt.n	8002c4c <__ieee754_pow+0x17c>
 8002c3c:	ec47 6b10 	vmov	d0, r6, r7
 8002c40:	b011      	add	sp, #68	@ 0x44
 8002c42:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c46:	f000 bd4f 	b.w	80036e8 <__ieee754_sqrt>
 8002c4a:	2400      	movs	r4, #0
 8002c4c:	ec47 6b10 	vmov	d0, r6, r7
 8002c50:	9302      	str	r3, [sp, #8]
 8002c52:	f000 fc87 	bl	8003564 <fabs>
 8002c56:	9b02      	ldr	r3, [sp, #8]
 8002c58:	ec51 0b10 	vmov	r0, r1, d0
 8002c5c:	bb43      	cbnz	r3, 8002cb0 <__ieee754_pow+0x1e0>
 8002c5e:	4b43      	ldr	r3, [pc, #268]	@ (8002d6c <__ieee754_pow+0x29c>)
 8002c60:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d000      	beq.n	8002c6a <__ieee754_pow+0x19a>
 8002c68:	bb15      	cbnz	r5, 8002cb0 <__ieee754_pow+0x1e0>
 8002c6a:	f1b9 0f00 	cmp.w	r9, #0
 8002c6e:	da05      	bge.n	8002c7c <__ieee754_pow+0x1ac>
 8002c70:	4602      	mov	r2, r0
 8002c72:	460b      	mov	r3, r1
 8002c74:	2000      	movs	r0, #0
 8002c76:	493d      	ldr	r1, [pc, #244]	@ (8002d6c <__ieee754_pow+0x29c>)
 8002c78:	f7fd fd8c 	bl	8000794 <__aeabi_ddiv>
 8002c7c:	f1b8 0f00 	cmp.w	r8, #0
 8002c80:	f6bf af43 	bge.w	8002b0a <__ieee754_pow+0x3a>
 8002c84:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8002c88:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8002c8c:	4325      	orrs	r5, r4
 8002c8e:	d108      	bne.n	8002ca2 <__ieee754_pow+0x1d2>
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4610      	mov	r0, r2
 8002c96:	4619      	mov	r1, r3
 8002c98:	f7fd fa9a 	bl	80001d0 <__aeabi_dsub>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	e79e      	b.n	8002be0 <__ieee754_pow+0x110>
 8002ca2:	2c01      	cmp	r4, #1
 8002ca4:	f47f af31 	bne.w	8002b0a <__ieee754_pow+0x3a>
 8002ca8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8002cac:	4619      	mov	r1, r3
 8002cae:	e72c      	b.n	8002b0a <__ieee754_pow+0x3a>
 8002cb0:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	ea53 0204 	orrs.w	r2, r3, r4
 8002cba:	d102      	bne.n	8002cc2 <__ieee754_pow+0x1f2>
 8002cbc:	4632      	mov	r2, r6
 8002cbe:	463b      	mov	r3, r7
 8002cc0:	e7e8      	b.n	8002c94 <__ieee754_pow+0x1c4>
 8002cc2:	3c01      	subs	r4, #1
 8002cc4:	431c      	orrs	r4, r3
 8002cc6:	d016      	beq.n	8002cf6 <__ieee754_pow+0x226>
 8002cc8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8002d50 <__ieee754_pow+0x280>
 8002ccc:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8002cd0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002cd4:	f240 8110 	bls.w	8002ef8 <__ieee754_pow+0x428>
 8002cd8:	4b27      	ldr	r3, [pc, #156]	@ (8002d78 <__ieee754_pow+0x2a8>)
 8002cda:	459a      	cmp	sl, r3
 8002cdc:	4b24      	ldr	r3, [pc, #144]	@ (8002d70 <__ieee754_pow+0x2a0>)
 8002cde:	d916      	bls.n	8002d0e <__ieee754_pow+0x23e>
 8002ce0:	429d      	cmp	r5, r3
 8002ce2:	d80b      	bhi.n	8002cfc <__ieee754_pow+0x22c>
 8002ce4:	f1b9 0f00 	cmp.w	r9, #0
 8002ce8:	da0b      	bge.n	8002d02 <__ieee754_pow+0x232>
 8002cea:	2000      	movs	r0, #0
 8002cec:	b011      	add	sp, #68	@ 0x44
 8002cee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cf2:	f000 bcf1 	b.w	80036d8 <__math_oflow>
 8002cf6:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8002d58 <__ieee754_pow+0x288>
 8002cfa:	e7e7      	b.n	8002ccc <__ieee754_pow+0x1fc>
 8002cfc:	f1b9 0f00 	cmp.w	r9, #0
 8002d00:	dcf3      	bgt.n	8002cea <__ieee754_pow+0x21a>
 8002d02:	2000      	movs	r0, #0
 8002d04:	b011      	add	sp, #68	@ 0x44
 8002d06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d0a:	f000 bcdd 	b.w	80036c8 <__math_uflow>
 8002d0e:	429d      	cmp	r5, r3
 8002d10:	d20c      	bcs.n	8002d2c <__ieee754_pow+0x25c>
 8002d12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002d16:	2200      	movs	r2, #0
 8002d18:	2300      	movs	r3, #0
 8002d1a:	f7fd fe83 	bl	8000a24 <__aeabi_dcmplt>
 8002d1e:	3800      	subs	r0, #0
 8002d20:	bf18      	it	ne
 8002d22:	2001      	movne	r0, #1
 8002d24:	f1b9 0f00 	cmp.w	r9, #0
 8002d28:	daec      	bge.n	8002d04 <__ieee754_pow+0x234>
 8002d2a:	e7df      	b.n	8002cec <__ieee754_pow+0x21c>
 8002d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002d6c <__ieee754_pow+0x29c>)
 8002d2e:	429d      	cmp	r5, r3
 8002d30:	f04f 0200 	mov.w	r2, #0
 8002d34:	d922      	bls.n	8002d7c <__ieee754_pow+0x2ac>
 8002d36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	f7fd fe72 	bl	8000a24 <__aeabi_dcmplt>
 8002d40:	3800      	subs	r0, #0
 8002d42:	bf18      	it	ne
 8002d44:	2001      	movne	r0, #1
 8002d46:	f1b9 0f00 	cmp.w	r9, #0
 8002d4a:	dccf      	bgt.n	8002cec <__ieee754_pow+0x21c>
 8002d4c:	e7da      	b.n	8002d04 <__ieee754_pow+0x234>
 8002d4e:	bf00      	nop
 8002d50:	00000000 	.word	0x00000000
 8002d54:	3ff00000 	.word	0x3ff00000
 8002d58:	00000000 	.word	0x00000000
 8002d5c:	bff00000 	.word	0xbff00000
 8002d60:	fff00000 	.word	0xfff00000
 8002d64:	7ff00000 	.word	0x7ff00000
 8002d68:	433fffff 	.word	0x433fffff
 8002d6c:	3ff00000 	.word	0x3ff00000
 8002d70:	3fefffff 	.word	0x3fefffff
 8002d74:	3fe00000 	.word	0x3fe00000
 8002d78:	43f00000 	.word	0x43f00000
 8002d7c:	4b5a      	ldr	r3, [pc, #360]	@ (8002ee8 <__ieee754_pow+0x418>)
 8002d7e:	f7fd fa27 	bl	80001d0 <__aeabi_dsub>
 8002d82:	a351      	add	r3, pc, #324	@ (adr r3, 8002ec8 <__ieee754_pow+0x3f8>)
 8002d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d88:	4604      	mov	r4, r0
 8002d8a:	460d      	mov	r5, r1
 8002d8c:	f7fd fbd8 	bl	8000540 <__aeabi_dmul>
 8002d90:	a34f      	add	r3, pc, #316	@ (adr r3, 8002ed0 <__ieee754_pow+0x400>)
 8002d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d96:	4606      	mov	r6, r0
 8002d98:	460f      	mov	r7, r1
 8002d9a:	4620      	mov	r0, r4
 8002d9c:	4629      	mov	r1, r5
 8002d9e:	f7fd fbcf 	bl	8000540 <__aeabi_dmul>
 8002da2:	4b52      	ldr	r3, [pc, #328]	@ (8002eec <__ieee754_pow+0x41c>)
 8002da4:	4682      	mov	sl, r0
 8002da6:	468b      	mov	fp, r1
 8002da8:	2200      	movs	r2, #0
 8002daa:	4620      	mov	r0, r4
 8002dac:	4629      	mov	r1, r5
 8002dae:	f7fd fbc7 	bl	8000540 <__aeabi_dmul>
 8002db2:	4602      	mov	r2, r0
 8002db4:	460b      	mov	r3, r1
 8002db6:	a148      	add	r1, pc, #288	@ (adr r1, 8002ed8 <__ieee754_pow+0x408>)
 8002db8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002dbc:	f7fd fa08 	bl	80001d0 <__aeabi_dsub>
 8002dc0:	4622      	mov	r2, r4
 8002dc2:	462b      	mov	r3, r5
 8002dc4:	f7fd fbbc 	bl	8000540 <__aeabi_dmul>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	460b      	mov	r3, r1
 8002dcc:	2000      	movs	r0, #0
 8002dce:	4948      	ldr	r1, [pc, #288]	@ (8002ef0 <__ieee754_pow+0x420>)
 8002dd0:	f7fd f9fe 	bl	80001d0 <__aeabi_dsub>
 8002dd4:	4622      	mov	r2, r4
 8002dd6:	4680      	mov	r8, r0
 8002dd8:	4689      	mov	r9, r1
 8002dda:	462b      	mov	r3, r5
 8002ddc:	4620      	mov	r0, r4
 8002dde:	4629      	mov	r1, r5
 8002de0:	f7fd fbae 	bl	8000540 <__aeabi_dmul>
 8002de4:	4602      	mov	r2, r0
 8002de6:	460b      	mov	r3, r1
 8002de8:	4640      	mov	r0, r8
 8002dea:	4649      	mov	r1, r9
 8002dec:	f7fd fba8 	bl	8000540 <__aeabi_dmul>
 8002df0:	a33b      	add	r3, pc, #236	@ (adr r3, 8002ee0 <__ieee754_pow+0x410>)
 8002df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df6:	f7fd fba3 	bl	8000540 <__aeabi_dmul>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	4650      	mov	r0, sl
 8002e00:	4659      	mov	r1, fp
 8002e02:	f7fd f9e5 	bl	80001d0 <__aeabi_dsub>
 8002e06:	4602      	mov	r2, r0
 8002e08:	460b      	mov	r3, r1
 8002e0a:	4680      	mov	r8, r0
 8002e0c:	4689      	mov	r9, r1
 8002e0e:	4630      	mov	r0, r6
 8002e10:	4639      	mov	r1, r7
 8002e12:	f7fd f9df 	bl	80001d4 <__adddf3>
 8002e16:	2400      	movs	r4, #0
 8002e18:	4632      	mov	r2, r6
 8002e1a:	463b      	mov	r3, r7
 8002e1c:	4620      	mov	r0, r4
 8002e1e:	460d      	mov	r5, r1
 8002e20:	f7fd f9d6 	bl	80001d0 <__aeabi_dsub>
 8002e24:	4602      	mov	r2, r0
 8002e26:	460b      	mov	r3, r1
 8002e28:	4640      	mov	r0, r8
 8002e2a:	4649      	mov	r1, r9
 8002e2c:	f7fd f9d0 	bl	80001d0 <__aeabi_dsub>
 8002e30:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002e34:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002e38:	2300      	movs	r3, #0
 8002e3a:	9304      	str	r3, [sp, #16]
 8002e3c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8002e40:	4606      	mov	r6, r0
 8002e42:	460f      	mov	r7, r1
 8002e44:	465b      	mov	r3, fp
 8002e46:	4652      	mov	r2, sl
 8002e48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002e4c:	f7fd f9c0 	bl	80001d0 <__aeabi_dsub>
 8002e50:	4622      	mov	r2, r4
 8002e52:	462b      	mov	r3, r5
 8002e54:	f7fd fb74 	bl	8000540 <__aeabi_dmul>
 8002e58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002e5c:	4680      	mov	r8, r0
 8002e5e:	4689      	mov	r9, r1
 8002e60:	4630      	mov	r0, r6
 8002e62:	4639      	mov	r1, r7
 8002e64:	f7fd fb6c 	bl	8000540 <__aeabi_dmul>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	460b      	mov	r3, r1
 8002e6c:	4640      	mov	r0, r8
 8002e6e:	4649      	mov	r1, r9
 8002e70:	f7fd f9b0 	bl	80001d4 <__adddf3>
 8002e74:	465b      	mov	r3, fp
 8002e76:	4606      	mov	r6, r0
 8002e78:	460f      	mov	r7, r1
 8002e7a:	4652      	mov	r2, sl
 8002e7c:	4620      	mov	r0, r4
 8002e7e:	4629      	mov	r1, r5
 8002e80:	f7fd fb5e 	bl	8000540 <__aeabi_dmul>
 8002e84:	460b      	mov	r3, r1
 8002e86:	4602      	mov	r2, r0
 8002e88:	4680      	mov	r8, r0
 8002e8a:	4689      	mov	r9, r1
 8002e8c:	4630      	mov	r0, r6
 8002e8e:	4639      	mov	r1, r7
 8002e90:	f7fd f9a0 	bl	80001d4 <__adddf3>
 8002e94:	4b17      	ldr	r3, [pc, #92]	@ (8002ef4 <__ieee754_pow+0x424>)
 8002e96:	4299      	cmp	r1, r3
 8002e98:	4604      	mov	r4, r0
 8002e9a:	460d      	mov	r5, r1
 8002e9c:	468b      	mov	fp, r1
 8002e9e:	f340 820b 	ble.w	80032b8 <__ieee754_pow+0x7e8>
 8002ea2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8002ea6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8002eaa:	4303      	orrs	r3, r0
 8002eac:	f000 81ea 	beq.w	8003284 <__ieee754_pow+0x7b4>
 8002eb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	f7fd fdb4 	bl	8000a24 <__aeabi_dcmplt>
 8002ebc:	3800      	subs	r0, #0
 8002ebe:	bf18      	it	ne
 8002ec0:	2001      	movne	r0, #1
 8002ec2:	e713      	b.n	8002cec <__ieee754_pow+0x21c>
 8002ec4:	f3af 8000 	nop.w
 8002ec8:	60000000 	.word	0x60000000
 8002ecc:	3ff71547 	.word	0x3ff71547
 8002ed0:	f85ddf44 	.word	0xf85ddf44
 8002ed4:	3e54ae0b 	.word	0x3e54ae0b
 8002ed8:	55555555 	.word	0x55555555
 8002edc:	3fd55555 	.word	0x3fd55555
 8002ee0:	652b82fe 	.word	0x652b82fe
 8002ee4:	3ff71547 	.word	0x3ff71547
 8002ee8:	3ff00000 	.word	0x3ff00000
 8002eec:	3fd00000 	.word	0x3fd00000
 8002ef0:	3fe00000 	.word	0x3fe00000
 8002ef4:	408fffff 	.word	0x408fffff
 8002ef8:	4bd5      	ldr	r3, [pc, #852]	@ (8003250 <__ieee754_pow+0x780>)
 8002efa:	ea08 0303 	and.w	r3, r8, r3
 8002efe:	2200      	movs	r2, #0
 8002f00:	b92b      	cbnz	r3, 8002f0e <__ieee754_pow+0x43e>
 8002f02:	4bd4      	ldr	r3, [pc, #848]	@ (8003254 <__ieee754_pow+0x784>)
 8002f04:	f7fd fb1c 	bl	8000540 <__aeabi_dmul>
 8002f08:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8002f0c:	468b      	mov	fp, r1
 8002f0e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8002f12:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8002f16:	4413      	add	r3, r2
 8002f18:	930a      	str	r3, [sp, #40]	@ 0x28
 8002f1a:	4bcf      	ldr	r3, [pc, #828]	@ (8003258 <__ieee754_pow+0x788>)
 8002f1c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8002f20:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8002f24:	459b      	cmp	fp, r3
 8002f26:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8002f2a:	dd08      	ble.n	8002f3e <__ieee754_pow+0x46e>
 8002f2c:	4bcb      	ldr	r3, [pc, #812]	@ (800325c <__ieee754_pow+0x78c>)
 8002f2e:	459b      	cmp	fp, r3
 8002f30:	f340 81a5 	ble.w	800327e <__ieee754_pow+0x7ae>
 8002f34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002f36:	3301      	adds	r3, #1
 8002f38:	930a      	str	r3, [sp, #40]	@ 0x28
 8002f3a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8002f3e:	f04f 0a00 	mov.w	sl, #0
 8002f42:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8002f46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002f48:	4bc5      	ldr	r3, [pc, #788]	@ (8003260 <__ieee754_pow+0x790>)
 8002f4a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8002f4e:	ed93 7b00 	vldr	d7, [r3]
 8002f52:	4629      	mov	r1, r5
 8002f54:	ec53 2b17 	vmov	r2, r3, d7
 8002f58:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002f5c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002f60:	f7fd f936 	bl	80001d0 <__aeabi_dsub>
 8002f64:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002f68:	4606      	mov	r6, r0
 8002f6a:	460f      	mov	r7, r1
 8002f6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002f70:	f7fd f930 	bl	80001d4 <__adddf3>
 8002f74:	4602      	mov	r2, r0
 8002f76:	460b      	mov	r3, r1
 8002f78:	2000      	movs	r0, #0
 8002f7a:	49ba      	ldr	r1, [pc, #744]	@ (8003264 <__ieee754_pow+0x794>)
 8002f7c:	f7fd fc0a 	bl	8000794 <__aeabi_ddiv>
 8002f80:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4630      	mov	r0, r6
 8002f8a:	4639      	mov	r1, r7
 8002f8c:	f7fd fad8 	bl	8000540 <__aeabi_dmul>
 8002f90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002f94:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8002f98:	106d      	asrs	r5, r5, #1
 8002f9a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8002f9e:	f04f 0b00 	mov.w	fp, #0
 8002fa2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8002fa6:	4661      	mov	r1, ip
 8002fa8:	2200      	movs	r2, #0
 8002faa:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8002fae:	4658      	mov	r0, fp
 8002fb0:	46e1      	mov	r9, ip
 8002fb2:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8002fb6:	4614      	mov	r4, r2
 8002fb8:	461d      	mov	r5, r3
 8002fba:	f7fd fac1 	bl	8000540 <__aeabi_dmul>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	4630      	mov	r0, r6
 8002fc4:	4639      	mov	r1, r7
 8002fc6:	f7fd f903 	bl	80001d0 <__aeabi_dsub>
 8002fca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8002fce:	4606      	mov	r6, r0
 8002fd0:	460f      	mov	r7, r1
 8002fd2:	4620      	mov	r0, r4
 8002fd4:	4629      	mov	r1, r5
 8002fd6:	f7fd f8fb 	bl	80001d0 <__aeabi_dsub>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	460b      	mov	r3, r1
 8002fde:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002fe2:	f7fd f8f5 	bl	80001d0 <__aeabi_dsub>
 8002fe6:	465a      	mov	r2, fp
 8002fe8:	464b      	mov	r3, r9
 8002fea:	f7fd faa9 	bl	8000540 <__aeabi_dmul>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	4630      	mov	r0, r6
 8002ff4:	4639      	mov	r1, r7
 8002ff6:	f7fd f8eb 	bl	80001d0 <__aeabi_dsub>
 8002ffa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8002ffe:	f7fd fa9f 	bl	8000540 <__aeabi_dmul>
 8003002:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003006:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800300a:	4610      	mov	r0, r2
 800300c:	4619      	mov	r1, r3
 800300e:	f7fd fa97 	bl	8000540 <__aeabi_dmul>
 8003012:	a37d      	add	r3, pc, #500	@ (adr r3, 8003208 <__ieee754_pow+0x738>)
 8003014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003018:	4604      	mov	r4, r0
 800301a:	460d      	mov	r5, r1
 800301c:	f7fd fa90 	bl	8000540 <__aeabi_dmul>
 8003020:	a37b      	add	r3, pc, #492	@ (adr r3, 8003210 <__ieee754_pow+0x740>)
 8003022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003026:	f7fd f8d5 	bl	80001d4 <__adddf3>
 800302a:	4622      	mov	r2, r4
 800302c:	462b      	mov	r3, r5
 800302e:	f7fd fa87 	bl	8000540 <__aeabi_dmul>
 8003032:	a379      	add	r3, pc, #484	@ (adr r3, 8003218 <__ieee754_pow+0x748>)
 8003034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003038:	f7fd f8cc 	bl	80001d4 <__adddf3>
 800303c:	4622      	mov	r2, r4
 800303e:	462b      	mov	r3, r5
 8003040:	f7fd fa7e 	bl	8000540 <__aeabi_dmul>
 8003044:	a376      	add	r3, pc, #472	@ (adr r3, 8003220 <__ieee754_pow+0x750>)
 8003046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800304a:	f7fd f8c3 	bl	80001d4 <__adddf3>
 800304e:	4622      	mov	r2, r4
 8003050:	462b      	mov	r3, r5
 8003052:	f7fd fa75 	bl	8000540 <__aeabi_dmul>
 8003056:	a374      	add	r3, pc, #464	@ (adr r3, 8003228 <__ieee754_pow+0x758>)
 8003058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305c:	f7fd f8ba 	bl	80001d4 <__adddf3>
 8003060:	4622      	mov	r2, r4
 8003062:	462b      	mov	r3, r5
 8003064:	f7fd fa6c 	bl	8000540 <__aeabi_dmul>
 8003068:	a371      	add	r3, pc, #452	@ (adr r3, 8003230 <__ieee754_pow+0x760>)
 800306a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800306e:	f7fd f8b1 	bl	80001d4 <__adddf3>
 8003072:	4622      	mov	r2, r4
 8003074:	4606      	mov	r6, r0
 8003076:	460f      	mov	r7, r1
 8003078:	462b      	mov	r3, r5
 800307a:	4620      	mov	r0, r4
 800307c:	4629      	mov	r1, r5
 800307e:	f7fd fa5f 	bl	8000540 <__aeabi_dmul>
 8003082:	4602      	mov	r2, r0
 8003084:	460b      	mov	r3, r1
 8003086:	4630      	mov	r0, r6
 8003088:	4639      	mov	r1, r7
 800308a:	f7fd fa59 	bl	8000540 <__aeabi_dmul>
 800308e:	465a      	mov	r2, fp
 8003090:	4604      	mov	r4, r0
 8003092:	460d      	mov	r5, r1
 8003094:	464b      	mov	r3, r9
 8003096:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800309a:	f7fd f89b 	bl	80001d4 <__adddf3>
 800309e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80030a2:	f7fd fa4d 	bl	8000540 <__aeabi_dmul>
 80030a6:	4622      	mov	r2, r4
 80030a8:	462b      	mov	r3, r5
 80030aa:	f7fd f893 	bl	80001d4 <__adddf3>
 80030ae:	465a      	mov	r2, fp
 80030b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80030b4:	464b      	mov	r3, r9
 80030b6:	4658      	mov	r0, fp
 80030b8:	4649      	mov	r1, r9
 80030ba:	f7fd fa41 	bl	8000540 <__aeabi_dmul>
 80030be:	4b6a      	ldr	r3, [pc, #424]	@ (8003268 <__ieee754_pow+0x798>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	4606      	mov	r6, r0
 80030c4:	460f      	mov	r7, r1
 80030c6:	f7fd f885 	bl	80001d4 <__adddf3>
 80030ca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80030ce:	f7fd f881 	bl	80001d4 <__adddf3>
 80030d2:	46d8      	mov	r8, fp
 80030d4:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80030d8:	460d      	mov	r5, r1
 80030da:	465a      	mov	r2, fp
 80030dc:	460b      	mov	r3, r1
 80030de:	4640      	mov	r0, r8
 80030e0:	4649      	mov	r1, r9
 80030e2:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80030e6:	f7fd fa2b 	bl	8000540 <__aeabi_dmul>
 80030ea:	465c      	mov	r4, fp
 80030ec:	4680      	mov	r8, r0
 80030ee:	4689      	mov	r9, r1
 80030f0:	4b5d      	ldr	r3, [pc, #372]	@ (8003268 <__ieee754_pow+0x798>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	4620      	mov	r0, r4
 80030f6:	4629      	mov	r1, r5
 80030f8:	f7fd f86a 	bl	80001d0 <__aeabi_dsub>
 80030fc:	4632      	mov	r2, r6
 80030fe:	463b      	mov	r3, r7
 8003100:	f7fd f866 	bl	80001d0 <__aeabi_dsub>
 8003104:	4602      	mov	r2, r0
 8003106:	460b      	mov	r3, r1
 8003108:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800310c:	f7fd f860 	bl	80001d0 <__aeabi_dsub>
 8003110:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003114:	f7fd fa14 	bl	8000540 <__aeabi_dmul>
 8003118:	4622      	mov	r2, r4
 800311a:	4606      	mov	r6, r0
 800311c:	460f      	mov	r7, r1
 800311e:	462b      	mov	r3, r5
 8003120:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003124:	f7fd fa0c 	bl	8000540 <__aeabi_dmul>
 8003128:	4602      	mov	r2, r0
 800312a:	460b      	mov	r3, r1
 800312c:	4630      	mov	r0, r6
 800312e:	4639      	mov	r1, r7
 8003130:	f7fd f850 	bl	80001d4 <__adddf3>
 8003134:	4606      	mov	r6, r0
 8003136:	460f      	mov	r7, r1
 8003138:	4602      	mov	r2, r0
 800313a:	460b      	mov	r3, r1
 800313c:	4640      	mov	r0, r8
 800313e:	4649      	mov	r1, r9
 8003140:	f7fd f848 	bl	80001d4 <__adddf3>
 8003144:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8003148:	a33b      	add	r3, pc, #236	@ (adr r3, 8003238 <__ieee754_pow+0x768>)
 800314a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800314e:	4658      	mov	r0, fp
 8003150:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8003154:	460d      	mov	r5, r1
 8003156:	f7fd f9f3 	bl	8000540 <__aeabi_dmul>
 800315a:	465c      	mov	r4, fp
 800315c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003160:	4642      	mov	r2, r8
 8003162:	464b      	mov	r3, r9
 8003164:	4620      	mov	r0, r4
 8003166:	4629      	mov	r1, r5
 8003168:	f7fd f832 	bl	80001d0 <__aeabi_dsub>
 800316c:	4602      	mov	r2, r0
 800316e:	460b      	mov	r3, r1
 8003170:	4630      	mov	r0, r6
 8003172:	4639      	mov	r1, r7
 8003174:	f7fd f82c 	bl	80001d0 <__aeabi_dsub>
 8003178:	a331      	add	r3, pc, #196	@ (adr r3, 8003240 <__ieee754_pow+0x770>)
 800317a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800317e:	f7fd f9df 	bl	8000540 <__aeabi_dmul>
 8003182:	a331      	add	r3, pc, #196	@ (adr r3, 8003248 <__ieee754_pow+0x778>)
 8003184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003188:	4606      	mov	r6, r0
 800318a:	460f      	mov	r7, r1
 800318c:	4620      	mov	r0, r4
 800318e:	4629      	mov	r1, r5
 8003190:	f7fd f9d6 	bl	8000540 <__aeabi_dmul>
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	4630      	mov	r0, r6
 800319a:	4639      	mov	r1, r7
 800319c:	f7fd f81a 	bl	80001d4 <__adddf3>
 80031a0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80031a2:	4b32      	ldr	r3, [pc, #200]	@ (800326c <__ieee754_pow+0x79c>)
 80031a4:	4413      	add	r3, r2
 80031a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031aa:	f7fd f813 	bl	80001d4 <__adddf3>
 80031ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80031b2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80031b4:	f7fd f95a 	bl	800046c <__aeabi_i2d>
 80031b8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80031ba:	4b2d      	ldr	r3, [pc, #180]	@ (8003270 <__ieee754_pow+0x7a0>)
 80031bc:	4413      	add	r3, r2
 80031be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80031c2:	4606      	mov	r6, r0
 80031c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80031c8:	460f      	mov	r7, r1
 80031ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80031ce:	f7fd f801 	bl	80001d4 <__adddf3>
 80031d2:	4642      	mov	r2, r8
 80031d4:	464b      	mov	r3, r9
 80031d6:	f7fc fffd 	bl	80001d4 <__adddf3>
 80031da:	4632      	mov	r2, r6
 80031dc:	463b      	mov	r3, r7
 80031de:	f7fc fff9 	bl	80001d4 <__adddf3>
 80031e2:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80031e6:	4632      	mov	r2, r6
 80031e8:	463b      	mov	r3, r7
 80031ea:	4658      	mov	r0, fp
 80031ec:	460d      	mov	r5, r1
 80031ee:	f7fc ffef 	bl	80001d0 <__aeabi_dsub>
 80031f2:	4642      	mov	r2, r8
 80031f4:	464b      	mov	r3, r9
 80031f6:	f7fc ffeb 	bl	80001d0 <__aeabi_dsub>
 80031fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80031fe:	f7fc ffe7 	bl	80001d0 <__aeabi_dsub>
 8003202:	465c      	mov	r4, fp
 8003204:	e036      	b.n	8003274 <__ieee754_pow+0x7a4>
 8003206:	bf00      	nop
 8003208:	4a454eef 	.word	0x4a454eef
 800320c:	3fca7e28 	.word	0x3fca7e28
 8003210:	93c9db65 	.word	0x93c9db65
 8003214:	3fcd864a 	.word	0x3fcd864a
 8003218:	a91d4101 	.word	0xa91d4101
 800321c:	3fd17460 	.word	0x3fd17460
 8003220:	518f264d 	.word	0x518f264d
 8003224:	3fd55555 	.word	0x3fd55555
 8003228:	db6fabff 	.word	0xdb6fabff
 800322c:	3fdb6db6 	.word	0x3fdb6db6
 8003230:	33333303 	.word	0x33333303
 8003234:	3fe33333 	.word	0x3fe33333
 8003238:	e0000000 	.word	0xe0000000
 800323c:	3feec709 	.word	0x3feec709
 8003240:	dc3a03fd 	.word	0xdc3a03fd
 8003244:	3feec709 	.word	0x3feec709
 8003248:	145b01f5 	.word	0x145b01f5
 800324c:	be3e2fe0 	.word	0xbe3e2fe0
 8003250:	7ff00000 	.word	0x7ff00000
 8003254:	43400000 	.word	0x43400000
 8003258:	0003988e 	.word	0x0003988e
 800325c:	000bb679 	.word	0x000bb679
 8003260:	080038d0 	.word	0x080038d0
 8003264:	3ff00000 	.word	0x3ff00000
 8003268:	40080000 	.word	0x40080000
 800326c:	080038b0 	.word	0x080038b0
 8003270:	080038c0 	.word	0x080038c0
 8003274:	4602      	mov	r2, r0
 8003276:	460b      	mov	r3, r1
 8003278:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800327c:	e5d6      	b.n	8002e2c <__ieee754_pow+0x35c>
 800327e:	f04f 0a01 	mov.w	sl, #1
 8003282:	e65e      	b.n	8002f42 <__ieee754_pow+0x472>
 8003284:	a3b5      	add	r3, pc, #724	@ (adr r3, 800355c <__ieee754_pow+0xa8c>)
 8003286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328a:	4630      	mov	r0, r6
 800328c:	4639      	mov	r1, r7
 800328e:	f7fc ffa1 	bl	80001d4 <__adddf3>
 8003292:	4642      	mov	r2, r8
 8003294:	e9cd 0100 	strd	r0, r1, [sp]
 8003298:	464b      	mov	r3, r9
 800329a:	4620      	mov	r0, r4
 800329c:	4629      	mov	r1, r5
 800329e:	f7fc ff97 	bl	80001d0 <__aeabi_dsub>
 80032a2:	4602      	mov	r2, r0
 80032a4:	460b      	mov	r3, r1
 80032a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80032aa:	f7fd fbd9 	bl	8000a60 <__aeabi_dcmpgt>
 80032ae:	2800      	cmp	r0, #0
 80032b0:	f47f adfe 	bne.w	8002eb0 <__ieee754_pow+0x3e0>
 80032b4:	4ba2      	ldr	r3, [pc, #648]	@ (8003540 <__ieee754_pow+0xa70>)
 80032b6:	e022      	b.n	80032fe <__ieee754_pow+0x82e>
 80032b8:	4ca2      	ldr	r4, [pc, #648]	@ (8003544 <__ieee754_pow+0xa74>)
 80032ba:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80032be:	42a3      	cmp	r3, r4
 80032c0:	d919      	bls.n	80032f6 <__ieee754_pow+0x826>
 80032c2:	4ba1      	ldr	r3, [pc, #644]	@ (8003548 <__ieee754_pow+0xa78>)
 80032c4:	440b      	add	r3, r1
 80032c6:	4303      	orrs	r3, r0
 80032c8:	d009      	beq.n	80032de <__ieee754_pow+0x80e>
 80032ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80032ce:	2200      	movs	r2, #0
 80032d0:	2300      	movs	r3, #0
 80032d2:	f7fd fba7 	bl	8000a24 <__aeabi_dcmplt>
 80032d6:	3800      	subs	r0, #0
 80032d8:	bf18      	it	ne
 80032da:	2001      	movne	r0, #1
 80032dc:	e512      	b.n	8002d04 <__ieee754_pow+0x234>
 80032de:	4642      	mov	r2, r8
 80032e0:	464b      	mov	r3, r9
 80032e2:	f7fc ff75 	bl	80001d0 <__aeabi_dsub>
 80032e6:	4632      	mov	r2, r6
 80032e8:	463b      	mov	r3, r7
 80032ea:	f7fd fbaf 	bl	8000a4c <__aeabi_dcmpge>
 80032ee:	2800      	cmp	r0, #0
 80032f0:	d1eb      	bne.n	80032ca <__ieee754_pow+0x7fa>
 80032f2:	4b96      	ldr	r3, [pc, #600]	@ (800354c <__ieee754_pow+0xa7c>)
 80032f4:	e003      	b.n	80032fe <__ieee754_pow+0x82e>
 80032f6:	4a96      	ldr	r2, [pc, #600]	@ (8003550 <__ieee754_pow+0xa80>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	f240 80e7 	bls.w	80034cc <__ieee754_pow+0x9fc>
 80032fe:	151b      	asrs	r3, r3, #20
 8003300:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8003304:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8003308:	fa4a fa03 	asr.w	sl, sl, r3
 800330c:	44da      	add	sl, fp
 800330e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8003312:	4890      	ldr	r0, [pc, #576]	@ (8003554 <__ieee754_pow+0xa84>)
 8003314:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8003318:	4108      	asrs	r0, r1
 800331a:	ea00 030a 	and.w	r3, r0, sl
 800331e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8003322:	f1c1 0114 	rsb	r1, r1, #20
 8003326:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800332a:	fa4a fa01 	asr.w	sl, sl, r1
 800332e:	f1bb 0f00 	cmp.w	fp, #0
 8003332:	4640      	mov	r0, r8
 8003334:	4649      	mov	r1, r9
 8003336:	f04f 0200 	mov.w	r2, #0
 800333a:	bfb8      	it	lt
 800333c:	f1ca 0a00 	rsblt	sl, sl, #0
 8003340:	f7fc ff46 	bl	80001d0 <__aeabi_dsub>
 8003344:	4680      	mov	r8, r0
 8003346:	4689      	mov	r9, r1
 8003348:	4632      	mov	r2, r6
 800334a:	463b      	mov	r3, r7
 800334c:	4640      	mov	r0, r8
 800334e:	4649      	mov	r1, r9
 8003350:	f7fc ff40 	bl	80001d4 <__adddf3>
 8003354:	2400      	movs	r4, #0
 8003356:	a36a      	add	r3, pc, #424	@ (adr r3, 8003500 <__ieee754_pow+0xa30>)
 8003358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800335c:	4620      	mov	r0, r4
 800335e:	460d      	mov	r5, r1
 8003360:	f7fd f8ee 	bl	8000540 <__aeabi_dmul>
 8003364:	4642      	mov	r2, r8
 8003366:	e9cd 0100 	strd	r0, r1, [sp]
 800336a:	464b      	mov	r3, r9
 800336c:	4620      	mov	r0, r4
 800336e:	4629      	mov	r1, r5
 8003370:	f7fc ff2e 	bl	80001d0 <__aeabi_dsub>
 8003374:	4602      	mov	r2, r0
 8003376:	460b      	mov	r3, r1
 8003378:	4630      	mov	r0, r6
 800337a:	4639      	mov	r1, r7
 800337c:	f7fc ff28 	bl	80001d0 <__aeabi_dsub>
 8003380:	a361      	add	r3, pc, #388	@ (adr r3, 8003508 <__ieee754_pow+0xa38>)
 8003382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003386:	f7fd f8db 	bl	8000540 <__aeabi_dmul>
 800338a:	a361      	add	r3, pc, #388	@ (adr r3, 8003510 <__ieee754_pow+0xa40>)
 800338c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003390:	4680      	mov	r8, r0
 8003392:	4689      	mov	r9, r1
 8003394:	4620      	mov	r0, r4
 8003396:	4629      	mov	r1, r5
 8003398:	f7fd f8d2 	bl	8000540 <__aeabi_dmul>
 800339c:	4602      	mov	r2, r0
 800339e:	460b      	mov	r3, r1
 80033a0:	4640      	mov	r0, r8
 80033a2:	4649      	mov	r1, r9
 80033a4:	f7fc ff16 	bl	80001d4 <__adddf3>
 80033a8:	4604      	mov	r4, r0
 80033aa:	460d      	mov	r5, r1
 80033ac:	4602      	mov	r2, r0
 80033ae:	460b      	mov	r3, r1
 80033b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80033b4:	f7fc ff0e 	bl	80001d4 <__adddf3>
 80033b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80033bc:	4680      	mov	r8, r0
 80033be:	4689      	mov	r9, r1
 80033c0:	f7fc ff06 	bl	80001d0 <__aeabi_dsub>
 80033c4:	4602      	mov	r2, r0
 80033c6:	460b      	mov	r3, r1
 80033c8:	4620      	mov	r0, r4
 80033ca:	4629      	mov	r1, r5
 80033cc:	f7fc ff00 	bl	80001d0 <__aeabi_dsub>
 80033d0:	4642      	mov	r2, r8
 80033d2:	4606      	mov	r6, r0
 80033d4:	460f      	mov	r7, r1
 80033d6:	464b      	mov	r3, r9
 80033d8:	4640      	mov	r0, r8
 80033da:	4649      	mov	r1, r9
 80033dc:	f7fd f8b0 	bl	8000540 <__aeabi_dmul>
 80033e0:	a34d      	add	r3, pc, #308	@ (adr r3, 8003518 <__ieee754_pow+0xa48>)
 80033e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e6:	4604      	mov	r4, r0
 80033e8:	460d      	mov	r5, r1
 80033ea:	f7fd f8a9 	bl	8000540 <__aeabi_dmul>
 80033ee:	a34c      	add	r3, pc, #304	@ (adr r3, 8003520 <__ieee754_pow+0xa50>)
 80033f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f4:	f7fc feec 	bl	80001d0 <__aeabi_dsub>
 80033f8:	4622      	mov	r2, r4
 80033fa:	462b      	mov	r3, r5
 80033fc:	f7fd f8a0 	bl	8000540 <__aeabi_dmul>
 8003400:	a349      	add	r3, pc, #292	@ (adr r3, 8003528 <__ieee754_pow+0xa58>)
 8003402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003406:	f7fc fee5 	bl	80001d4 <__adddf3>
 800340a:	4622      	mov	r2, r4
 800340c:	462b      	mov	r3, r5
 800340e:	f7fd f897 	bl	8000540 <__aeabi_dmul>
 8003412:	a347      	add	r3, pc, #284	@ (adr r3, 8003530 <__ieee754_pow+0xa60>)
 8003414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003418:	f7fc feda 	bl	80001d0 <__aeabi_dsub>
 800341c:	4622      	mov	r2, r4
 800341e:	462b      	mov	r3, r5
 8003420:	f7fd f88e 	bl	8000540 <__aeabi_dmul>
 8003424:	a344      	add	r3, pc, #272	@ (adr r3, 8003538 <__ieee754_pow+0xa68>)
 8003426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800342a:	f7fc fed3 	bl	80001d4 <__adddf3>
 800342e:	4622      	mov	r2, r4
 8003430:	462b      	mov	r3, r5
 8003432:	f7fd f885 	bl	8000540 <__aeabi_dmul>
 8003436:	4602      	mov	r2, r0
 8003438:	460b      	mov	r3, r1
 800343a:	4640      	mov	r0, r8
 800343c:	4649      	mov	r1, r9
 800343e:	f7fc fec7 	bl	80001d0 <__aeabi_dsub>
 8003442:	4604      	mov	r4, r0
 8003444:	460d      	mov	r5, r1
 8003446:	4602      	mov	r2, r0
 8003448:	460b      	mov	r3, r1
 800344a:	4640      	mov	r0, r8
 800344c:	4649      	mov	r1, r9
 800344e:	f7fd f877 	bl	8000540 <__aeabi_dmul>
 8003452:	2200      	movs	r2, #0
 8003454:	e9cd 0100 	strd	r0, r1, [sp]
 8003458:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800345c:	4620      	mov	r0, r4
 800345e:	4629      	mov	r1, r5
 8003460:	f7fc feb6 	bl	80001d0 <__aeabi_dsub>
 8003464:	4602      	mov	r2, r0
 8003466:	460b      	mov	r3, r1
 8003468:	e9dd 0100 	ldrd	r0, r1, [sp]
 800346c:	f7fd f992 	bl	8000794 <__aeabi_ddiv>
 8003470:	4632      	mov	r2, r6
 8003472:	4604      	mov	r4, r0
 8003474:	460d      	mov	r5, r1
 8003476:	463b      	mov	r3, r7
 8003478:	4640      	mov	r0, r8
 800347a:	4649      	mov	r1, r9
 800347c:	f7fd f860 	bl	8000540 <__aeabi_dmul>
 8003480:	4632      	mov	r2, r6
 8003482:	463b      	mov	r3, r7
 8003484:	f7fc fea6 	bl	80001d4 <__adddf3>
 8003488:	4602      	mov	r2, r0
 800348a:	460b      	mov	r3, r1
 800348c:	4620      	mov	r0, r4
 800348e:	4629      	mov	r1, r5
 8003490:	f7fc fe9e 	bl	80001d0 <__aeabi_dsub>
 8003494:	4642      	mov	r2, r8
 8003496:	464b      	mov	r3, r9
 8003498:	f7fc fe9a 	bl	80001d0 <__aeabi_dsub>
 800349c:	460b      	mov	r3, r1
 800349e:	4602      	mov	r2, r0
 80034a0:	492d      	ldr	r1, [pc, #180]	@ (8003558 <__ieee754_pow+0xa88>)
 80034a2:	2000      	movs	r0, #0
 80034a4:	f7fc fe94 	bl	80001d0 <__aeabi_dsub>
 80034a8:	ec41 0b10 	vmov	d0, r0, r1
 80034ac:	ee10 3a90 	vmov	r3, s1
 80034b0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80034b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034b8:	da0b      	bge.n	80034d2 <__ieee754_pow+0xa02>
 80034ba:	4650      	mov	r0, sl
 80034bc:	f000 f85c 	bl	8003578 <scalbn>
 80034c0:	ec51 0b10 	vmov	r0, r1, d0
 80034c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80034c8:	f7ff bb6d 	b.w	8002ba6 <__ieee754_pow+0xd6>
 80034cc:	f8dd a010 	ldr.w	sl, [sp, #16]
 80034d0:	e73a      	b.n	8003348 <__ieee754_pow+0x878>
 80034d2:	ec51 0b10 	vmov	r0, r1, d0
 80034d6:	4619      	mov	r1, r3
 80034d8:	e7f4      	b.n	80034c4 <__ieee754_pow+0x9f4>
 80034da:	491f      	ldr	r1, [pc, #124]	@ (8003558 <__ieee754_pow+0xa88>)
 80034dc:	2000      	movs	r0, #0
 80034de:	f7ff bb14 	b.w	8002b0a <__ieee754_pow+0x3a>
 80034e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80034e6:	f7ff bb10 	b.w	8002b0a <__ieee754_pow+0x3a>
 80034ea:	4630      	mov	r0, r6
 80034ec:	4639      	mov	r1, r7
 80034ee:	f7ff bb0c 	b.w	8002b0a <__ieee754_pow+0x3a>
 80034f2:	460c      	mov	r4, r1
 80034f4:	f7ff bb69 	b.w	8002bca <__ieee754_pow+0xfa>
 80034f8:	2400      	movs	r4, #0
 80034fa:	f7ff bb4b 	b.w	8002b94 <__ieee754_pow+0xc4>
 80034fe:	bf00      	nop
 8003500:	00000000 	.word	0x00000000
 8003504:	3fe62e43 	.word	0x3fe62e43
 8003508:	fefa39ef 	.word	0xfefa39ef
 800350c:	3fe62e42 	.word	0x3fe62e42
 8003510:	0ca86c39 	.word	0x0ca86c39
 8003514:	be205c61 	.word	0xbe205c61
 8003518:	72bea4d0 	.word	0x72bea4d0
 800351c:	3e663769 	.word	0x3e663769
 8003520:	c5d26bf1 	.word	0xc5d26bf1
 8003524:	3ebbbd41 	.word	0x3ebbbd41
 8003528:	af25de2c 	.word	0xaf25de2c
 800352c:	3f11566a 	.word	0x3f11566a
 8003530:	16bebd93 	.word	0x16bebd93
 8003534:	3f66c16c 	.word	0x3f66c16c
 8003538:	5555553e 	.word	0x5555553e
 800353c:	3fc55555 	.word	0x3fc55555
 8003540:	40900000 	.word	0x40900000
 8003544:	4090cbff 	.word	0x4090cbff
 8003548:	3f6f3400 	.word	0x3f6f3400
 800354c:	4090cc00 	.word	0x4090cc00
 8003550:	3fe00000 	.word	0x3fe00000
 8003554:	fff00000 	.word	0xfff00000
 8003558:	3ff00000 	.word	0x3ff00000
 800355c:	652b82fe 	.word	0x652b82fe
 8003560:	3c971547 	.word	0x3c971547

08003564 <fabs>:
 8003564:	ec51 0b10 	vmov	r0, r1, d0
 8003568:	4602      	mov	r2, r0
 800356a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800356e:	ec43 2b10 	vmov	d0, r2, r3
 8003572:	4770      	bx	lr
 8003574:	0000      	movs	r0, r0
	...

08003578 <scalbn>:
 8003578:	b570      	push	{r4, r5, r6, lr}
 800357a:	ec55 4b10 	vmov	r4, r5, d0
 800357e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8003582:	4606      	mov	r6, r0
 8003584:	462b      	mov	r3, r5
 8003586:	b991      	cbnz	r1, 80035ae <scalbn+0x36>
 8003588:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800358c:	4323      	orrs	r3, r4
 800358e:	d03b      	beq.n	8003608 <scalbn+0x90>
 8003590:	4b33      	ldr	r3, [pc, #204]	@ (8003660 <scalbn+0xe8>)
 8003592:	4620      	mov	r0, r4
 8003594:	4629      	mov	r1, r5
 8003596:	2200      	movs	r2, #0
 8003598:	f7fc ffd2 	bl	8000540 <__aeabi_dmul>
 800359c:	4b31      	ldr	r3, [pc, #196]	@ (8003664 <scalbn+0xec>)
 800359e:	429e      	cmp	r6, r3
 80035a0:	4604      	mov	r4, r0
 80035a2:	460d      	mov	r5, r1
 80035a4:	da0f      	bge.n	80035c6 <scalbn+0x4e>
 80035a6:	a326      	add	r3, pc, #152	@ (adr r3, 8003640 <scalbn+0xc8>)
 80035a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ac:	e01e      	b.n	80035ec <scalbn+0x74>
 80035ae:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80035b2:	4291      	cmp	r1, r2
 80035b4:	d10b      	bne.n	80035ce <scalbn+0x56>
 80035b6:	4622      	mov	r2, r4
 80035b8:	4620      	mov	r0, r4
 80035ba:	4629      	mov	r1, r5
 80035bc:	f7fc fe0a 	bl	80001d4 <__adddf3>
 80035c0:	4604      	mov	r4, r0
 80035c2:	460d      	mov	r5, r1
 80035c4:	e020      	b.n	8003608 <scalbn+0x90>
 80035c6:	460b      	mov	r3, r1
 80035c8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80035cc:	3936      	subs	r1, #54	@ 0x36
 80035ce:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80035d2:	4296      	cmp	r6, r2
 80035d4:	dd0d      	ble.n	80035f2 <scalbn+0x7a>
 80035d6:	2d00      	cmp	r5, #0
 80035d8:	a11b      	add	r1, pc, #108	@ (adr r1, 8003648 <scalbn+0xd0>)
 80035da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80035de:	da02      	bge.n	80035e6 <scalbn+0x6e>
 80035e0:	a11b      	add	r1, pc, #108	@ (adr r1, 8003650 <scalbn+0xd8>)
 80035e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80035e6:	a318      	add	r3, pc, #96	@ (adr r3, 8003648 <scalbn+0xd0>)
 80035e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ec:	f7fc ffa8 	bl	8000540 <__aeabi_dmul>
 80035f0:	e7e6      	b.n	80035c0 <scalbn+0x48>
 80035f2:	1872      	adds	r2, r6, r1
 80035f4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80035f8:	428a      	cmp	r2, r1
 80035fa:	dcec      	bgt.n	80035d6 <scalbn+0x5e>
 80035fc:	2a00      	cmp	r2, #0
 80035fe:	dd06      	ble.n	800360e <scalbn+0x96>
 8003600:	f36f 531e 	bfc	r3, #20, #11
 8003604:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003608:	ec45 4b10 	vmov	d0, r4, r5
 800360c:	bd70      	pop	{r4, r5, r6, pc}
 800360e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8003612:	da08      	bge.n	8003626 <scalbn+0xae>
 8003614:	2d00      	cmp	r5, #0
 8003616:	a10a      	add	r1, pc, #40	@ (adr r1, 8003640 <scalbn+0xc8>)
 8003618:	e9d1 0100 	ldrd	r0, r1, [r1]
 800361c:	dac3      	bge.n	80035a6 <scalbn+0x2e>
 800361e:	a10e      	add	r1, pc, #56	@ (adr r1, 8003658 <scalbn+0xe0>)
 8003620:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003624:	e7bf      	b.n	80035a6 <scalbn+0x2e>
 8003626:	3236      	adds	r2, #54	@ 0x36
 8003628:	f36f 531e 	bfc	r3, #20, #11
 800362c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003630:	4620      	mov	r0, r4
 8003632:	4b0d      	ldr	r3, [pc, #52]	@ (8003668 <scalbn+0xf0>)
 8003634:	4629      	mov	r1, r5
 8003636:	2200      	movs	r2, #0
 8003638:	e7d8      	b.n	80035ec <scalbn+0x74>
 800363a:	bf00      	nop
 800363c:	f3af 8000 	nop.w
 8003640:	c2f8f359 	.word	0xc2f8f359
 8003644:	01a56e1f 	.word	0x01a56e1f
 8003648:	8800759c 	.word	0x8800759c
 800364c:	7e37e43c 	.word	0x7e37e43c
 8003650:	8800759c 	.word	0x8800759c
 8003654:	fe37e43c 	.word	0xfe37e43c
 8003658:	c2f8f359 	.word	0xc2f8f359
 800365c:	81a56e1f 	.word	0x81a56e1f
 8003660:	43500000 	.word	0x43500000
 8003664:	ffff3cb0 	.word	0xffff3cb0
 8003668:	3c900000 	.word	0x3c900000

0800366c <with_errno>:
 800366c:	b510      	push	{r4, lr}
 800366e:	ed2d 8b02 	vpush	{d8}
 8003672:	eeb0 8a40 	vmov.f32	s16, s0
 8003676:	eef0 8a60 	vmov.f32	s17, s1
 800367a:	4604      	mov	r4, r0
 800367c:	f7ff f980 	bl	8002980 <__errno>
 8003680:	eeb0 0a48 	vmov.f32	s0, s16
 8003684:	eef0 0a68 	vmov.f32	s1, s17
 8003688:	ecbd 8b02 	vpop	{d8}
 800368c:	6004      	str	r4, [r0, #0]
 800368e:	bd10      	pop	{r4, pc}

08003690 <xflow>:
 8003690:	4603      	mov	r3, r0
 8003692:	b507      	push	{r0, r1, r2, lr}
 8003694:	ec51 0b10 	vmov	r0, r1, d0
 8003698:	b183      	cbz	r3, 80036bc <xflow+0x2c>
 800369a:	4602      	mov	r2, r0
 800369c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80036a0:	e9cd 2300 	strd	r2, r3, [sp]
 80036a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80036a8:	f7fc ff4a 	bl	8000540 <__aeabi_dmul>
 80036ac:	ec41 0b10 	vmov	d0, r0, r1
 80036b0:	2022      	movs	r0, #34	@ 0x22
 80036b2:	b003      	add	sp, #12
 80036b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80036b8:	f7ff bfd8 	b.w	800366c <with_errno>
 80036bc:	4602      	mov	r2, r0
 80036be:	460b      	mov	r3, r1
 80036c0:	e7ee      	b.n	80036a0 <xflow+0x10>
 80036c2:	0000      	movs	r0, r0
 80036c4:	0000      	movs	r0, r0
	...

080036c8 <__math_uflow>:
 80036c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80036d0 <__math_uflow+0x8>
 80036cc:	f7ff bfe0 	b.w	8003690 <xflow>
 80036d0:	00000000 	.word	0x00000000
 80036d4:	10000000 	.word	0x10000000

080036d8 <__math_oflow>:
 80036d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80036e0 <__math_oflow+0x8>
 80036dc:	f7ff bfd8 	b.w	8003690 <xflow>
 80036e0:	00000000 	.word	0x00000000
 80036e4:	70000000 	.word	0x70000000

080036e8 <__ieee754_sqrt>:
 80036e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036ec:	4a66      	ldr	r2, [pc, #408]	@ (8003888 <__ieee754_sqrt+0x1a0>)
 80036ee:	ec55 4b10 	vmov	r4, r5, d0
 80036f2:	43aa      	bics	r2, r5
 80036f4:	462b      	mov	r3, r5
 80036f6:	4621      	mov	r1, r4
 80036f8:	d110      	bne.n	800371c <__ieee754_sqrt+0x34>
 80036fa:	4622      	mov	r2, r4
 80036fc:	4620      	mov	r0, r4
 80036fe:	4629      	mov	r1, r5
 8003700:	f7fc ff1e 	bl	8000540 <__aeabi_dmul>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	4620      	mov	r0, r4
 800370a:	4629      	mov	r1, r5
 800370c:	f7fc fd62 	bl	80001d4 <__adddf3>
 8003710:	4604      	mov	r4, r0
 8003712:	460d      	mov	r5, r1
 8003714:	ec45 4b10 	vmov	d0, r4, r5
 8003718:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800371c:	2d00      	cmp	r5, #0
 800371e:	dc0e      	bgt.n	800373e <__ieee754_sqrt+0x56>
 8003720:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8003724:	4322      	orrs	r2, r4
 8003726:	d0f5      	beq.n	8003714 <__ieee754_sqrt+0x2c>
 8003728:	b19d      	cbz	r5, 8003752 <__ieee754_sqrt+0x6a>
 800372a:	4622      	mov	r2, r4
 800372c:	4620      	mov	r0, r4
 800372e:	4629      	mov	r1, r5
 8003730:	f7fc fd4e 	bl	80001d0 <__aeabi_dsub>
 8003734:	4602      	mov	r2, r0
 8003736:	460b      	mov	r3, r1
 8003738:	f7fd f82c 	bl	8000794 <__aeabi_ddiv>
 800373c:	e7e8      	b.n	8003710 <__ieee754_sqrt+0x28>
 800373e:	152a      	asrs	r2, r5, #20
 8003740:	d115      	bne.n	800376e <__ieee754_sqrt+0x86>
 8003742:	2000      	movs	r0, #0
 8003744:	e009      	b.n	800375a <__ieee754_sqrt+0x72>
 8003746:	0acb      	lsrs	r3, r1, #11
 8003748:	3a15      	subs	r2, #21
 800374a:	0549      	lsls	r1, r1, #21
 800374c:	2b00      	cmp	r3, #0
 800374e:	d0fa      	beq.n	8003746 <__ieee754_sqrt+0x5e>
 8003750:	e7f7      	b.n	8003742 <__ieee754_sqrt+0x5a>
 8003752:	462a      	mov	r2, r5
 8003754:	e7fa      	b.n	800374c <__ieee754_sqrt+0x64>
 8003756:	005b      	lsls	r3, r3, #1
 8003758:	3001      	adds	r0, #1
 800375a:	02dc      	lsls	r4, r3, #11
 800375c:	d5fb      	bpl.n	8003756 <__ieee754_sqrt+0x6e>
 800375e:	1e44      	subs	r4, r0, #1
 8003760:	1b12      	subs	r2, r2, r4
 8003762:	f1c0 0420 	rsb	r4, r0, #32
 8003766:	fa21 f404 	lsr.w	r4, r1, r4
 800376a:	4323      	orrs	r3, r4
 800376c:	4081      	lsls	r1, r0
 800376e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003772:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8003776:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800377a:	07d2      	lsls	r2, r2, #31
 800377c:	bf5c      	itt	pl
 800377e:	005b      	lslpl	r3, r3, #1
 8003780:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8003784:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003788:	bf58      	it	pl
 800378a:	0049      	lslpl	r1, r1, #1
 800378c:	2600      	movs	r6, #0
 800378e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8003792:	107f      	asrs	r7, r7, #1
 8003794:	0049      	lsls	r1, r1, #1
 8003796:	2016      	movs	r0, #22
 8003798:	4632      	mov	r2, r6
 800379a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800379e:	1915      	adds	r5, r2, r4
 80037a0:	429d      	cmp	r5, r3
 80037a2:	bfde      	ittt	le
 80037a4:	192a      	addle	r2, r5, r4
 80037a6:	1b5b      	suble	r3, r3, r5
 80037a8:	1936      	addle	r6, r6, r4
 80037aa:	0fcd      	lsrs	r5, r1, #31
 80037ac:	3801      	subs	r0, #1
 80037ae:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80037b2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80037b6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80037ba:	d1f0      	bne.n	800379e <__ieee754_sqrt+0xb6>
 80037bc:	4605      	mov	r5, r0
 80037be:	2420      	movs	r4, #32
 80037c0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80037c4:	4293      	cmp	r3, r2
 80037c6:	eb0c 0e00 	add.w	lr, ip, r0
 80037ca:	dc02      	bgt.n	80037d2 <__ieee754_sqrt+0xea>
 80037cc:	d113      	bne.n	80037f6 <__ieee754_sqrt+0x10e>
 80037ce:	458e      	cmp	lr, r1
 80037d0:	d811      	bhi.n	80037f6 <__ieee754_sqrt+0x10e>
 80037d2:	f1be 0f00 	cmp.w	lr, #0
 80037d6:	eb0e 000c 	add.w	r0, lr, ip
 80037da:	da3f      	bge.n	800385c <__ieee754_sqrt+0x174>
 80037dc:	2800      	cmp	r0, #0
 80037de:	db3d      	blt.n	800385c <__ieee754_sqrt+0x174>
 80037e0:	f102 0801 	add.w	r8, r2, #1
 80037e4:	1a9b      	subs	r3, r3, r2
 80037e6:	458e      	cmp	lr, r1
 80037e8:	bf88      	it	hi
 80037ea:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 80037ee:	eba1 010e 	sub.w	r1, r1, lr
 80037f2:	4465      	add	r5, ip
 80037f4:	4642      	mov	r2, r8
 80037f6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80037fa:	3c01      	subs	r4, #1
 80037fc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8003800:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8003804:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8003808:	d1dc      	bne.n	80037c4 <__ieee754_sqrt+0xdc>
 800380a:	4319      	orrs	r1, r3
 800380c:	d01b      	beq.n	8003846 <__ieee754_sqrt+0x15e>
 800380e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800388c <__ieee754_sqrt+0x1a4>
 8003812:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8003890 <__ieee754_sqrt+0x1a8>
 8003816:	e9da 0100 	ldrd	r0, r1, [sl]
 800381a:	e9db 2300 	ldrd	r2, r3, [fp]
 800381e:	f7fc fcd7 	bl	80001d0 <__aeabi_dsub>
 8003822:	e9da 8900 	ldrd	r8, r9, [sl]
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	4640      	mov	r0, r8
 800382c:	4649      	mov	r1, r9
 800382e:	f7fd f903 	bl	8000a38 <__aeabi_dcmple>
 8003832:	b140      	cbz	r0, 8003846 <__ieee754_sqrt+0x15e>
 8003834:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8003838:	e9da 0100 	ldrd	r0, r1, [sl]
 800383c:	e9db 2300 	ldrd	r2, r3, [fp]
 8003840:	d10e      	bne.n	8003860 <__ieee754_sqrt+0x178>
 8003842:	3601      	adds	r6, #1
 8003844:	4625      	mov	r5, r4
 8003846:	1073      	asrs	r3, r6, #1
 8003848:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800384c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8003850:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8003854:	086b      	lsrs	r3, r5, #1
 8003856:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800385a:	e759      	b.n	8003710 <__ieee754_sqrt+0x28>
 800385c:	4690      	mov	r8, r2
 800385e:	e7c1      	b.n	80037e4 <__ieee754_sqrt+0xfc>
 8003860:	f7fc fcb8 	bl	80001d4 <__adddf3>
 8003864:	e9da 8900 	ldrd	r8, r9, [sl]
 8003868:	4602      	mov	r2, r0
 800386a:	460b      	mov	r3, r1
 800386c:	4640      	mov	r0, r8
 800386e:	4649      	mov	r1, r9
 8003870:	f7fd f8d8 	bl	8000a24 <__aeabi_dcmplt>
 8003874:	b120      	cbz	r0, 8003880 <__ieee754_sqrt+0x198>
 8003876:	1cab      	adds	r3, r5, #2
 8003878:	bf08      	it	eq
 800387a:	3601      	addeq	r6, #1
 800387c:	3502      	adds	r5, #2
 800387e:	e7e2      	b.n	8003846 <__ieee754_sqrt+0x15e>
 8003880:	1c6b      	adds	r3, r5, #1
 8003882:	f023 0501 	bic.w	r5, r3, #1
 8003886:	e7de      	b.n	8003846 <__ieee754_sqrt+0x15e>
 8003888:	7ff00000 	.word	0x7ff00000
 800388c:	080038e8 	.word	0x080038e8
 8003890:	080038e0 	.word	0x080038e0

08003894 <_init>:
 8003894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003896:	bf00      	nop
 8003898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800389a:	bc08      	pop	{r3}
 800389c:	469e      	mov	lr, r3
 800389e:	4770      	bx	lr

080038a0 <_fini>:
 80038a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038a2:	bf00      	nop
 80038a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038a6:	bc08      	pop	{r3}
 80038a8:	469e      	mov	lr, r3
 80038aa:	4770      	bx	lr
