// Seed: 1725660915
module module_0 (
    input  tri1 id_0,
    output wire id_1,
    input  tri1 id_2
);
  assign id_1 = 1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    input tri id_0,
    input tri id_1,
    output tri id_2
    , id_8,
    input wand _id_3,
    input tri id_4,
    output supply0 id_5,
    output logic id_6
);
  always id_6 <= 1;
  assign id_8[1'd0] = -1;
  assign id_6 = -1 - 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_0
  );
  wire [(  -1  ) : id_3] id_9;
  wire id_10;
endmodule
