#!/usr/bin/env python3
"""
ä¸“é—¨ç”Ÿæˆç°æœ‰æ•°æ®é›†ç¼ºå¤±çš„æ ·æœ¬ç±»å‹ï¼ˆå¤šè¿›ç¨‹åŠ é€Ÿç‰ˆï¼‰
ç›®æ ‡: Enum, PopCount, Reverse, Fill, Log2, PriorityEncoder, OHToUInt, UIntToOH, Mux1H

æ ¹æ®åˆ†æï¼Œç°æœ‰ 10000 æ¡æ•°æ®é›†:
- Cat(): 550 æ¡ âœ…
- Enum(): 0 æ¡ âŒ
- PopCount: 0 æ¡ âŒ
- å…¶ä»– util: 0 æ¡ âŒ
"""

import sys
import os
import json
import random
import multiprocessing
from datetime import datetime
from tqdm import tqdm

# æ·»åŠ  src åˆ°è·¯å¾„
sys.path.insert(0, os.path.join(os.path.dirname(__file__), '..', 'src'))

from reflect_env import reflect
from jinja2 import Template

# ==========================================
# 1. ç¼ºå¤±çš„æ¨¡æ¿å®šä¹‰
# ==========================================

# FSM ä½¿ç”¨ Enum list è§£æ„ (è¿™æ˜¯å¤±è´¥æ¡ˆä¾‹çš„å…³é”®!)
TEMPLATE_FSM_ENUM_LIST = """
import chisel3._
import chisel3.util._

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val toggle = Input(Bool())
    val state = Output(Bool())
  })
  
  // Define states using Enum list destructuring
  val sOff :: sOn :: Nil = Enum(2)
  val stateReg = RegInit(sOff)
  
  // State transition logic
  switch (stateReg) {
    is (sOff) {
      when (io.toggle) {
        stateReg := sOn
      }
    }
    is (sOn) {
      when (io.toggle) {
        stateReg := sOff
      }
    }
  }
  
  io.state := stateReg === sOn
}
"""

# 3 çŠ¶æ€ FSM
TEMPLATE_FSM_ENUM_3STATE = """
import chisel3._
import chisel3.util._

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val start = Input(Bool())
    val done = Input(Bool())
    val idle = Output(Bool())
    val busy = Output(Bool())
    val complete = Output(Bool())
  })
  
  // Define 3 states using Enum list destructuring
  val sIdle :: sBusy :: sDone :: Nil = Enum(3)
  val stateReg = RegInit(sIdle)
  
  // State transition logic
  switch (stateReg) {
    is (sIdle) {
      when (io.start) {
        stateReg := sBusy
      }
    }
    is (sBusy) {
      when (io.done) {
        stateReg := sDone
      }
    }
    is (sDone) {
      stateReg := sIdle
    }
  }
  
  io.idle := stateReg === sIdle
  io.busy := stateReg === sBusy
  io.complete := stateReg === sDone
}
"""

# 4 çŠ¶æ€ FSM
TEMPLATE_FSM_ENUM_4STATE = """
import chisel3._
import chisel3.util._

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val req = Input(Bool())
    val ack = Input(Bool())
    val state = Output(UInt(2.W))
  })
  
  // Define 4 states using Enum list destructuring
  val sIdle :: sRequest :: sWait :: sComplete :: Nil = Enum(4)
  val stateReg = RegInit(sIdle)
  
  switch (stateReg) {
    is (sIdle) {
      when (io.req) { stateReg := sRequest }
    }
    is (sRequest) {
      stateReg := sWait
    }
    is (sWait) {
      when (io.ack) { stateReg := sComplete }
    }
    is (sComplete) {
      stateReg := sIdle
    }
  }
  
  io.state := stateReg
}
"""

# PopCount - è®¡ç®—ç½®ä½ä½æ•°
TEMPLATE_POPCOUNT = """
import chisel3._
import chisel3.util.PopCount

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt({{ width }}.W))
    val count = Output(UInt({{ count_width }}.W))
  })
  
  // Count the number of set bits using PopCount
  io.count := PopCount(io.in)
}
"""

# Reverse - ä½ç¿»è½¬
TEMPLATE_REVERSE = """
import chisel3._
import chisel3.util.Reverse

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt({{ width }}.W))
    val out = Output(UInt({{ width }}.W))
  })
  
  // Reverse the bit order
  io.out := Reverse(io.in)
}
"""

# Fill - ä½å¤åˆ¶
TEMPLATE_FILL = """
import chisel3._
import chisel3.util.Fill

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt({{ width }}.W))
    val out = Output(UInt({{ total_width }}.W))
  })
  
  // Replicate the input {{ times }} times
  io.out := Fill({{ times }}, io.in)
}
"""

# Log2 - å¯¹æ•°è®¡ç®—
TEMPLATE_LOG2 = """
import chisel3._
import chisel3.util.Log2

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt({{ width }}.W))
    val out = Output(UInt({{ log_width }}.W))
  })
  
  // Calculate floor(log2(in))
  io.out := Log2(io.in)
}
"""

# PriorityEncoder - ä¼˜å…ˆçº§ç¼–ç å™¨
TEMPLATE_PRIORITY_ENCODER = """
import chisel3._
import chisel3.util.PriorityEncoder

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt({{ width }}.W))
    val out = Output(UInt({{ enc_width }}.W))
  })
  
  // Find position of least significant set bit
  io.out := PriorityEncoder(io.in)
}
"""

# OHToUInt - ç‹¬çƒ­ç è½¬äºŒè¿›åˆ¶
TEMPLATE_OH_TO_UINT = """
import chisel3._
import chisel3.util.OHToUInt

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val oneHot = Input(UInt({{ width }}.W))
    val binary = Output(UInt({{ enc_width }}.W))
  })
  
  // Convert one-hot encoding to binary
  io.binary := OHToUInt(io.oneHot)
}
"""

# UIntToOH - äºŒè¿›åˆ¶è½¬ç‹¬çƒ­ç 
TEMPLATE_UINT_TO_OH = """
import chisel3._
import chisel3.util.UIntToOH

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val binary = Input(UInt({{ enc_width }}.W))
    val oneHot = Output(UInt({{ width }}.W))
  })
  
  // Convert binary to one-hot encoding
  io.oneHot := UIntToOH(io.binary)
}
"""

# Mux1H - ç‹¬çƒ­ç é€‰æ‹©å™¨
TEMPLATE_MUX1H = """
import chisel3._
import chisel3.util.Mux1H

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val sel = Input(UInt(4.W))
    val in0 = Input(UInt({{ width }}.W))
    val in1 = Input(UInt({{ width }}.W))
    val in2 = Input(UInt({{ width }}.W))
    val in3 = Input(UInt({{ width }}.W))
    val out = Output(UInt({{ width }}.W))
  })
  
  // One-hot multiplexer
  io.out := Mux1H(Seq(
    io.sel(0) -> io.in0,
    io.sel(1) -> io.in1,
    io.sel(2) -> io.in2,
    io.sel(3) -> io.in3
  ))
}
"""

# ç§»ä½å¯„å­˜å™¨ä½¿ç”¨ Cat (ç¡®ä¿æ¨¡å‹å­¦ä¼š import)
TEMPLATE_SHIFT_REG_CAT = """
import chisel3._
import chisel3.util.Cat

class {{ module_name }} extends Module {
  val io = IO(new Bundle {
    val in = Input(Bool())
    val out = Output(UInt({{ depth }}.W))
  })
  
  val shiftReg = RegInit(0.U({{ depth }}.W))
  
  // Shift using Cat: concatenate new bit with existing bits
  shiftReg := Cat(shiftReg({{ depth_minus_2 }}:0), io.in)
  
  io.out := shiftReg
}
"""

# ==========================================
# 2. æŒ‡ä»¤æ¨¡æ¿
# ==========================================

INSTRUCTIONS = {
    "fsm_enum_2state": [
        "Write an FSM that switches states when toggle is asserted.",
        "Create a two-state toggle FSM using Enum.",
        "Implement a flip-flop style state machine with Enum list destructuring.",
        "Design a simple on/off state machine using chisel3.util.Enum.",
        "Build a toggling FSM that alternates between two states.",
    ],
    "fsm_enum_3state": [
        "Create a 3-state FSM (Idle, Busy, Done) using Enum.",
        "Implement a state machine with idle, processing, and complete states.",
        "Design a task controller FSM with three states using Enum list.",
        "Write a 3-state workflow FSM: idle -> busy -> done -> idle.",
        "Build a simple protocol FSM with Enum destructuring.",
    ],
    "fsm_enum_4state": [
        "Create a 4-state request/acknowledge FSM using Enum.",
        "Implement a handshake protocol state machine with 4 states.",
        "Design a request-wait-ack-complete FSM using chisel3.util.Enum.",
        "Write a 4-state controller using Enum list destructuring.",
        "Build a multi-stage FSM with request and acknowledge signals.",
    ],
    "popcount": [
        "Count the number of set bits in a {width}-bit input.",
        "Implement a population count module for {width}-bit values.",
        "Create a bit counter using PopCount for {width} bits.",
        "Design a module that counts ones in a {width}-bit number.",
        "Write a Chisel module to count set bits using PopCount.",
    ],
    "reverse": [
        "Reverse the bit order of a {width}-bit input.",
        "Create a bit reversal module for {width}-bit values.",
        "Implement a mirror function for {width} bits using Reverse.",
        "Design a module that flips bit positions in a {width}-bit number.",
        "Write a bit-order reverser for {width}-bit signals.",
    ],
    "fill": [
        "Replicate a {width}-bit input {times} times.",
        "Create a bit replicator that copies {width} bits {times} times.",
        "Implement sign extension by filling {width} bits {times} times.",
        "Design a module using Fill to replicate bits.",
        "Write a bit duplicator using chisel3.util.Fill.",
    ],
    "log2": [
        "Calculate the log2 of a {width}-bit input.",
        "Find the bit position of the highest set bit in {width} bits.",
        "Implement a log2 calculator for {width}-bit values.",
        "Create a module to compute floor(log2(x)) for {width}-bit x.",
        "Design a highest-bit finder using Log2.",
    ],
    "priority_encoder": [
        "Find the position of the first set bit in {width} bits.",
        "Implement a priority encoder for {width}-bit input.",
        "Create a lowest-set-bit finder for {width}-bit values.",
        "Design a module using PriorityEncoder for {width} bits.",
        "Write a first-one detector using chisel3.util.",
    ],
    "oh_to_uint": [
        "Convert a {width}-bit one-hot code to binary.",
        "Implement one-hot to binary decoder for {width} bits.",
        "Create a one-hot decoder using OHToUInt.",
        "Design a module that converts one-hot encoding to unsigned.",
        "Write a one-hot to binary converter for {width}-bit input.",
    ],
    "uint_to_oh": [
        "Convert a binary number to {width}-bit one-hot encoding.",
        "Implement binary to one-hot encoder.",
        "Create a one-hot encoder using UIntToOH.",
        "Design a module that produces {width}-bit one-hot output.",
        "Write a binary to one-hot converter.",
    ],
    "mux1h": [
        "Create a one-hot multiplexer for {width}-bit inputs.",
        "Implement a 4-way one-hot selector using Mux1H.",
        "Design a one-hot MUX for {width}-bit data.",
        "Write a selector using chisel3.util.Mux1H.",
        "Build a one-hot encoded multiplexer.",
    ],
    "shift_cat": [
        "Implement a {depth}-bit shift register using Cat.",
        "Create a serial-in parallel-out register with Cat concatenation.",
        "Design a shift register that uses Cat for bit shifting.",
        "Write a {depth}-stage shift register using chisel3.util.Cat.",
        "Build a SIPO register using bit concatenation.",
    ],
}

# ==========================================
# 3. ç”Ÿæˆå‡½æ•°
# ==========================================

def get_instruction(category, **kwargs):
    """è·å–éšæœºæŒ‡ä»¤"""
    template = random.choice(INSTRUCTIONS[category])
    return template.format(**kwargs)

def generate_fsm_enum(index):
    """ç”Ÿæˆ Enum FSM æ ·æœ¬"""
    variant = random.choice(["2state", "3state", "4state"])
    prefixes = ["Auto", "Smart", "Fast", "Quick", "Simple"]
    
    if variant == "2state":
        nouns = ["ToggleFSM", "Flipper", "PingPong", "Alternator"]
        module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
        t = Template(TEMPLATE_FSM_ENUM_LIST)
        code = t.render(module_name=module_name).strip()
        instruction = get_instruction("fsm_enum_2state")
    elif variant == "3state":
        nouns = ["TaskFSM", "WorkflowCtrl", "ProcessFSM", "StateMgr"]
        module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
        t = Template(TEMPLATE_FSM_ENUM_3STATE)
        code = t.render(module_name=module_name).strip()
        instruction = get_instruction("fsm_enum_3state")
    else:  # 4state
        nouns = ["HandshakeFSM", "ProtocolCtrl", "ReqAckFSM", "MultiStageFSM"]
        module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
        t = Template(TEMPLATE_FSM_ENUM_4STATE)
        code = t.render(module_name=module_name).strip()
        instruction = get_instruction("fsm_enum_4state")
    
    return module_name, instruction, code

def generate_popcount(index):
    """ç”Ÿæˆ PopCount æ ·æœ¬"""
    width = random.choice([4, 8, 16, 32])
    count_width = (width - 1).bit_length() + 1
    
    prefixes = ["Util", "Bit", "Logic", "Fast"]
    nouns = ["PopCounter", "BitCounter", "OnesCount", "SetBitCount"]
    module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
    
    t = Template(TEMPLATE_POPCOUNT)
    code = t.render(module_name=module_name, width=width, count_width=count_width).strip()
    instruction = get_instruction("popcount", width=width)
    
    return module_name, instruction, code

def generate_reverse(index):
    """ç”Ÿæˆ Reverse æ ·æœ¬"""
    width = random.choice([4, 8, 16, 32])
    
    prefixes = ["Util", "Bit", "Logic", "Fast"]
    nouns = ["BitReverser", "Reverser", "BitFlip", "MirrorBits"]
    module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
    
    t = Template(TEMPLATE_REVERSE)
    code = t.render(module_name=module_name, width=width).strip()
    instruction = get_instruction("reverse", width=width)
    
    return module_name, instruction, code

def generate_fill(index):
    """ç”Ÿæˆ Fill æ ·æœ¬"""
    width = random.choice([4, 8, 16])
    times = random.choice([2, 4, 8])
    total_width = width * times
    
    prefixes = ["Util", "Bit", "Logic", "Fast"]
    nouns = ["BitFill", "Replicator", "BitExpand", "Duplicator"]
    module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
    
    t = Template(TEMPLATE_FILL)
    code = t.render(module_name=module_name, width=width, times=times, total_width=total_width).strip()
    instruction = get_instruction("fill", width=width, times=times)
    
    return module_name, instruction, code

def generate_log2(index):
    """ç”Ÿæˆ Log2 æ ·æœ¬"""
    width = random.choice([8, 16, 32])
    log_width = (width - 1).bit_length()
    
    prefixes = ["Util", "Bit", "Logic", "Fast"]
    nouns = ["Log2Calc", "BitPosition", "HighBitFinder", "Log2Unit"]
    module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
    
    t = Template(TEMPLATE_LOG2)
    code = t.render(module_name=module_name, width=width, log_width=log_width).strip()
    instruction = get_instruction("log2", width=width)
    
    return module_name, instruction, code

def generate_priority_encoder(index):
    """ç”Ÿæˆ PriorityEncoder æ ·æœ¬"""
    width = random.choice([4, 8, 16])
    enc_width = (width - 1).bit_length()
    
    prefixes = ["Util", "Bit", "Logic", "Fast"]
    nouns = ["PriorityEnc", "LowBitFinder", "PrioEncoder", "FirstOne"]
    module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
    
    t = Template(TEMPLATE_PRIORITY_ENCODER)
    code = t.render(module_name=module_name, width=width, enc_width=enc_width).strip()
    instruction = get_instruction("priority_encoder", width=width)
    
    return module_name, instruction, code

def generate_oh_to_uint(index):
    """ç”Ÿæˆ OHToUInt æ ·æœ¬"""
    width = random.choice([4, 8, 16])
    enc_width = (width - 1).bit_length()
    
    prefixes = ["Util", "Bit", "Logic", "Fast"]
    nouns = ["OHDecoder", "OneHotToBin", "OHConverter", "OneHotDec"]
    module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
    
    t = Template(TEMPLATE_OH_TO_UINT)
    code = t.render(module_name=module_name, width=width, enc_width=enc_width).strip()
    instruction = get_instruction("oh_to_uint", width=width)
    
    return module_name, instruction, code

def generate_uint_to_oh(index):
    """ç”Ÿæˆ UIntToOH æ ·æœ¬"""
    width = random.choice([4, 8, 16])
    enc_width = (width - 1).bit_length()
    
    prefixes = ["Util", "Bit", "Logic", "Fast"]
    nouns = ["OHEncoder", "BinToOneHot", "OHGenerator", "OneHotEnc"]
    module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
    
    t = Template(TEMPLATE_UINT_TO_OH)
    code = t.render(module_name=module_name, width=width, enc_width=enc_width).strip()
    instruction = get_instruction("uint_to_oh", width=width)
    
    return module_name, instruction, code

def generate_mux1h(index):
    """ç”Ÿæˆ Mux1H æ ·æœ¬"""
    width = random.choice([8, 16, 32])
    
    prefixes = ["Util", "Bit", "Logic", "Fast"]
    nouns = ["Mux1H", "OneHotMux", "OHSelector", "OneHotSwitch"]
    module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
    
    t = Template(TEMPLATE_MUX1H)
    code = t.render(module_name=module_name, width=width).strip()
    instruction = get_instruction("mux1h", width=width)
    
    return module_name, instruction, code

def generate_shift_cat(index):
    """ç”Ÿæˆä½¿ç”¨ Cat çš„ç§»ä½å¯„å­˜å™¨æ ·æœ¬"""
    depth = random.choice([4, 8, 16])
    
    prefixes = ["Cycle", "Data", "Sync", "Fast"]
    nouns = ["ShiftPipe", "CatShift", "BitShifter", "ConcatReg"]
    module_name = f"{random.choice(prefixes)}{random.choice(nouns)}_{index}"
    
    t = Template(TEMPLATE_SHIFT_REG_CAT)
    code = t.render(module_name=module_name, depth=depth, depth_minus_2=depth-2).strip()
    instruction = get_instruction("shift_cat", depth=depth)
    
    return module_name, instruction, code

# ==========================================
# 4. éªŒè¯ä¸å¤šè¿›ç¨‹ç”Ÿæˆ
# ==========================================

# ç”Ÿæˆå™¨é…ç½®: (åç§°, ç”Ÿæˆå‡½æ•°, ç›®æ ‡æ•°é‡)
GENERATORS = [
    ("fsm_enum", generate_fsm_enum, 100),      # Enum FSM - é‡ç‚¹è¡¥å……!
    ("popcount", generate_popcount, 50),
    ("reverse", generate_reverse, 50),
    ("fill", generate_fill, 50),
    ("log2", generate_log2, 50),
    ("priority_encoder", generate_priority_encoder, 50),
    ("oh_to_uint", generate_oh_to_uint, 50),
    ("uint_to_oh", generate_uint_to_oh, 50),
    ("mux1h", generate_mux1h, 50),
    ("shift_cat", generate_shift_cat, 50),    # Cat ç§»ä½ - é¢å¤–å¼ºåŒ–
]

def validate_code(code, module_name):
    """éªŒè¯ä»£ç """
    try:
        result = reflect(
            chisel_code_string=code,
            module_name=module_name,
            testbench_path=None,
            output_dir=None,
            verilog_file=None,
            result_file=None,
            silent=True
        )
        return result['compiled'] and result['elaborated']
    except Exception as e:
        return False

def worker_task(args):
    """å¤šè¿›ç¨‹å·¥ä½œå‡½æ•°"""
    index, seed, gen_type = args
    random.seed(seed)
    
    # æ ¹æ®ç±»å‹é€‰æ‹©ç”Ÿæˆå™¨
    gen_map = {
        "fsm_enum": generate_fsm_enum,
        "popcount": generate_popcount,
        "reverse": generate_reverse,
        "fill": generate_fill,
        "log2": generate_log2,
        "priority_encoder": generate_priority_encoder,
        "oh_to_uint": generate_oh_to_uint,
        "uint_to_oh": generate_uint_to_oh,
        "mux1h": generate_mux1h,
        "shift_cat": generate_shift_cat,
    }
    
    gen_func = gen_map.get(gen_type)
    if not gen_func:
        return None
    
    try:
        module_name, instruction, code = gen_func(index)
        
        if validate_code(code, module_name):
            return {
                "instruction": instruction,
                "input": "",
                "output": code,
                "type": gen_type
            }
        return None
    except Exception as e:
        return None

def main():
    print("=" * 60)
    print("ğŸ”§ ç”Ÿæˆç¼ºå¤±çš„ chisel3.util æ ·æœ¬ (å¤šè¿›ç¨‹åŠ é€Ÿ)")
    print("=" * 60)
    
    # è®¡ç®—æ€»ç›®æ ‡æ•°
    total_target = sum(count for _, _, count in GENERATORS)
    print(f"ğŸ“Š æ€»ç›®æ ‡æ ·æœ¬æ•°: {total_target}")
    
    # è‡ªåŠ¨æ£€æµ‹ CPU æ ¸å¿ƒæ•°ï¼Œä½†é™åˆ¶æœ€å¤§å€¼é¿å…å†…å­˜å‹åŠ›
    num_processes = min(multiprocessing.cpu_count(), 4)
    if len(sys.argv) > 1:
        try:
            num_processes = int(sys.argv[1])
        except:
            pass
    
    print(f"âš¡ å¯ç”¨å¤šè¿›ç¨‹åŠ é€Ÿ: {num_processes} workers")
    print("â³ JVM é¢„çƒ­ä¸­ï¼Œè¯·ç¨å€™...")
    
    # æ„å»ºä»»åŠ¡åˆ—è¡¨ï¼šä¸ºæ¯ç§ç±»å‹ç”Ÿæˆè¶³å¤Ÿçš„ä»»åŠ¡
    tasks = []
    base_seed = random.randint(0, 100000)
    task_index = 0
    
    for gen_name, _, target_count in GENERATORS:
        # å¤šç”Ÿæˆä¸€äº›ä»¥åº”å¯¹éªŒè¯å¤±è´¥
        for i in range(int(target_count * 1.5)):
            tasks.append((task_index, base_seed + task_index, gen_name))
            task_index += 1
    
    # æ‰“ä¹±ä»»åŠ¡é¡ºåºï¼Œä½¿ä¸åŒç±»å‹äº¤é”™æ‰§è¡Œ
    random.shuffle(tasks)
    
    # ç»Ÿè®¡å„ç±»å‹å·²ç”Ÿæˆæ•°é‡
    type_counts = {name: 0 for name, _, _ in GENERATORS}
    type_targets = {name: count for name, _, count in GENERATORS}
    
    all_samples = []
    
    # åˆ›å»ºè¿›ç¨‹æ± 
    print(f"ğŸ”§ åˆ›å»ºè¿›ç¨‹æ±  (workers={num_processes})...")
    pool = multiprocessing.Pool(processes=num_processes)
    
    # ä½¿ç”¨ tqdm æ˜¾ç¤ºè¿›åº¦
    pbar = tqdm(total=total_target, desc="ç”Ÿæˆè¿›åº¦", dynamic_ncols=True)
    
    try:
        # ä½¿ç”¨ imap_unordered è·å–ç»“æœ
        for result in pool.imap_unordered(worker_task, tasks):
            if result is not None:
                gen_type = result.pop("type")
                
                # æ£€æŸ¥è¯¥ç±»å‹æ˜¯å¦å·²è¾¾åˆ°ç›®æ ‡
                if type_counts[gen_type] < type_targets[gen_type]:
                    type_counts[gen_type] += 1
                    all_samples.append(result)
                    pbar.update(1)
                    
                    # æ›´æ–°è¿›åº¦æ¡æè¿°
                    done = sum(type_counts.values())
                    pbar.set_postfix({"done": done, "rate": f"{len(all_samples)}/{done}"})
            
            # æ£€æŸ¥æ˜¯å¦å…¨éƒ¨å®Œæˆ
            if all(type_counts[name] >= type_targets[name] for name in type_counts):
                break
                
    except KeyboardInterrupt:
        print("\nâš ï¸ ç”¨æˆ·ä¸­æ–­ï¼Œä¿å­˜å·²ç”Ÿæˆçš„æ•°æ®...")
    finally:
        pbar.close()
        pool.terminate()
        pool.join()
    
    # ä¿å­˜ç»“æœ
    timestamp = datetime.now().strftime("%Y%m%d_%H%M%S")
    output_file = f"dataset/chisel_util_supplement_{timestamp}.jsonl"
    
    with open(output_file, 'w', encoding='utf-8') as f:
        for sample in all_samples:
            f.write(json.dumps(sample, ensure_ascii=False) + '\n')
    
    print(f"\n" + "=" * 60)
    print(f"âœ… è¡¥å……æ•°æ®é›†å·²ä¿å­˜: {output_file}")
    print(f"ğŸ“¦ æ€»æ ·æœ¬æ•°: {len(all_samples)}")
    print("=" * 60)
    
    # ç»Ÿè®¡å„ç±»å‹
    print("\nğŸ“Š å„ç±»å‹ç”Ÿæˆç»Ÿè®¡:")
    for gen_name, _, target in GENERATORS:
        actual = type_counts[gen_name]
        status = "âœ…" if actual >= target else "âš ï¸"
        print(f"  {status} {gen_name}: {actual}/{target}")
    
    return output_file

if __name__ == "__main__":
    main()
